
binary_Semaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b24  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08006cb4  08006cb4  00007cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e8c  08006e8c  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e94  08006e94  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e94  08006e94  00007e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e98  08006e98  00007e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006e9c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001164  2000006c  08006f08  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011d0  08006f08  000081d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000110b1  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ba1  00000000  00000000  0001914d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  0001bcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb3  00000000  00000000  0001cc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284d1  00000000  00000000  0001d7fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000117c4  00000000  00000000  00045ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f24c6  00000000  00000000  00057490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149956  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048c8  00000000  00000000  0014999c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0014e264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006c9c 	.word	0x08006c9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006c9c 	.word	0x08006c9c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000088 	.word	0x20000088
 80005dc:	200000dc 	.word	0x200000dc

080005e0 <uart_send>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void uart_send(char *s)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	// Send string over UART2
	HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), 1000);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff fdf1 	bl	80001d0 <strlen>
 80005ee:	4603      	mov	r3, r0
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005f6:	6879      	ldr	r1, [r7, #4]
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <uart_send+0x28>)
 80005fa:	f002 fa2d 	bl	8002a58 <HAL_UART_Transmit>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	200002dc 	.word	0x200002dc

0800060c <task1>:

void task1(void *p)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	unsigned int id;
	portBASE_TYPE status;

	// Give semaphore once at start
	xSemaphoreGive(xSem1);
 8000614:	4b16      	ldr	r3, [pc, #88]	@ (8000670 <task1+0x64>)
 8000616:	6818      	ldr	r0, [r3, #0]
 8000618:	2300      	movs	r3, #0
 800061a:	2200      	movs	r2, #0
 800061c:	2100      	movs	r1, #0
 800061e:	f003 f96f 	bl	8003900 <xQueueGenericSend>

	while(1)
	{
		// Generate a random id (0 to 0x1FF)
		id = (rand() & 0X1ff);
 8000622:	f005 f987 	bl	8005934 <rand>
 8000626:	4603      	mov	r3, r0
 8000628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800062c:	60bb      	str	r3, [r7, #8]

		// Try to send 'id' into queue (wait forever if full)
		status = xQueueSend(xsem_q ,&id, portMAX_DELAY);
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <task1+0x68>)
 8000630:	6818      	ldr	r0, [r3, #0]
 8000632:	f107 0108 	add.w	r1, r7, #8
 8000636:	2300      	movs	r3, #0
 8000638:	f04f 32ff 	mov.w	r2, #4294967295
 800063c:	f003 f960 	bl	8003900 <xQueueGenericSend>
 8000640:	60f8      	str	r0, [r7, #12]

		if(status != pdPASS)
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d003      	beq.n	8000650 <task1+0x44>
		{
			// Failed to send message into queue
			uart_send("message cannot be send to queue\r\n");
 8000648:	480b      	ldr	r0, [pc, #44]	@ (8000678 <task1+0x6c>)
 800064a:	f7ff ffc9 	bl	80005e0 <uart_send>
 800064e:	e7e8      	b.n	8000622 <task1+0x16>
		}
		else
		{
			// Successfully sent -> release semaphore
			xSemaphoreGive(xSem1);
 8000650:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <task1+0x64>)
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	2300      	movs	r3, #0
 8000656:	2200      	movs	r2, #0
 8000658:	2100      	movs	r1, #0
 800065a:	f003 f951 	bl	8003900 <xQueueGenericSend>

			// Yield CPU to allow other tasks to run
			taskYIELD();
 800065e:	4b07      	ldr	r3, [pc, #28]	@ (800067c <task1+0x70>)
 8000660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	f3bf 8f4f 	dsb	sy
 800066a:	f3bf 8f6f 	isb	sy
		id = (rand() & 0X1ff);
 800066e:	e7d8      	b.n	8000622 <task1+0x16>
 8000670:	20000368 	.word	0x20000368
 8000674:	2000036c 	.word	0x2000036c
 8000678:	08006cb4 	.word	0x08006cb4
 800067c:	e000ed04 	.word	0xe000ed04

08000680 <do_work>:
		}
	}
}

void do_work(unsigned char id)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b090      	sub	sp, #64	@ 0x40
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]
	char msg[50];

	// Print the received id
	sprintf(msg,"id received : %d\r\n",id);
 800068a:	79fa      	ldrb	r2, [r7, #7]
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	4908      	ldr	r1, [pc, #32]	@ (80006b4 <do_work+0x34>)
 8000692:	4618      	mov	r0, r3
 8000694:	f005 fa4e 	bl	8005b34 <siprintf>
	uart_send(msg);
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ff9f 	bl	80005e0 <uart_send>

	// Simulate some processing time (delay = id ticks)
	vTaskDelay(id);
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f003 fedf 	bl	8004468 <vTaskDelay>
}
 80006aa:	bf00      	nop
 80006ac:	3740      	adds	r7, #64	@ 0x40
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	08006cd8 	.word	0x08006cd8

080006b8 <task2>:

void task2(void *p)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	unsigned char id;
	portBASE_TYPE status;

	// Give semaphore once at start
	xSemaphoreGive(xSem1);
 80006c0:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <task2+0x4c>)
 80006c2:	6818      	ldr	r0, [r3, #0]
 80006c4:	2300      	movs	r3, #0
 80006c6:	2200      	movs	r2, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	f003 f919 	bl	8003900 <xQueueGenericSend>

	while(1)
	{
		// Take semaphore (non-blocking)
		xSemaphoreTake(xSem1 ,0);
 80006ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <task2+0x4c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2100      	movs	r1, #0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f003 faf7 	bl	8003cc8 <xQueueSemaphoreTake>

		// Try to receive id from queue (non-blocking)
		status = xQueueReceive(xsem_q, &id, 0);
 80006da:	4b0b      	ldr	r3, [pc, #44]	@ (8000708 <task2+0x50>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f107 010b 	add.w	r1, r7, #11
 80006e2:	2200      	movs	r2, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f003 fa0d 	bl	8003b04 <xQueueReceive>
 80006ea:	60f8      	str	r0, [r7, #12]

		if(status == pdPASS)
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d104      	bne.n	80006fc <task2+0x44>
		{
			// If queue has data → process it
			do_work(id);
 80006f2:	7afb      	ldrb	r3, [r7, #11]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff ffc3 	bl	8000680 <do_work>
 80006fa:	e7e8      	b.n	80006ce <task2+0x16>
		}
		else
		{
			// Queue empty
			uart_send("queue is empty\r\n");
 80006fc:	4803      	ldr	r0, [pc, #12]	@ (800070c <task2+0x54>)
 80006fe:	f7ff ff6f 	bl	80005e0 <uart_send>
		xSemaphoreTake(xSem1 ,0);
 8000702:	e7e4      	b.n	80006ce <task2+0x16>
 8000704:	20000368 	.word	0x20000368
 8000708:	2000036c 	.word	0x2000036c
 800070c:	08006cec 	.word	0x08006cec

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b5b0      	push	{r4, r5, r7, lr}
 8000712:	b08a      	sub	sp, #40	@ 0x28
 8000714:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000716:	f000 fb0d 	bl	8000d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071a:	f000 f867 	bl	80007ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071e:	f000 f8e7 	bl	80008f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000722:	f000 f8b5 	bl	8000890 <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000726:	4b28      	ldr	r3, [pc, #160]	@ (80007c8 <main+0xb8>)
 8000728:	1d3c      	adds	r4, r7, #4
 800072a:	461d      	mov	r5, r3
 800072c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000730:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000734:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f002 ff07 	bl	8003550 <osThreadCreate>
 8000742:	4603      	mov	r3, r0
 8000744:	4a21      	ldr	r2, [pc, #132]	@ (80007cc <main+0xbc>)
 8000746:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  vSemaphoreCreateBinary(xSem1);   // Create a binary semaphore
 8000748:	2203      	movs	r2, #3
 800074a:	2100      	movs	r1, #0
 800074c:	2001      	movs	r0, #1
 800074e:	f003 f87d 	bl	800384c <xQueueGenericCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	4a1e      	ldr	r2, [pc, #120]	@ (80007d0 <main+0xc0>)
 8000756:	6013      	str	r3, [r2, #0]
 8000758:	4b1d      	ldr	r3, [pc, #116]	@ (80007d0 <main+0xc0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d006      	beq.n	800076e <main+0x5e>
 8000760:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <main+0xc0>)
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	2300      	movs	r3, #0
 8000766:	2200      	movs	r2, #0
 8000768:	2100      	movs	r1, #0
 800076a:	f003 f8c9 	bl	8003900 <xQueueGenericSend>

  xsem_q = xQueueCreate(1,sizeof(unsigned int));   // Create a queue with length 1, each item is unsigned int
 800076e:	2200      	movs	r2, #0
 8000770:	2104      	movs	r1, #4
 8000772:	2001      	movs	r0, #1
 8000774:	f003 f86a 	bl	800384c <xQueueGenericCreate>
 8000778:	4603      	mov	r3, r0
 800077a:	4a16      	ldr	r2, [pc, #88]	@ (80007d4 <main+0xc4>)
 800077c:	6013      	str	r3, [r2, #0]

  // Check if semaphore and queue are created successfully
  if((xSem1 !=NULL)&&(xsem_q !=NULL))
 800077e:	4b14      	ldr	r3, [pc, #80]	@ (80007d0 <main+0xc0>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d018      	beq.n	80007b8 <main+0xa8>
 8000786:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <main+0xc4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d014      	beq.n	80007b8 <main+0xa8>
  {
  	  // Create Task1 with priority 3
  	  xTaskCreate(task1, "TASK-1", configMINIMAL_STACK_SIZE, NULL, 3, NULL);
 800078e:	2300      	movs	r3, #0
 8000790:	9301      	str	r3, [sp, #4]
 8000792:	2303      	movs	r3, #3
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	2300      	movs	r3, #0
 8000798:	2280      	movs	r2, #128	@ 0x80
 800079a:	490f      	ldr	r1, [pc, #60]	@ (80007d8 <main+0xc8>)
 800079c:	480f      	ldr	r0, [pc, #60]	@ (80007dc <main+0xcc>)
 800079e:	f003 fd2b 	bl	80041f8 <xTaskCreate>

  	  // Create Task2 with priority 1
  	  xTaskCreate(task2, "TASK-2", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 80007a2:	2300      	movs	r3, #0
 80007a4:	9301      	str	r3, [sp, #4]
 80007a6:	2301      	movs	r3, #1
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2300      	movs	r3, #0
 80007ac:	2280      	movs	r2, #128	@ 0x80
 80007ae:	490c      	ldr	r1, [pc, #48]	@ (80007e0 <main+0xd0>)
 80007b0:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <main+0xd4>)
 80007b2:	f003 fd21 	bl	80041f8 <xTaskCreate>
 80007b6:	e002      	b.n	80007be <main+0xae>
  }
  else
  {
  	  uart_send("queue/semaphore creation failed\r\n");   // Print error if creation failed
 80007b8:	480b      	ldr	r0, [pc, #44]	@ (80007e8 <main+0xd8>)
 80007ba:	f7ff ff11 	bl	80005e0 <uart_send>
  }

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007be:	f002 fec0 	bl	8003542 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007c2:	bf00      	nop
 80007c4:	e7fd      	b.n	80007c2 <main+0xb2>
 80007c6:	bf00      	nop
 80007c8:	08006d40 	.word	0x08006d40
 80007cc:	20000364 	.word	0x20000364
 80007d0:	20000368 	.word	0x20000368
 80007d4:	2000036c 	.word	0x2000036c
 80007d8:	08006d00 	.word	0x08006d00
 80007dc:	0800060d 	.word	0x0800060d
 80007e0:	08006d08 	.word	0x08006d08
 80007e4:	080006b9 	.word	0x080006b9
 80007e8:	08006d10 	.word	0x08006d10

080007ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b096      	sub	sp, #88	@ 0x58
 80007f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	2244      	movs	r2, #68	@ 0x44
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f005 f9ff 	bl	8005bfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000800:	463b      	mov	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800080e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000812:	f000 fdc1 	bl	8001398 <HAL_PWREx_ControlVoltageScaling>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800081c:	f000 f8d6 	bl	80009cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000820:	2302      	movs	r3, #2
 8000822:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000824:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000828:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800082a:	2310      	movs	r3, #16
 800082c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082e:	2302      	movs	r3, #2
 8000830:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000832:	2302      	movs	r3, #2
 8000834:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000836:	2301      	movs	r3, #1
 8000838:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800083a:	230a      	movs	r3, #10
 800083c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800083e:	2307      	movs	r3, #7
 8000840:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000842:	2302      	movs	r3, #2
 8000844:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	4618      	mov	r0, r3
 8000850:	f000 fdf8 	bl	8001444 <HAL_RCC_OscConfig>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800085a:	f000 f8b7 	bl	80009cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085e:	230f      	movs	r3, #15
 8000860:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000862:	2303      	movs	r3, #3
 8000864:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000872:	463b      	mov	r3, r7
 8000874:	2104      	movs	r1, #4
 8000876:	4618      	mov	r0, r3
 8000878:	f001 f9c0 	bl	8001bfc <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000882:	f000 f8a3 	bl	80009cc <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3758      	adds	r7, #88	@ 0x58
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000894:	4b14      	ldr	r3, [pc, #80]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 8000896:	4a15      	ldr	r2, [pc, #84]	@ (80008ec <MX_USART2_UART_Init+0x5c>)
 8000898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089a:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 800089c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c0:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_USART2_UART_Init+0x58>)
 80008d4:	f002 f872 	bl	80029bc <HAL_UART_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008de:	f000 f875 	bl	80009cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200002dc 	.word	0x200002dc
 80008ec:	40004400 	.word	0x40004400

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	@ 0x28
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	4b2b      	ldr	r3, [pc, #172]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	4a2a      	ldr	r2, [pc, #168]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000912:	4b28      	ldr	r3, [pc, #160]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091e:	4b25      	ldr	r3, [pc, #148]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a24      	ldr	r2, [pc, #144]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b22      	ldr	r3, [pc, #136]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1e      	ldr	r2, [pc, #120]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a18      	ldr	r2, [pc, #96]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <MX_GPIO_Init+0xc4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2120      	movs	r1, #32
 800096a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800096e:	f000 fced 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000972:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000978:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	4619      	mov	r1, r3
 8000988:	480b      	ldr	r0, [pc, #44]	@ (80009b8 <MX_GPIO_Init+0xc8>)
 800098a:	f000 fb35 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800098e:	2320      	movs	r3, #32
 8000990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a8:	f000 fb26 	bl	8000ff8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ac:	bf00      	nop
 80009ae:	3728      	adds	r7, #40	@ 0x28
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40021000 	.word	0x40021000
 80009b8:	48000800 	.word	0x48000800

080009bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f002 fe0f 	bl	80035e8 <osDelay>
 80009ca:	e7fb      	b.n	80009c4 <StartDefaultTask+0x8>

080009cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d0:	b672      	cpsid	i
}
 80009d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <Error_Handler+0x8>

080009d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <HAL_MspInit+0x4c>)
 80009e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009e2:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <HAL_MspInit+0x4c>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <HAL_MspInit+0x4c>)
 80009ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <HAL_MspInit+0x4c>)
 80009f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <HAL_MspInit+0x4c>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <HAL_MspInit+0x4c>)
 8000a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	210f      	movs	r1, #15
 8000a12:	f06f 0001 	mvn.w	r0, #1
 8000a16:	f000 fac6 	bl	8000fa6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40021000 	.word	0x40021000

08000a28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b0ac      	sub	sp, #176	@ 0xb0
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	2288      	movs	r2, #136	@ 0x88
 8000a46:	2100      	movs	r1, #0
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f005 f8d8 	bl	8005bfe <memset>
  if(huart->Instance==USART2)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a21      	ldr	r2, [pc, #132]	@ (8000ad8 <HAL_UART_MspInit+0xb0>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d13b      	bne.n	8000ad0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4618      	mov	r0, r3
 8000a66:	f001 faed 	bl	8002044 <HAL_RCCEx_PeriphCLKConfig>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a70:	f7ff ffac 	bl	80009cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a74:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a78:	4a18      	ldr	r2, [pc, #96]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a80:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a90:	4a12      	ldr	r2, [pc, #72]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a98:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <HAL_UART_MspInit+0xb4>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aa4:	230c      	movs	r3, #12
 8000aa6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000abc:	2307      	movs	r3, #7
 8000abe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000acc:	f000 fa94 	bl	8000ff8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ad0:	bf00      	nop
 8000ad2:	37b0      	adds	r7, #176	@ 0xb0
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40004400 	.word	0x40004400
 8000adc:	40021000 	.word	0x40021000

08000ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <NMI_Handler+0x4>

08000ae8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <HardFault_Handler+0x4>

08000af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <MemManage_Handler+0x4>

08000af8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <BusFault_Handler+0x4>

08000b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <UsageFault_Handler+0x4>

08000b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1a:	f000 f967 	bl	8000dec <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b1e:	f004 f8e3 	bl	8004ce8 <xTaskGetSchedulerState>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d001      	beq.n	8000b2c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b28:	f004 fcc6 	bl	80054b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return 1;
 8000b34:	2301      	movs	r3, #1
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <_kill>:

int _kill(int pid, int sig)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b4a:	f005 f8a7 	bl	8005c9c <__errno>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2216      	movs	r2, #22
 8000b52:	601a      	str	r2, [r3, #0]
  return -1;
 8000b54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <_exit>:

void _exit (int status)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b68:	f04f 31ff 	mov.w	r1, #4294967295
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff ffe7 	bl	8000b40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b72:	bf00      	nop
 8000b74:	e7fd      	b.n	8000b72 <_exit+0x12>

08000b76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b086      	sub	sp, #24
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	e00a      	b.n	8000b9e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b88:	f3af 8000 	nop.w
 8000b8c:	4601      	mov	r1, r0
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	1c5a      	adds	r2, r3, #1
 8000b92:	60ba      	str	r2, [r7, #8]
 8000b94:	b2ca      	uxtb	r2, r1
 8000b96:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	dbf0      	blt.n	8000b88 <_read+0x12>
  }

  return len;
 8000ba6:	687b      	ldr	r3, [r7, #4]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]
 8000bc0:	e009      	b.n	8000bd6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1c5a      	adds	r2, r3, #1
 8000bc6:	60ba      	str	r2, [r7, #8]
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	697a      	ldr	r2, [r7, #20]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	dbf1      	blt.n	8000bc2 <_write+0x12>
  }
  return len;
 8000bde:	687b      	ldr	r3, [r7, #4]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_close>:

int _close(int file)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c10:	605a      	str	r2, [r3, #4]
  return 0;
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <_isatty>:

int _isatty(int file)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c28:	2301      	movs	r3, #1
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b085      	sub	sp, #20
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	60f8      	str	r0, [r7, #12]
 8000c3e:	60b9      	str	r1, [r7, #8]
 8000c40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c58:	4a14      	ldr	r2, [pc, #80]	@ (8000cac <_sbrk+0x5c>)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <_sbrk+0x60>)
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c64:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <_sbrk+0x64>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <_sbrk+0x64>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	@ (8000cb8 <_sbrk+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d207      	bcs.n	8000c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c80:	f005 f80c 	bl	8005c9c <__errno>
 8000c84:	4603      	mov	r3, r0
 8000c86:	220c      	movs	r2, #12
 8000c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8e:	e009      	b.n	8000ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c90:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c96:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <_sbrk+0x64>)
 8000ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20018000 	.word	0x20018000
 8000cb0:	00000400 	.word	0x00000400
 8000cb4:	20000370 	.word	0x20000370
 8000cb8:	200011d0 	.word	0x200011d0

08000cbc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cc0:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <SystemInit+0x20>)
 8000cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cc6:	4a05      	ldr	r2, [pc, #20]	@ (8000cdc <SystemInit+0x20>)
 8000cc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ccc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ce0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ce4:	f7ff ffea 	bl	8000cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ce8:	480c      	ldr	r0, [pc, #48]	@ (8000d1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cea:	490d      	ldr	r1, [pc, #52]	@ (8000d20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cec:	4a0d      	ldr	r2, [pc, #52]	@ (8000d24 <LoopForever+0xe>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf0:	e002      	b.n	8000cf8 <LoopCopyDataInit>

08000cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cf6:	3304      	adds	r3, #4

08000cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cfc:	d3f9      	bcc.n	8000cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d00:	4c0a      	ldr	r4, [pc, #40]	@ (8000d2c <LoopForever+0x16>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d04:	e001      	b.n	8000d0a <LoopFillZerobss>

08000d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d08:	3204      	adds	r2, #4

08000d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d0c:	d3fb      	bcc.n	8000d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d0e:	f004 ffcb 	bl	8005ca8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d12:	f7ff fcfd 	bl	8000710 <main>

08000d16 <LoopForever>:

LoopForever:
    b LoopForever
 8000d16:	e7fe      	b.n	8000d16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d20:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d24:	08006e9c 	.word	0x08006e9c
  ldr r2, =_sbss
 8000d28:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d2c:	200011d0 	.word	0x200011d0

08000d30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d30:	e7fe      	b.n	8000d30 <ADC1_2_IRQHandler>
	...

08000d34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <HAL_Init+0x3c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a0b      	ldr	r2, [pc, #44]	@ (8000d70 <HAL_Init+0x3c>)
 8000d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d48:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4a:	2003      	movs	r0, #3
 8000d4c:	f000 f920 	bl	8000f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d50:	200f      	movs	r0, #15
 8000d52:	f000 f80f 	bl	8000d74 <HAL_InitTick>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	e001      	b.n	8000d66 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d62:	f7ff fe39 	bl	80009d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d66:	79fb      	ldrb	r3, [r7, #7]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40022000 	.word	0x40022000

08000d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d80:	4b17      	ldr	r3, [pc, #92]	@ (8000de0 <HAL_InitTick+0x6c>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d023      	beq.n	8000dd0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d88:	4b16      	ldr	r3, [pc, #88]	@ (8000de4 <HAL_InitTick+0x70>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b14      	ldr	r3, [pc, #80]	@ (8000de0 <HAL_InitTick+0x6c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4619      	mov	r1, r3
 8000d92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f91d 	bl	8000fde <HAL_SYSTICK_Config>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10f      	bne.n	8000dca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d809      	bhi.n	8000dc4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 f8f5 	bl	8000fa6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000de8 <HAL_InitTick+0x74>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e007      	b.n	8000dd4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e004      	b.n	8000dd4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	73fb      	strb	r3, [r7, #15]
 8000dce:	e001      	b.n	8000dd4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20000008 	.word	0x20000008
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000004 	.word	0x20000004

08000dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <HAL_IncTick+0x20>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_IncTick+0x24>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a04      	ldr	r2, [pc, #16]	@ (8000e10 <HAL_IncTick+0x24>)
 8000dfe:	6013      	str	r3, [r2, #0]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000374 	.word	0x20000374

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <HAL_GetTick+0x14>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000374 	.word	0x20000374

08000e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5e:	4a04      	ldr	r2, [pc, #16]	@ (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	60d3      	str	r3, [r2, #12]
}
 8000e64:	bf00      	nop
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e78:	4b04      	ldr	r3, [pc, #16]	@ (8000e8c <__NVIC_GetPriorityGrouping+0x18>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	f003 0307 	and.w	r3, r3, #7
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db0a      	blt.n	8000eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	490c      	ldr	r1, [pc, #48]	@ (8000edc <__NVIC_SetPriority+0x4c>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	0112      	lsls	r2, r2, #4
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb8:	e00a      	b.n	8000ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4908      	ldr	r1, [pc, #32]	@ (8000ee0 <__NVIC_SetPriority+0x50>)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	440b      	add	r3, r1
 8000ece:	761a      	strb	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	@ 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f1c3 0307 	rsb	r3, r3, #7
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	bf28      	it	cs
 8000f02:	2304      	movcs	r3, #4
 8000f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d902      	bls.n	8000f14 <NVIC_EncodePriority+0x30>
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3b03      	subs	r3, #3
 8000f12:	e000      	b.n	8000f16 <NVIC_EncodePriority+0x32>
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 32ff 	mov.w	r2, #4294967295
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43da      	mvns	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	401a      	ands	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43d9      	mvns	r1, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	4313      	orrs	r3, r2
         );
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3724      	adds	r7, #36	@ 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f5c:	d301      	bcc.n	8000f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e00f      	b.n	8000f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f62:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <SysTick_Config+0x40>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6a:	210f      	movs	r1, #15
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f70:	f7ff ff8e 	bl	8000e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <SysTick_Config+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7a:	4b04      	ldr	r3, [pc, #16]	@ (8000f8c <SysTick_Config+0x40>)
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	e000e010 	.word	0xe000e010

08000f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff47 	bl	8000e2c <__NVIC_SetPriorityGrouping>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb8:	f7ff ff5c 	bl	8000e74 <__NVIC_GetPriorityGrouping>
 8000fbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	68b9      	ldr	r1, [r7, #8]
 8000fc2:	6978      	ldr	r0, [r7, #20]
 8000fc4:	f7ff ff8e 	bl	8000ee4 <NVIC_EncodePriority>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff5d 	bl	8000e90 <__NVIC_SetPriority>
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f7ff ffb0 	bl	8000f4c <SysTick_Config>
 8000fec:	4603      	mov	r3, r0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b087      	sub	sp, #28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001006:	e17f      	b.n	8001308 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	2101      	movs	r1, #1
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	fa01 f303 	lsl.w	r3, r1, r3
 8001014:	4013      	ands	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2b00      	cmp	r3, #0
 800101c:	f000 8171 	beq.w	8001302 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0303 	and.w	r3, r3, #3
 8001028:	2b01      	cmp	r3, #1
 800102a:	d005      	beq.n	8001038 <HAL_GPIO_Init+0x40>
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0303 	and.w	r3, r3, #3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d130      	bne.n	800109a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	2203      	movs	r2, #3
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4013      	ands	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	68da      	ldr	r2, [r3, #12]
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	4313      	orrs	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800106e:	2201      	movs	r2, #1
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4013      	ands	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	091b      	lsrs	r3, r3, #4
 8001084:	f003 0201 	and.w	r2, r3, #1
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b03      	cmp	r3, #3
 80010a4:	d118      	bne.n	80010d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010ac:	2201      	movs	r2, #1
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	08db      	lsrs	r3, r3, #3
 80010c2:	f003 0201 	and.w	r2, r3, #1
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0303 	and.w	r3, r3, #3
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d017      	beq.n	8001114 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	2203      	movs	r2, #3
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4013      	ands	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	4313      	orrs	r3, r2
 800110c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d123      	bne.n	8001168 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	08da      	lsrs	r2, r3, #3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3208      	adds	r2, #8
 8001128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	f003 0307 	and.w	r3, r3, #7
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	220f      	movs	r2, #15
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	43db      	mvns	r3, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	691a      	ldr	r2, [r3, #16]
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	08da      	lsrs	r2, r3, #3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3208      	adds	r2, #8
 8001162:	6939      	ldr	r1, [r7, #16]
 8001164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f003 0203 	and.w	r2, r3, #3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	f000 80ac 	beq.w	8001302 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001328 <HAL_GPIO_Init+0x330>)
 80011ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001328 <HAL_GPIO_Init+0x330>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001328 <HAL_GPIO_Init+0x330>)
 80011b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011c2:	4a5a      	ldr	r2, [pc, #360]	@ (800132c <HAL_GPIO_Init+0x334>)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	3302      	adds	r3, #2
 80011ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	220f      	movs	r2, #15
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011ec:	d025      	beq.n	800123a <HAL_GPIO_Init+0x242>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a4f      	ldr	r2, [pc, #316]	@ (8001330 <HAL_GPIO_Init+0x338>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01f      	beq.n	8001236 <HAL_GPIO_Init+0x23e>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a4e      	ldr	r2, [pc, #312]	@ (8001334 <HAL_GPIO_Init+0x33c>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d019      	beq.n	8001232 <HAL_GPIO_Init+0x23a>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a4d      	ldr	r2, [pc, #308]	@ (8001338 <HAL_GPIO_Init+0x340>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d013      	beq.n	800122e <HAL_GPIO_Init+0x236>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a4c      	ldr	r2, [pc, #304]	@ (800133c <HAL_GPIO_Init+0x344>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d00d      	beq.n	800122a <HAL_GPIO_Init+0x232>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a4b      	ldr	r2, [pc, #300]	@ (8001340 <HAL_GPIO_Init+0x348>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d007      	beq.n	8001226 <HAL_GPIO_Init+0x22e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4a      	ldr	r2, [pc, #296]	@ (8001344 <HAL_GPIO_Init+0x34c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_GPIO_Init+0x22a>
 800121e:	2306      	movs	r3, #6
 8001220:	e00c      	b.n	800123c <HAL_GPIO_Init+0x244>
 8001222:	2307      	movs	r3, #7
 8001224:	e00a      	b.n	800123c <HAL_GPIO_Init+0x244>
 8001226:	2305      	movs	r3, #5
 8001228:	e008      	b.n	800123c <HAL_GPIO_Init+0x244>
 800122a:	2304      	movs	r3, #4
 800122c:	e006      	b.n	800123c <HAL_GPIO_Init+0x244>
 800122e:	2303      	movs	r3, #3
 8001230:	e004      	b.n	800123c <HAL_GPIO_Init+0x244>
 8001232:	2302      	movs	r3, #2
 8001234:	e002      	b.n	800123c <HAL_GPIO_Init+0x244>
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_GPIO_Init+0x244>
 800123a:	2300      	movs	r3, #0
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	f002 0203 	and.w	r2, r2, #3
 8001242:	0092      	lsls	r2, r2, #2
 8001244:	4093      	lsls	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800124c:	4937      	ldr	r1, [pc, #220]	@ (800132c <HAL_GPIO_Init+0x334>)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	089b      	lsrs	r3, r3, #2
 8001252:	3302      	adds	r3, #2
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800125a:	4b3b      	ldr	r3, [pc, #236]	@ (8001348 <HAL_GPIO_Init+0x350>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4313      	orrs	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800127e:	4a32      	ldr	r2, [pc, #200]	@ (8001348 <HAL_GPIO_Init+0x350>)
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001284:	4b30      	ldr	r3, [pc, #192]	@ (8001348 <HAL_GPIO_Init+0x350>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	43db      	mvns	r3, r3
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4013      	ands	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d003      	beq.n	80012a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012a8:	4a27      	ldr	r2, [pc, #156]	@ (8001348 <HAL_GPIO_Init+0x350>)
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80012ae:	4b26      	ldr	r3, [pc, #152]	@ (8001348 <HAL_GPIO_Init+0x350>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	43db      	mvns	r3, r3
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001348 <HAL_GPIO_Init+0x350>)
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <HAL_GPIO_Init+0x350>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	43db      	mvns	r3, r3
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	4013      	ands	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012fc:	4a12      	ldr	r2, [pc, #72]	@ (8001348 <HAL_GPIO_Init+0x350>)
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	3301      	adds	r3, #1
 8001306:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	fa22 f303 	lsr.w	r3, r2, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	f47f ae78 	bne.w	8001008 <HAL_GPIO_Init+0x10>
  }
}
 8001318:	bf00      	nop
 800131a:	bf00      	nop
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000
 800132c:	40010000 	.word	0x40010000
 8001330:	48000400 	.word	0x48000400
 8001334:	48000800 	.word	0x48000800
 8001338:	48000c00 	.word	0x48000c00
 800133c:	48001000 	.word	0x48001000
 8001340:	48001400 	.word	0x48001400
 8001344:	48001800 	.word	0x48001800
 8001348:	40010400 	.word	0x40010400

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 8001358:	4613      	mov	r3, r2
 800135a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800135c:	787b      	ldrb	r3, [r7, #1]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001368:	e002      	b.n	8001370 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800136a:	887a      	ldrh	r2, [r7, #2]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001380:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <HAL_PWREx_GetVoltageRange+0x18>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40007000 	.word	0x40007000

08001398 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013a6:	d130      	bne.n	800140a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013b4:	d038      	beq.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013be:	4a1e      	ldr	r2, [pc, #120]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013c6:	4b1d      	ldr	r3, [pc, #116]	@ (800143c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2232      	movs	r2, #50	@ 0x32
 80013cc:	fb02 f303 	mul.w	r3, r2, r3
 80013d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001440 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80013d2:	fba2 2303 	umull	r2, r3, r2, r3
 80013d6:	0c9b      	lsrs	r3, r3, #18
 80013d8:	3301      	adds	r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013dc:	e002      	b.n	80013e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013e4:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013f0:	d102      	bne.n	80013f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1f2      	bne.n	80013de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001404:	d110      	bne.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e00f      	b.n	800142a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001416:	d007      	beq.n	8001428 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001418:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001420:	4a05      	ldr	r2, [pc, #20]	@ (8001438 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001422:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001426:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40007000 	.word	0x40007000
 800143c:	20000000 	.word	0x20000000
 8001440:	431bde83 	.word	0x431bde83

08001444 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e3ca      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001456:	4b97      	ldr	r3, [pc, #604]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 030c 	and.w	r3, r3, #12
 800145e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001460:	4b94      	ldr	r3, [pc, #592]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0310 	and.w	r3, r3, #16
 8001472:	2b00      	cmp	r3, #0
 8001474:	f000 80e4 	beq.w	8001640 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d007      	beq.n	800148e <HAL_RCC_OscConfig+0x4a>
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	2b0c      	cmp	r3, #12
 8001482:	f040 808b 	bne.w	800159c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	2b01      	cmp	r3, #1
 800148a:	f040 8087 	bne.w	800159c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800148e:	4b89      	ldr	r3, [pc, #548]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d005      	beq.n	80014a6 <HAL_RCC_OscConfig+0x62>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e3a2      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1a      	ldr	r2, [r3, #32]
 80014aa:	4b82      	ldr	r3, [pc, #520]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d004      	beq.n	80014c0 <HAL_RCC_OscConfig+0x7c>
 80014b6:	4b7f      	ldr	r3, [pc, #508]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014be:	e005      	b.n	80014cc <HAL_RCC_OscConfig+0x88>
 80014c0:	4b7c      	ldr	r3, [pc, #496]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014c6:	091b      	lsrs	r3, r3, #4
 80014c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d223      	bcs.n	8001518 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fd55 	bl	8001f84 <RCC_SetFlashLatencyFromMSIRange>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e383      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014e4:	4b73      	ldr	r3, [pc, #460]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a72      	ldr	r2, [pc, #456]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014ea:	f043 0308 	orr.w	r3, r3, #8
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4b70      	ldr	r3, [pc, #448]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	496d      	ldr	r1, [pc, #436]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001502:	4b6c      	ldr	r3, [pc, #432]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	4968      	ldr	r1, [pc, #416]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001512:	4313      	orrs	r3, r2
 8001514:	604b      	str	r3, [r1, #4]
 8001516:	e025      	b.n	8001564 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001518:	4b66      	ldr	r3, [pc, #408]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a65      	ldr	r2, [pc, #404]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800151e:	f043 0308 	orr.w	r3, r3, #8
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b63      	ldr	r3, [pc, #396]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	4960      	ldr	r1, [pc, #384]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001536:	4b5f      	ldr	r3, [pc, #380]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	495b      	ldr	r1, [pc, #364]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001546:	4313      	orrs	r3, r2
 8001548:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d109      	bne.n	8001564 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	4618      	mov	r0, r3
 8001556:	f000 fd15 	bl	8001f84 <RCC_SetFlashLatencyFromMSIRange>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e343      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001564:	f000 fc4a 	bl	8001dfc <HAL_RCC_GetSysClockFreq>
 8001568:	4602      	mov	r2, r0
 800156a:	4b52      	ldr	r3, [pc, #328]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	091b      	lsrs	r3, r3, #4
 8001570:	f003 030f 	and.w	r3, r3, #15
 8001574:	4950      	ldr	r1, [pc, #320]	@ (80016b8 <HAL_RCC_OscConfig+0x274>)
 8001576:	5ccb      	ldrb	r3, [r1, r3]
 8001578:	f003 031f 	and.w	r3, r3, #31
 800157c:	fa22 f303 	lsr.w	r3, r2, r3
 8001580:	4a4e      	ldr	r2, [pc, #312]	@ (80016bc <HAL_RCC_OscConfig+0x278>)
 8001582:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001584:	4b4e      	ldr	r3, [pc, #312]	@ (80016c0 <HAL_RCC_OscConfig+0x27c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fbf3 	bl	8000d74 <HAL_InitTick>
 800158e:	4603      	mov	r3, r0
 8001590:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d052      	beq.n	800163e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	e327      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d032      	beq.n	800160a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015a4:	4b43      	ldr	r3, [pc, #268]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a42      	ldr	r2, [pc, #264]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015b0:	f7ff fc30 	bl	8000e14 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015b8:	f7ff fc2c 	bl	8000e14 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e310      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015ca:	4b3a      	ldr	r3, [pc, #232]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0f0      	beq.n	80015b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015d6:	4b37      	ldr	r3, [pc, #220]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a36      	ldr	r2, [pc, #216]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015dc:	f043 0308 	orr.w	r3, r3, #8
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	4b34      	ldr	r3, [pc, #208]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	4931      	ldr	r1, [pc, #196]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f4:	4b2f      	ldr	r3, [pc, #188]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	69db      	ldr	r3, [r3, #28]
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	492c      	ldr	r1, [pc, #176]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001604:	4313      	orrs	r3, r2
 8001606:	604b      	str	r3, [r1, #4]
 8001608:	e01a      	b.n	8001640 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800160a:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a29      	ldr	r2, [pc, #164]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001610:	f023 0301 	bic.w	r3, r3, #1
 8001614:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001616:	f7ff fbfd 	bl	8000e14 <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800161e:	f7ff fbf9 	bl	8000e14 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e2dd      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001630:	4b20      	ldr	r3, [pc, #128]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1f0      	bne.n	800161e <HAL_RCC_OscConfig+0x1da>
 800163c:	e000      	b.n	8001640 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800163e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	2b00      	cmp	r3, #0
 800164a:	d074      	beq.n	8001736 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2b08      	cmp	r3, #8
 8001650:	d005      	beq.n	800165e <HAL_RCC_OscConfig+0x21a>
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	2b0c      	cmp	r3, #12
 8001656:	d10e      	bne.n	8001676 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	2b03      	cmp	r3, #3
 800165c:	d10b      	bne.n	8001676 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800165e:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d064      	beq.n	8001734 <HAL_RCC_OscConfig+0x2f0>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d160      	bne.n	8001734 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e2ba      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800167e:	d106      	bne.n	800168e <HAL_RCC_OscConfig+0x24a>
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0b      	ldr	r2, [pc, #44]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 8001686:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	e026      	b.n	80016dc <HAL_RCC_OscConfig+0x298>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001696:	d115      	bne.n	80016c4 <HAL_RCC_OscConfig+0x280>
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a05      	ldr	r2, [pc, #20]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 800169e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a02      	ldr	r2, [pc, #8]	@ (80016b4 <HAL_RCC_OscConfig+0x270>)
 80016aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016ae:	6013      	str	r3, [r2, #0]
 80016b0:	e014      	b.n	80016dc <HAL_RCC_OscConfig+0x298>
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	08006d64 	.word	0x08006d64
 80016bc:	20000000 	.word	0x20000000
 80016c0:	20000004 	.word	0x20000004
 80016c4:	4ba0      	ldr	r3, [pc, #640]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a9f      	ldr	r2, [pc, #636]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80016ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b9d      	ldr	r3, [pc, #628]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a9c      	ldr	r2, [pc, #624]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d013      	beq.n	800170c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fb96 	bl	8000e14 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ec:	f7ff fb92 	bl	8000e14 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	@ 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e276      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016fe:	4b92      	ldr	r3, [pc, #584]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x2a8>
 800170a:	e014      	b.n	8001736 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170c:	f7ff fb82 	bl	8000e14 <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fb7e 	bl	8000e14 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	@ 0x64
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e262      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001726:	4b88      	ldr	r3, [pc, #544]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x2d0>
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d060      	beq.n	8001804 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	2b04      	cmp	r3, #4
 8001746:	d005      	beq.n	8001754 <HAL_RCC_OscConfig+0x310>
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d119      	bne.n	8001782 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d116      	bne.n	8001782 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001754:	4b7c      	ldr	r3, [pc, #496]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800175c:	2b00      	cmp	r3, #0
 800175e:	d005      	beq.n	800176c <HAL_RCC_OscConfig+0x328>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e23f      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176c:	4b76      	ldr	r3, [pc, #472]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	691b      	ldr	r3, [r3, #16]
 8001778:	061b      	lsls	r3, r3, #24
 800177a:	4973      	ldr	r1, [pc, #460]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800177c:	4313      	orrs	r3, r2
 800177e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001780:	e040      	b.n	8001804 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d023      	beq.n	80017d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800178a:	4b6f      	ldr	r3, [pc, #444]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a6e      	ldr	r2, [pc, #440]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001796:	f7ff fb3d 	bl	8000e14 <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800179c:	e008      	b.n	80017b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800179e:	f7ff fb39 	bl	8000e14 <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e21d      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017b0:	4b65      	ldr	r3, [pc, #404]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f0      	beq.n	800179e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017bc:	4b62      	ldr	r3, [pc, #392]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	061b      	lsls	r3, r3, #24
 80017ca:	495f      	ldr	r1, [pc, #380]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	604b      	str	r3, [r1, #4]
 80017d0:	e018      	b.n	8001804 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a5c      	ldr	r2, [pc, #368]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017de:	f7ff fb19 	bl	8000e14 <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e6:	f7ff fb15 	bl	8000e14 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e1f9      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017f8:	4b53      	ldr	r3, [pc, #332]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001800:	2b00      	cmp	r3, #0
 8001802:	d1f0      	bne.n	80017e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	2b00      	cmp	r3, #0
 800180e:	d03c      	beq.n	800188a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	695b      	ldr	r3, [r3, #20]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01c      	beq.n	8001852 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001818:	4b4b      	ldr	r3, [pc, #300]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800181a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800181e:	4a4a      	ldr	r2, [pc, #296]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001828:	f7ff faf4 	bl	8000e14 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001830:	f7ff faf0 	bl	8000e14 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e1d4      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001842:	4b41      	ldr	r3, [pc, #260]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ef      	beq.n	8001830 <HAL_RCC_OscConfig+0x3ec>
 8001850:	e01b      	b.n	800188a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001852:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001858:	4a3b      	ldr	r2, [pc, #236]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800185a:	f023 0301 	bic.w	r3, r3, #1
 800185e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001862:	f7ff fad7 	bl	8000e14 <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800186a:	f7ff fad3 	bl	8000e14 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e1b7      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800187c:	4b32      	ldr	r3, [pc, #200]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800187e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ef      	bne.n	800186a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 80a6 	beq.w	80019e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800189c:	4b2a      	ldr	r3, [pc, #168]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800189e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d10d      	bne.n	80018c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	4b27      	ldr	r3, [pc, #156]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ac:	4a26      	ldr	r2, [pc, #152]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80018ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018b4:	4b24      	ldr	r3, [pc, #144]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018c0:	2301      	movs	r3, #1
 80018c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c4:	4b21      	ldr	r3, [pc, #132]	@ (800194c <HAL_RCC_OscConfig+0x508>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d118      	bne.n	8001902 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018d0:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <HAL_RCC_OscConfig+0x508>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a1d      	ldr	r2, [pc, #116]	@ (800194c <HAL_RCC_OscConfig+0x508>)
 80018d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018dc:	f7ff fa9a 	bl	8000e14 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e4:	f7ff fa96 	bl	8000e14 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e17a      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <HAL_RCC_OscConfig+0x508>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d108      	bne.n	800191c <HAL_RCC_OscConfig+0x4d8>
 800190a:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800190c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001910:	4a0d      	ldr	r2, [pc, #52]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800191a:	e029      	b.n	8001970 <HAL_RCC_OscConfig+0x52c>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b05      	cmp	r3, #5
 8001922:	d115      	bne.n	8001950 <HAL_RCC_OscConfig+0x50c>
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800192a:	4a07      	ldr	r2, [pc, #28]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001934:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 8001936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800193a:	4a03      	ldr	r2, [pc, #12]	@ (8001948 <HAL_RCC_OscConfig+0x504>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001944:	e014      	b.n	8001970 <HAL_RCC_OscConfig+0x52c>
 8001946:	bf00      	nop
 8001948:	40021000 	.word	0x40021000
 800194c:	40007000 	.word	0x40007000
 8001950:	4b9c      	ldr	r3, [pc, #624]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001956:	4a9b      	ldr	r2, [pc, #620]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001960:	4b98      	ldr	r3, [pc, #608]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001966:	4a97      	ldr	r2, [pc, #604]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001968:	f023 0304 	bic.w	r3, r3, #4
 800196c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d016      	beq.n	80019a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001978:	f7ff fa4c 	bl	8000e14 <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800197e:	e00a      	b.n	8001996 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001980:	f7ff fa48 	bl	8000e14 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800198e:	4293      	cmp	r3, r2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e12a      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001996:	4b8b      	ldr	r3, [pc, #556]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0ed      	beq.n	8001980 <HAL_RCC_OscConfig+0x53c>
 80019a4:	e015      	b.n	80019d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a6:	f7ff fa35 	bl	8000e14 <HAL_GetTick>
 80019aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019ac:	e00a      	b.n	80019c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ae:	f7ff fa31 	bl	8000e14 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019bc:	4293      	cmp	r3, r2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e113      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019c4:	4b7f      	ldr	r3, [pc, #508]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 80019c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1ed      	bne.n	80019ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019d2:	7ffb      	ldrb	r3, [r7, #31]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d105      	bne.n	80019e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d8:	4b7a      	ldr	r3, [pc, #488]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 80019da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019dc:	4a79      	ldr	r2, [pc, #484]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 80019de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019e2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80fe 	beq.w	8001bea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	f040 80d0 	bne.w	8001b98 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80019f8:	4b72      	ldr	r3, [pc, #456]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	f003 0203 	and.w	r2, r3, #3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d130      	bne.n	8001a6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	3b01      	subs	r3, #1
 8001a18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d127      	bne.n	8001a6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d11f      	bne.n	8001a6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a38:	2a07      	cmp	r2, #7
 8001a3a:	bf14      	ite	ne
 8001a3c:	2201      	movne	r2, #1
 8001a3e:	2200      	moveq	r2, #0
 8001a40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d113      	bne.n	8001a6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a50:	085b      	lsrs	r3, r3, #1
 8001a52:	3b01      	subs	r3, #1
 8001a54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d109      	bne.n	8001a6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	085b      	lsrs	r3, r3, #1
 8001a66:	3b01      	subs	r3, #1
 8001a68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d06e      	beq.n	8001b4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	2b0c      	cmp	r3, #12
 8001a72:	d069      	beq.n	8001b48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001a74:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d105      	bne.n	8001a8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0ad      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a90:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4b      	ldr	r2, [pc, #300]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001a96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a9c:	f7ff f9ba 	bl	8000e14 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff f9b6 	bl	8000e14 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e09a      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ab6:	4b43      	ldr	r3, [pc, #268]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1f0      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ac2:	4b40      	ldr	r3, [pc, #256]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	4b40      	ldr	r3, [pc, #256]	@ (8001bc8 <HAL_RCC_OscConfig+0x784>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ad2:	3a01      	subs	r2, #1
 8001ad4:	0112      	lsls	r2, r2, #4
 8001ad6:	4311      	orrs	r1, r2
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001adc:	0212      	lsls	r2, r2, #8
 8001ade:	4311      	orrs	r1, r2
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ae4:	0852      	lsrs	r2, r2, #1
 8001ae6:	3a01      	subs	r2, #1
 8001ae8:	0552      	lsls	r2, r2, #21
 8001aea:	4311      	orrs	r1, r2
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001af0:	0852      	lsrs	r2, r2, #1
 8001af2:	3a01      	subs	r2, #1
 8001af4:	0652      	lsls	r2, r2, #25
 8001af6:	4311      	orrs	r1, r2
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001afc:	0912      	lsrs	r2, r2, #4
 8001afe:	0452      	lsls	r2, r2, #17
 8001b00:	430a      	orrs	r2, r1
 8001b02:	4930      	ldr	r1, [pc, #192]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001b08:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b14:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	4a2a      	ldr	r2, [pc, #168]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b20:	f7ff f978 	bl	8000e14 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b28:	f7ff f974 	bl	8000e14 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e058      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3a:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b46:	e050      	b.n	8001bea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e04f      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d148      	bne.n	8001bea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001b58:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a19      	ldr	r2, [pc, #100]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b64:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b70:	f7ff f950 	bl	8000e14 <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b78:	f7ff f94c 	bl	8000e14 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e030      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0x734>
 8001b96:	e028      	b.n	8001bea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2b0c      	cmp	r3, #12
 8001b9c:	d023      	beq.n	8001be6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a08      	ldr	r2, [pc, #32]	@ (8001bc4 <HAL_RCC_OscConfig+0x780>)
 8001ba4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001baa:	f7ff f933 	bl	8000e14 <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb0:	e00c      	b.n	8001bcc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb2:	f7ff f92f 	bl	8000e14 <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d905      	bls.n	8001bcc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e013      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <HAL_RCC_OscConfig+0x7b0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1ec      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_RCC_OscConfig+0x7b0>)
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	4905      	ldr	r1, [pc, #20]	@ (8001bf4 <HAL_RCC_OscConfig+0x7b0>)
 8001bde:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <HAL_RCC_OscConfig+0x7b4>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	60cb      	str	r3, [r1, #12]
 8001be4:	e001      	b.n	8001bea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3720      	adds	r7, #32
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	feeefffc 	.word	0xfeeefffc

08001bfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d101      	bne.n	8001c10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e0e7      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c10:	4b75      	ldr	r3, [pc, #468]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d910      	bls.n	8001c40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1e:	4b72      	ldr	r3, [pc, #456]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f023 0207 	bic.w	r2, r3, #7
 8001c26:	4970      	ldr	r1, [pc, #448]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2e:	4b6e      	ldr	r3, [pc, #440]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	683a      	ldr	r2, [r7, #0]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e0cf      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d010      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	4b66      	ldr	r3, [pc, #408]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d908      	bls.n	8001c6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c5c:	4b63      	ldr	r3, [pc, #396]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	4960      	ldr	r1, [pc, #384]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d04c      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	2b03      	cmp	r3, #3
 8001c80:	d107      	bne.n	8001c92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c82:	4b5a      	ldr	r3, [pc, #360]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d121      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e0a6      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d107      	bne.n	8001caa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c9a:	4b54      	ldr	r3, [pc, #336]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d115      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e09a      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d107      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cb2:	4b4e      	ldr	r3, [pc, #312]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d109      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e08e      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e086      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cd2:	4b46      	ldr	r3, [pc, #280]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f023 0203 	bic.w	r2, r3, #3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	4943      	ldr	r1, [pc, #268]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ce4:	f7ff f896 	bl	8000e14 <HAL_GetTick>
 8001ce8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cec:	f7ff f892 	bl	8000e14 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e06e      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d02:	4b3a      	ldr	r3, [pc, #232]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 020c 	and.w	r2, r3, #12
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d1eb      	bne.n	8001cec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d010      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	4b31      	ldr	r3, [pc, #196]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d208      	bcs.n	8001d42 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d30:	4b2e      	ldr	r3, [pc, #184]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	492b      	ldr	r1, [pc, #172]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d42:	4b29      	ldr	r3, [pc, #164]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d210      	bcs.n	8001d72 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d50:	4b25      	ldr	r3, [pc, #148]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f023 0207 	bic.w	r2, r3, #7
 8001d58:	4923      	ldr	r1, [pc, #140]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d60:	4b21      	ldr	r3, [pc, #132]	@ (8001de8 <HAL_RCC_ClockConfig+0x1ec>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d001      	beq.n	8001d72 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e036      	b.n	8001de0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d008      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	4918      	ldr	r1, [pc, #96]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d009      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	4910      	ldr	r1, [pc, #64]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001db0:	f000 f824 	bl	8001dfc <HAL_RCC_GetSysClockFreq>
 8001db4:	4602      	mov	r2, r0
 8001db6:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <HAL_RCC_ClockConfig+0x1f0>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	091b      	lsrs	r3, r3, #4
 8001dbc:	f003 030f 	and.w	r3, r3, #15
 8001dc0:	490b      	ldr	r1, [pc, #44]	@ (8001df0 <HAL_RCC_ClockConfig+0x1f4>)
 8001dc2:	5ccb      	ldrb	r3, [r1, r3]
 8001dc4:	f003 031f 	and.w	r3, r3, #31
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dcc:	4a09      	ldr	r2, [pc, #36]	@ (8001df4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dd0:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <HAL_RCC_ClockConfig+0x1fc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe ffcd 	bl	8000d74 <HAL_InitTick>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	72fb      	strb	r3, [r7, #11]

  return status;
 8001dde:	7afb      	ldrb	r3, [r7, #11]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40022000 	.word	0x40022000
 8001dec:	40021000 	.word	0x40021000
 8001df0:	08006d64 	.word	0x08006d64
 8001df4:	20000000 	.word	0x20000000
 8001df8:	20000004 	.word	0x20000004

08001dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	@ 0x24
 8001e00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e14:	4b3b      	ldr	r3, [pc, #236]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_RCC_GetSysClockFreq+0x34>
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	2b0c      	cmp	r3, #12
 8001e28:	d121      	bne.n	8001e6e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d11e      	bne.n	8001e6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e30:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d107      	bne.n	8001e4c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e3c:	4b31      	ldr	r3, [pc, #196]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e42:	0a1b      	lsrs	r3, r3, #8
 8001e44:	f003 030f 	and.w	r3, r3, #15
 8001e48:	61fb      	str	r3, [r7, #28]
 8001e4a:	e005      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e58:	4a2b      	ldr	r2, [pc, #172]	@ (8001f08 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e60:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10d      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	2b04      	cmp	r3, #4
 8001e72:	d102      	bne.n	8001e7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e74:	4b25      	ldr	r3, [pc, #148]	@ (8001f0c <HAL_RCC_GetSysClockFreq+0x110>)
 8001e76:	61bb      	str	r3, [r7, #24]
 8001e78:	e004      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d101      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e80:	4b23      	ldr	r3, [pc, #140]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e82:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	2b0c      	cmp	r3, #12
 8001e88:	d134      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d003      	beq.n	8001ea2 <HAL_RCC_GetSysClockFreq+0xa6>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	d003      	beq.n	8001ea8 <HAL_RCC_GetSysClockFreq+0xac>
 8001ea0:	e005      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f0c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ea4:	617b      	str	r3, [r7, #20]
      break;
 8001ea6:	e005      	b.n	8001eb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ea8:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <HAL_RCC_GetSysClockFreq+0x114>)
 8001eaa:	617b      	str	r3, [r7, #20]
      break;
 8001eac:	e002      	b.n	8001eb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	617b      	str	r3, [r7, #20]
      break;
 8001eb2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001eb4:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	091b      	lsrs	r3, r3, #4
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001ec2:	4b10      	ldr	r3, [pc, #64]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	fb03 f202 	mul.w	r2, r3, r2
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	0e5b      	lsrs	r3, r3, #25
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ef4:	69bb      	ldr	r3, [r7, #24]
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	@ 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000
 8001f08:	08006d7c 	.word	0x08006d7c
 8001f0c:	00f42400 	.word	0x00f42400
 8001f10:	007a1200 	.word	0x007a1200

08001f14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f18:	4b03      	ldr	r3, [pc, #12]	@ (8001f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	20000000 	.word	0x20000000

08001f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f30:	f7ff fff0 	bl	8001f14 <HAL_RCC_GetHCLKFreq>
 8001f34:	4602      	mov	r2, r0
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	4904      	ldr	r1, [pc, #16]	@ (8001f54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f42:	5ccb      	ldrb	r3, [r1, r3]
 8001f44:	f003 031f 	and.w	r3, r3, #31
 8001f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40021000 	.word	0x40021000
 8001f54:	08006d74 	.word	0x08006d74

08001f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f5c:	f7ff ffda 	bl	8001f14 <HAL_RCC_GetHCLKFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	0adb      	lsrs	r3, r3, #11
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	4904      	ldr	r1, [pc, #16]	@ (8001f80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f6e:	5ccb      	ldrb	r3, [r1, r3]
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	08006d74 	.word	0x08006d74

08001f84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f90:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f9c:	f7ff f9ee 	bl	800137c <HAL_PWREx_GetVoltageRange>
 8001fa0:	6178      	str	r0, [r7, #20]
 8001fa2:	e014      	b.n	8001fce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fa4:	4b25      	ldr	r3, [pc, #148]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa8:	4a24      	ldr	r2, [pc, #144]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fb0:	4b22      	ldr	r3, [pc, #136]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001fbc:	f7ff f9de 	bl	800137c <HAL_PWREx_GetVoltageRange>
 8001fc0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fd4:	d10b      	bne.n	8001fee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b80      	cmp	r3, #128	@ 0x80
 8001fda:	d919      	bls.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2ba0      	cmp	r3, #160	@ 0xa0
 8001fe0:	d902      	bls.n	8001fe8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	e013      	b.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fe8:	2301      	movs	r3, #1
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	e010      	b.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b80      	cmp	r3, #128	@ 0x80
 8001ff2:	d902      	bls.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	e00a      	b.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b80      	cmp	r3, #128	@ 0x80
 8001ffe:	d102      	bne.n	8002006 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002000:	2302      	movs	r3, #2
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	e004      	b.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b70      	cmp	r3, #112	@ 0x70
 800200a:	d101      	bne.n	8002010 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800200c:	2301      	movs	r3, #1
 800200e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002010:	4b0b      	ldr	r3, [pc, #44]	@ (8002040 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f023 0207 	bic.w	r2, r3, #7
 8002018:	4909      	ldr	r1, [pc, #36]	@ (8002040 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002020:	4b07      	ldr	r3, [pc, #28]	@ (8002040 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	429a      	cmp	r2, r3
 800202c:	d001      	beq.n	8002032 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3718      	adds	r7, #24
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	40022000 	.word	0x40022000

08002044 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800204c:	2300      	movs	r3, #0
 800204e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002050:	2300      	movs	r3, #0
 8002052:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800205c:	2b00      	cmp	r3, #0
 800205e:	d041      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002064:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002068:	d02a      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800206a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800206e:	d824      	bhi.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002070:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002074:	d008      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002076:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800207a:	d81e      	bhi.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00a      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002080:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002084:	d010      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002086:	e018      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002088:	4b86      	ldr	r3, [pc, #536]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	4a85      	ldr	r2, [pc, #532]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002092:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002094:	e015      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3304      	adds	r3, #4
 800209a:	2100      	movs	r1, #0
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fabb 	bl	8002618 <RCCEx_PLLSAI1_Config>
 80020a2:	4603      	mov	r3, r0
 80020a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020a6:	e00c      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3320      	adds	r3, #32
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 fba6 	bl	8002800 <RCCEx_PLLSAI2_Config>
 80020b4:	4603      	mov	r3, r0
 80020b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020b8:	e003      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	74fb      	strb	r3, [r7, #19]
      break;
 80020be:	e000      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80020c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020c2:	7cfb      	ldrb	r3, [r7, #19]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d10b      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020c8:	4b76      	ldr	r3, [pc, #472]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020d6:	4973      	ldr	r1, [pc, #460]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80020de:	e001      	b.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020e0:	7cfb      	ldrb	r3, [r7, #19]
 80020e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d041      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020f8:	d02a      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80020fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020fe:	d824      	bhi.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002100:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002104:	d008      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002106:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800210a:	d81e      	bhi.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00a      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002114:	d010      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002116:	e018      	b.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002118:	4b62      	ldr	r3, [pc, #392]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	4a61      	ldr	r2, [pc, #388]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002122:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002124:	e015      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	3304      	adds	r3, #4
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f000 fa73 	bl	8002618 <RCCEx_PLLSAI1_Config>
 8002132:	4603      	mov	r3, r0
 8002134:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002136:	e00c      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3320      	adds	r3, #32
 800213c:	2100      	movs	r1, #0
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fb5e 	bl	8002800 <RCCEx_PLLSAI2_Config>
 8002144:	4603      	mov	r3, r0
 8002146:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002148:	e003      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	74fb      	strb	r3, [r7, #19]
      break;
 800214e:	e000      	b.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002150:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002152:	7cfb      	ldrb	r3, [r7, #19]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10b      	bne.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002158:	4b52      	ldr	r3, [pc, #328]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800215e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002166:	494f      	ldr	r1, [pc, #316]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800216e:	e001      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002170:	7cfb      	ldrb	r3, [r7, #19]
 8002172:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217c:	2b00      	cmp	r3, #0
 800217e:	f000 80a0 	beq.w	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002186:	4b47      	ldr	r3, [pc, #284]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002196:	2300      	movs	r3, #0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00d      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800219c:	4b41      	ldr	r3, [pc, #260]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a0:	4a40      	ldr	r2, [pc, #256]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a8:	4b3e      	ldr	r3, [pc, #248]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b0:	60bb      	str	r3, [r7, #8]
 80021b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021b4:	2301      	movs	r3, #1
 80021b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b8:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a3a      	ldr	r2, [pc, #232]	@ (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80021be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021c4:	f7fe fe26 	bl	8000e14 <HAL_GetTick>
 80021c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021ca:	e009      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021cc:	f7fe fe22 	bl	8000e14 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d902      	bls.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	74fb      	strb	r3, [r7, #19]
        break;
 80021de:	e005      	b.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021e0:	4b31      	ldr	r3, [pc, #196]	@ (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0ef      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80021ec:	7cfb      	ldrb	r3, [r7, #19]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d15c      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021f2:	4b2c      	ldr	r3, [pc, #176]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d01f      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	429a      	cmp	r2, r3
 800220e:	d019      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002210:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002216:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800221a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800221c:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002222:	4a20      	ldr	r2, [pc, #128]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002228:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800222c:	4b1d      	ldr	r3, [pc, #116]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800222e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002232:	4a1c      	ldr	r2, [pc, #112]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002234:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800223c:	4a19      	ldr	r2, [pc, #100]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b00      	cmp	r3, #0
 800224c:	d016      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224e:	f7fe fde1 	bl	8000e14 <HAL_GetTick>
 8002252:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002254:	e00b      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7fe fddd 	bl	8000e14 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002264:	4293      	cmp	r3, r2
 8002266:	d902      	bls.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	74fb      	strb	r3, [r7, #19]
            break;
 800226c:	e006      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800226e:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0ec      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800227c:	7cfb      	ldrb	r3, [r7, #19]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10c      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002282:	4b08      	ldr	r3, [pc, #32]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002288:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002292:	4904      	ldr	r1, [pc, #16]	@ (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002294:	4313      	orrs	r3, r2
 8002296:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800229a:	e009      	b.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800229c:	7cfb      	ldrb	r3, [r7, #19]
 800229e:	74bb      	strb	r3, [r7, #18]
 80022a0:	e006      	b.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000
 80022a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022ac:	7cfb      	ldrb	r3, [r7, #19]
 80022ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022b0:	7c7b      	ldrb	r3, [r7, #17]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d105      	bne.n	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b6:	4b9e      	ldr	r3, [pc, #632]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ba:	4a9d      	ldr	r2, [pc, #628]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022ce:	4b98      	ldr	r3, [pc, #608]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d4:	f023 0203 	bic.w	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022dc:	4994      	ldr	r1, [pc, #592]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00a      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	f023 020c 	bic.w	r2, r3, #12
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fe:	498c      	ldr	r1, [pc, #560]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0304 	and.w	r3, r3, #4
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002312:	4b87      	ldr	r3, [pc, #540]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002318:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	4983      	ldr	r1, [pc, #524]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002322:	4313      	orrs	r3, r2
 8002324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00a      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002334:	4b7e      	ldr	r3, [pc, #504]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800233a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	497b      	ldr	r1, [pc, #492]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002344:	4313      	orrs	r3, r2
 8002346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0310 	and.w	r3, r3, #16
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002356:	4b76      	ldr	r3, [pc, #472]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800235c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002364:	4972      	ldr	r1, [pc, #456]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002366:	4313      	orrs	r3, r2
 8002368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0320 	and.w	r3, r3, #32
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002378:	4b6d      	ldr	r3, [pc, #436]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002386:	496a      	ldr	r1, [pc, #424]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00a      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800239a:	4b65      	ldr	r3, [pc, #404]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a8:	4961      	ldr	r1, [pc, #388]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00a      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023bc:	4b5c      	ldr	r3, [pc, #368]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ca:	4959      	ldr	r1, [pc, #356]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00a      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023de:	4b54      	ldr	r3, [pc, #336]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ec:	4950      	ldr	r1, [pc, #320]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00a      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002400:	4b4b      	ldr	r3, [pc, #300]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002406:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240e:	4948      	ldr	r1, [pc, #288]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002410:	4313      	orrs	r3, r2
 8002412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00a      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002422:	4b43      	ldr	r3, [pc, #268]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002428:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002430:	493f      	ldr	r1, [pc, #252]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	4313      	orrs	r3, r2
 8002434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d028      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002444:	4b3a      	ldr	r3, [pc, #232]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800244a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002452:	4937      	ldr	r1, [pc, #220]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800245e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002462:	d106      	bne.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002464:	4b32      	ldr	r3, [pc, #200]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4a31      	ldr	r2, [pc, #196]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800246e:	60d3      	str	r3, [r2, #12]
 8002470:	e011      	b.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002476:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800247a:	d10c      	bne.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3304      	adds	r3, #4
 8002480:	2101      	movs	r1, #1
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f8c8 	bl	8002618 <RCCEx_PLLSAI1_Config>
 8002488:	4603      	mov	r3, r0
 800248a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800248c:	7cfb      	ldrb	r3, [r7, #19]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002492:	7cfb      	ldrb	r3, [r7, #19]
 8002494:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d028      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024a2:	4b23      	ldr	r3, [pc, #140]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b0:	491f      	ldr	r1, [pc, #124]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024c0:	d106      	bne.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024cc:	60d3      	str	r3, [r2, #12]
 80024ce:	e011      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024d8:	d10c      	bne.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3304      	adds	r3, #4
 80024de:	2101      	movs	r1, #1
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 f899 	bl	8002618 <RCCEx_PLLSAI1_Config>
 80024e6:	4603      	mov	r3, r0
 80024e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024ea:	7cfb      	ldrb	r3, [r7, #19]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80024f0:	7cfb      	ldrb	r3, [r7, #19]
 80024f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d02b      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800250e:	4908      	ldr	r1, [pc, #32]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800251a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800251e:	d109      	bne.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002520:	4b03      	ldr	r3, [pc, #12]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4a02      	ldr	r2, [pc, #8]	@ (8002530 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800252a:	60d3      	str	r3, [r2, #12]
 800252c:	e014      	b.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800252e:	bf00      	nop
 8002530:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002538:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800253c:	d10c      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3304      	adds	r3, #4
 8002542:	2101      	movs	r1, #1
 8002544:	4618      	mov	r0, r3
 8002546:	f000 f867 	bl	8002618 <RCCEx_PLLSAI1_Config>
 800254a:	4603      	mov	r3, r0
 800254c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800254e:	7cfb      	ldrb	r3, [r7, #19]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002554:	7cfb      	ldrb	r3, [r7, #19]
 8002556:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d02f      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002564:	4b2b      	ldr	r3, [pc, #172]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002572:	4928      	ldr	r1, [pc, #160]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002574:	4313      	orrs	r3, r2
 8002576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800257e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002582:	d10d      	bne.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3304      	adds	r3, #4
 8002588:	2102      	movs	r1, #2
 800258a:	4618      	mov	r0, r3
 800258c:	f000 f844 	bl	8002618 <RCCEx_PLLSAI1_Config>
 8002590:	4603      	mov	r3, r0
 8002592:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002594:	7cfb      	ldrb	r3, [r7, #19]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d014      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800259a:	7cfb      	ldrb	r3, [r7, #19]
 800259c:	74bb      	strb	r3, [r7, #18]
 800259e:	e011      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025a8:	d10c      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	3320      	adds	r3, #32
 80025ae:	2102      	movs	r1, #2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f000 f925 	bl	8002800 <RCCEx_PLLSAI2_Config>
 80025b6:	4603      	mov	r3, r0
 80025b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ba:	7cfb      	ldrb	r3, [r7, #19]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80025c0:	7cfb      	ldrb	r3, [r7, #19]
 80025c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80025d0:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025de:	490d      	ldr	r1, [pc, #52]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025f2:	4b08      	ldr	r3, [pc, #32]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002602:	4904      	ldr	r1, [pc, #16]	@ (8002614 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800260a:	7cbb      	ldrb	r3, [r7, #18]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3718      	adds	r7, #24
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40021000 	.word	0x40021000

08002618 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002626:	4b75      	ldr	r3, [pc, #468]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d018      	beq.n	8002664 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002632:	4b72      	ldr	r3, [pc, #456]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	f003 0203 	and.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	429a      	cmp	r2, r3
 8002640:	d10d      	bne.n	800265e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
       ||
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800264a:	4b6c      	ldr	r3, [pc, #432]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	091b      	lsrs	r3, r3, #4
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
       ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d047      	beq.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e044      	b.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d018      	beq.n	800269e <RCCEx_PLLSAI1_Config+0x86>
 800266c:	2b03      	cmp	r3, #3
 800266e:	d825      	bhi.n	80026bc <RCCEx_PLLSAI1_Config+0xa4>
 8002670:	2b01      	cmp	r3, #1
 8002672:	d002      	beq.n	800267a <RCCEx_PLLSAI1_Config+0x62>
 8002674:	2b02      	cmp	r3, #2
 8002676:	d009      	beq.n	800268c <RCCEx_PLLSAI1_Config+0x74>
 8002678:	e020      	b.n	80026bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800267a:	4b60      	ldr	r3, [pc, #384]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d11d      	bne.n	80026c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800268a:	e01a      	b.n	80026c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800268c:	4b5b      	ldr	r3, [pc, #364]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002694:	2b00      	cmp	r3, #0
 8002696:	d116      	bne.n	80026c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800269c:	e013      	b.n	80026c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800269e:	4b57      	ldr	r3, [pc, #348]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10f      	bne.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80026aa:	4b54      	ldr	r3, [pc, #336]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d109      	bne.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026ba:	e006      	b.n	80026ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
      break;
 80026c0:	e004      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026c2:	bf00      	nop
 80026c4:	e002      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026c6:	bf00      	nop
 80026c8:	e000      	b.n	80026cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10d      	bne.n	80026ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026d2:	4b4a      	ldr	r3, [pc, #296]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6819      	ldr	r1, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	430b      	orrs	r3, r1
 80026e8:	4944      	ldr	r1, [pc, #272]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d17d      	bne.n	80027f0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026f4:	4b41      	ldr	r3, [pc, #260]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a40      	ldr	r2, [pc, #256]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002700:	f7fe fb88 	bl	8000e14 <HAL_GetTick>
 8002704:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002706:	e009      	b.n	800271c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002708:	f7fe fb84 	bl	8000e14 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d902      	bls.n	800271c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	73fb      	strb	r3, [r7, #15]
        break;
 800271a:	e005      	b.n	8002728 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800271c:	4b37      	ldr	r3, [pc, #220]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1ef      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d160      	bne.n	80027f0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d111      	bne.n	8002758 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002734:	4b31      	ldr	r3, [pc, #196]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800273c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6892      	ldr	r2, [r2, #8]
 8002744:	0211      	lsls	r1, r2, #8
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68d2      	ldr	r2, [r2, #12]
 800274a:	0912      	lsrs	r2, r2, #4
 800274c:	0452      	lsls	r2, r2, #17
 800274e:	430a      	orrs	r2, r1
 8002750:	492a      	ldr	r1, [pc, #168]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002752:	4313      	orrs	r3, r2
 8002754:	610b      	str	r3, [r1, #16]
 8002756:	e027      	b.n	80027a8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d112      	bne.n	8002784 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800275e:	4b27      	ldr	r3, [pc, #156]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002766:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6892      	ldr	r2, [r2, #8]
 800276e:	0211      	lsls	r1, r2, #8
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6912      	ldr	r2, [r2, #16]
 8002774:	0852      	lsrs	r2, r2, #1
 8002776:	3a01      	subs	r2, #1
 8002778:	0552      	lsls	r2, r2, #21
 800277a:	430a      	orrs	r2, r1
 800277c:	491f      	ldr	r1, [pc, #124]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800277e:	4313      	orrs	r3, r2
 8002780:	610b      	str	r3, [r1, #16]
 8002782:	e011      	b.n	80027a8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002784:	4b1d      	ldr	r3, [pc, #116]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800278c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6892      	ldr	r2, [r2, #8]
 8002794:	0211      	lsls	r1, r2, #8
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6952      	ldr	r2, [r2, #20]
 800279a:	0852      	lsrs	r2, r2, #1
 800279c:	3a01      	subs	r2, #1
 800279e:	0652      	lsls	r2, r2, #25
 80027a0:	430a      	orrs	r2, r1
 80027a2:	4916      	ldr	r1, [pc, #88]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80027a8:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a13      	ldr	r2, [pc, #76]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80027b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b4:	f7fe fb2e 	bl	8000e14 <HAL_GetTick>
 80027b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027ba:	e009      	b.n	80027d0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027bc:	f7fe fb2a 	bl	8000e14 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d902      	bls.n	80027d0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	73fb      	strb	r3, [r7, #15]
          break;
 80027ce:	e005      	b.n	80027dc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027d0:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0ef      	beq.n	80027bc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027e2:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027e4:	691a      	ldr	r2, [r3, #16]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	4904      	ldr	r1, [pc, #16]	@ (80027fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40021000 	.word	0x40021000

08002800 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800280e:	4b6a      	ldr	r3, [pc, #424]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d018      	beq.n	800284c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800281a:	4b67      	ldr	r3, [pc, #412]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f003 0203 	and.w	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d10d      	bne.n	8002846 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
       ||
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002832:	4b61      	ldr	r3, [pc, #388]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	091b      	lsrs	r3, r3, #4
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	1c5a      	adds	r2, r3, #1
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
       ||
 8002842:	429a      	cmp	r2, r3
 8002844:	d047      	beq.n	80028d6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	73fb      	strb	r3, [r7, #15]
 800284a:	e044      	b.n	80028d6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b03      	cmp	r3, #3
 8002852:	d018      	beq.n	8002886 <RCCEx_PLLSAI2_Config+0x86>
 8002854:	2b03      	cmp	r3, #3
 8002856:	d825      	bhi.n	80028a4 <RCCEx_PLLSAI2_Config+0xa4>
 8002858:	2b01      	cmp	r3, #1
 800285a:	d002      	beq.n	8002862 <RCCEx_PLLSAI2_Config+0x62>
 800285c:	2b02      	cmp	r3, #2
 800285e:	d009      	beq.n	8002874 <RCCEx_PLLSAI2_Config+0x74>
 8002860:	e020      	b.n	80028a4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002862:	4b55      	ldr	r3, [pc, #340]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d11d      	bne.n	80028aa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002872:	e01a      	b.n	80028aa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002874:	4b50      	ldr	r3, [pc, #320]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287c:	2b00      	cmp	r3, #0
 800287e:	d116      	bne.n	80028ae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002884:	e013      	b.n	80028ae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002886:	4b4c      	ldr	r3, [pc, #304]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10f      	bne.n	80028b2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002892:	4b49      	ldr	r3, [pc, #292]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028a2:	e006      	b.n	80028b2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
      break;
 80028a8:	e004      	b.n	80028b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028aa:	bf00      	nop
 80028ac:	e002      	b.n	80028b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028ae:	bf00      	nop
 80028b0:	e000      	b.n	80028b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80028b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10d      	bne.n	80028d6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028ba:	4b3f      	ldr	r3, [pc, #252]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6819      	ldr	r1, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	430b      	orrs	r3, r1
 80028d0:	4939      	ldr	r1, [pc, #228]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d167      	bne.n	80029ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80028dc:	4b36      	ldr	r3, [pc, #216]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a35      	ldr	r2, [pc, #212]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028e8:	f7fe fa94 	bl	8000e14 <HAL_GetTick>
 80028ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028ee:	e009      	b.n	8002904 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028f0:	f7fe fa90 	bl	8000e14 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d902      	bls.n	8002904 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	73fb      	strb	r3, [r7, #15]
        break;
 8002902:	e005      	b.n	8002910 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002904:	4b2c      	ldr	r3, [pc, #176]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1ef      	bne.n	80028f0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d14a      	bne.n	80029ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d111      	bne.n	8002940 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800291c:	4b26      	ldr	r3, [pc, #152]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002924:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6892      	ldr	r2, [r2, #8]
 800292c:	0211      	lsls	r1, r2, #8
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68d2      	ldr	r2, [r2, #12]
 8002932:	0912      	lsrs	r2, r2, #4
 8002934:	0452      	lsls	r2, r2, #17
 8002936:	430a      	orrs	r2, r1
 8002938:	491f      	ldr	r1, [pc, #124]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800293a:	4313      	orrs	r3, r2
 800293c:	614b      	str	r3, [r1, #20]
 800293e:	e011      	b.n	8002964 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002940:	4b1d      	ldr	r3, [pc, #116]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002948:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6892      	ldr	r2, [r2, #8]
 8002950:	0211      	lsls	r1, r2, #8
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6912      	ldr	r2, [r2, #16]
 8002956:	0852      	lsrs	r2, r2, #1
 8002958:	3a01      	subs	r2, #1
 800295a:	0652      	lsls	r2, r2, #25
 800295c:	430a      	orrs	r2, r1
 800295e:	4916      	ldr	r1, [pc, #88]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002960:	4313      	orrs	r3, r2
 8002962:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002964:	4b14      	ldr	r3, [pc, #80]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a13      	ldr	r2, [pc, #76]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800296a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800296e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002970:	f7fe fa50 	bl	8000e14 <HAL_GetTick>
 8002974:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002976:	e009      	b.n	800298c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002978:	f7fe fa4c 	bl	8000e14 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d902      	bls.n	800298c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	73fb      	strb	r3, [r7, #15]
          break;
 800298a:	e005      	b.n	8002998 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800298c:	4b0a      	ldr	r3, [pc, #40]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0ef      	beq.n	8002978 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029a0:	695a      	ldr	r2, [r3, #20]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	4904      	ldr	r1, [pc, #16]	@ (80029b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40021000 	.word	0x40021000

080029bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e040      	b.n	8002a50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe f822 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2224      	movs	r2, #36	@ 0x24
 80029e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0201 	bic.w	r2, r2, #1
 80029f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d002      	beq.n	8002a08 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 fb6a 	bl	80030dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 f8af 	bl	8002b6c <UART_SetConfig>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e01b      	b.n	8002a50 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0201 	orr.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 fbe9 	bl	8003220 <UART_CheckIdleState>
 8002a4e:	4603      	mov	r3, r0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	@ 0x28
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d177      	bne.n	8002b60 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_UART_Transmit+0x24>
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e070      	b.n	8002b62 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2221      	movs	r2, #33	@ 0x21
 8002a8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a8e:	f7fe f9c1 	bl	8000e14 <HAL_GetTick>
 8002a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	88fa      	ldrh	r2, [r7, #6]
 8002a98:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	88fa      	ldrh	r2, [r7, #6]
 8002aa0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aac:	d108      	bne.n	8002ac0 <HAL_UART_Transmit+0x68>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d104      	bne.n	8002ac0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	61bb      	str	r3, [r7, #24]
 8002abe:	e003      	b.n	8002ac8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ac8:	e02f      	b.n	8002b2a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2180      	movs	r1, #128	@ 0x80
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fc4b 	bl	8003370 <UART_WaitOnFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d004      	beq.n	8002aea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e03b      	b.n	8002b62 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10b      	bne.n	8002b08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	881a      	ldrh	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002afc:	b292      	uxth	r2, r2
 8002afe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	3302      	adds	r3, #2
 8002b04:	61bb      	str	r3, [r7, #24]
 8002b06:	e007      	b.n	8002b18 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	781a      	ldrb	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3301      	adds	r3, #1
 8002b16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	3b01      	subs	r3, #1
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1c9      	bne.n	8002aca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2140      	movs	r1, #64	@ 0x40
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 fc15 	bl	8003370 <UART_WaitOnFlagUntilTimeout>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d004      	beq.n	8002b56 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e005      	b.n	8002b62 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e000      	b.n	8002b62 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002b60:	2302      	movs	r3, #2
  }
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3720      	adds	r7, #32
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b70:	b08a      	sub	sp, #40	@ 0x28
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	431a      	orrs	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	4ba4      	ldr	r3, [pc, #656]	@ (8002e2c <UART_SetConfig+0x2c0>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ba4:	430b      	orrs	r3, r1
 8002ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a99      	ldr	r2, [pc, #612]	@ (8002e30 <UART_SetConfig+0x2c4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d004      	beq.n	8002bd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be8:	430a      	orrs	r2, r1
 8002bea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a90      	ldr	r2, [pc, #576]	@ (8002e34 <UART_SetConfig+0x2c8>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d126      	bne.n	8002c44 <UART_SetConfig+0xd8>
 8002bf6:	4b90      	ldr	r3, [pc, #576]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfc:	f003 0303 	and.w	r3, r3, #3
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	d81b      	bhi.n	8002c3c <UART_SetConfig+0xd0>
 8002c04:	a201      	add	r2, pc, #4	@ (adr r2, 8002c0c <UART_SetConfig+0xa0>)
 8002c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0a:	bf00      	nop
 8002c0c:	08002c1d 	.word	0x08002c1d
 8002c10:	08002c2d 	.word	0x08002c2d
 8002c14:	08002c25 	.word	0x08002c25
 8002c18:	08002c35 	.word	0x08002c35
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c22:	e116      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002c24:	2302      	movs	r3, #2
 8002c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c2a:	e112      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002c2c:	2304      	movs	r3, #4
 8002c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c32:	e10e      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002c34:	2308      	movs	r3, #8
 8002c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c3a:	e10a      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c42:	e106      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a7c      	ldr	r2, [pc, #496]	@ (8002e3c <UART_SetConfig+0x2d0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d138      	bne.n	8002cc0 <UART_SetConfig+0x154>
 8002c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c54:	f003 030c 	and.w	r3, r3, #12
 8002c58:	2b0c      	cmp	r3, #12
 8002c5a:	d82d      	bhi.n	8002cb8 <UART_SetConfig+0x14c>
 8002c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c64 <UART_SetConfig+0xf8>)
 8002c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c62:	bf00      	nop
 8002c64:	08002c99 	.word	0x08002c99
 8002c68:	08002cb9 	.word	0x08002cb9
 8002c6c:	08002cb9 	.word	0x08002cb9
 8002c70:	08002cb9 	.word	0x08002cb9
 8002c74:	08002ca9 	.word	0x08002ca9
 8002c78:	08002cb9 	.word	0x08002cb9
 8002c7c:	08002cb9 	.word	0x08002cb9
 8002c80:	08002cb9 	.word	0x08002cb9
 8002c84:	08002ca1 	.word	0x08002ca1
 8002c88:	08002cb9 	.word	0x08002cb9
 8002c8c:	08002cb9 	.word	0x08002cb9
 8002c90:	08002cb9 	.word	0x08002cb9
 8002c94:	08002cb1 	.word	0x08002cb1
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c9e:	e0d8      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ca6:	e0d4      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002ca8:	2304      	movs	r3, #4
 8002caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cae:	e0d0      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cb6:	e0cc      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002cb8:	2310      	movs	r3, #16
 8002cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cbe:	e0c8      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8002e40 <UART_SetConfig+0x2d4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d125      	bne.n	8002d16 <UART_SetConfig+0x1aa>
 8002cca:	4b5b      	ldr	r3, [pc, #364]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002cd4:	2b30      	cmp	r3, #48	@ 0x30
 8002cd6:	d016      	beq.n	8002d06 <UART_SetConfig+0x19a>
 8002cd8:	2b30      	cmp	r3, #48	@ 0x30
 8002cda:	d818      	bhi.n	8002d0e <UART_SetConfig+0x1a2>
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d00a      	beq.n	8002cf6 <UART_SetConfig+0x18a>
 8002ce0:	2b20      	cmp	r3, #32
 8002ce2:	d814      	bhi.n	8002d0e <UART_SetConfig+0x1a2>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <UART_SetConfig+0x182>
 8002ce8:	2b10      	cmp	r3, #16
 8002cea:	d008      	beq.n	8002cfe <UART_SetConfig+0x192>
 8002cec:	e00f      	b.n	8002d0e <UART_SetConfig+0x1a2>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cf4:	e0ad      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cfc:	e0a9      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002cfe:	2304      	movs	r3, #4
 8002d00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d04:	e0a5      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d06:	2308      	movs	r3, #8
 8002d08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d0c:	e0a1      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d0e:	2310      	movs	r3, #16
 8002d10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d14:	e09d      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a4a      	ldr	r2, [pc, #296]	@ (8002e44 <UART_SetConfig+0x2d8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d125      	bne.n	8002d6c <UART_SetConfig+0x200>
 8002d20:	4b45      	ldr	r3, [pc, #276]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002d2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d2c:	d016      	beq.n	8002d5c <UART_SetConfig+0x1f0>
 8002d2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d30:	d818      	bhi.n	8002d64 <UART_SetConfig+0x1f8>
 8002d32:	2b80      	cmp	r3, #128	@ 0x80
 8002d34:	d00a      	beq.n	8002d4c <UART_SetConfig+0x1e0>
 8002d36:	2b80      	cmp	r3, #128	@ 0x80
 8002d38:	d814      	bhi.n	8002d64 <UART_SetConfig+0x1f8>
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d002      	beq.n	8002d44 <UART_SetConfig+0x1d8>
 8002d3e:	2b40      	cmp	r3, #64	@ 0x40
 8002d40:	d008      	beq.n	8002d54 <UART_SetConfig+0x1e8>
 8002d42:	e00f      	b.n	8002d64 <UART_SetConfig+0x1f8>
 8002d44:	2300      	movs	r3, #0
 8002d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d4a:	e082      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d52:	e07e      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d54:	2304      	movs	r3, #4
 8002d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d5a:	e07a      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d5c:	2308      	movs	r3, #8
 8002d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d62:	e076      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d64:	2310      	movs	r3, #16
 8002d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d6a:	e072      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a35      	ldr	r2, [pc, #212]	@ (8002e48 <UART_SetConfig+0x2dc>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d12a      	bne.n	8002dcc <UART_SetConfig+0x260>
 8002d76:	4b30      	ldr	r3, [pc, #192]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d84:	d01a      	beq.n	8002dbc <UART_SetConfig+0x250>
 8002d86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d8a:	d81b      	bhi.n	8002dc4 <UART_SetConfig+0x258>
 8002d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d90:	d00c      	beq.n	8002dac <UART_SetConfig+0x240>
 8002d92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d96:	d815      	bhi.n	8002dc4 <UART_SetConfig+0x258>
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <UART_SetConfig+0x238>
 8002d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002da0:	d008      	beq.n	8002db4 <UART_SetConfig+0x248>
 8002da2:	e00f      	b.n	8002dc4 <UART_SetConfig+0x258>
 8002da4:	2300      	movs	r3, #0
 8002da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002daa:	e052      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002dac:	2302      	movs	r3, #2
 8002dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002db2:	e04e      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002db4:	2304      	movs	r3, #4
 8002db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dba:	e04a      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002dbc:	2308      	movs	r3, #8
 8002dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dc2:	e046      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002dc4:	2310      	movs	r3, #16
 8002dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dca:	e042      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a17      	ldr	r2, [pc, #92]	@ (8002e30 <UART_SetConfig+0x2c4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d13a      	bne.n	8002e4c <UART_SetConfig+0x2e0>
 8002dd6:	4b18      	ldr	r3, [pc, #96]	@ (8002e38 <UART_SetConfig+0x2cc>)
 8002dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ddc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002de0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002de4:	d01a      	beq.n	8002e1c <UART_SetConfig+0x2b0>
 8002de6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002dea:	d81b      	bhi.n	8002e24 <UART_SetConfig+0x2b8>
 8002dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002df0:	d00c      	beq.n	8002e0c <UART_SetConfig+0x2a0>
 8002df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002df6:	d815      	bhi.n	8002e24 <UART_SetConfig+0x2b8>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <UART_SetConfig+0x298>
 8002dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e00:	d008      	beq.n	8002e14 <UART_SetConfig+0x2a8>
 8002e02:	e00f      	b.n	8002e24 <UART_SetConfig+0x2b8>
 8002e04:	2300      	movs	r3, #0
 8002e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e0a:	e022      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e12:	e01e      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002e14:	2304      	movs	r3, #4
 8002e16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e1a:	e01a      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002e1c:	2308      	movs	r3, #8
 8002e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e22:	e016      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002e24:	2310      	movs	r3, #16
 8002e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e2a:	e012      	b.n	8002e52 <UART_SetConfig+0x2e6>
 8002e2c:	efff69f3 	.word	0xefff69f3
 8002e30:	40008000 	.word	0x40008000
 8002e34:	40013800 	.word	0x40013800
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	40004400 	.word	0x40004400
 8002e40:	40004800 	.word	0x40004800
 8002e44:	40004c00 	.word	0x40004c00
 8002e48:	40005000 	.word	0x40005000
 8002e4c:	2310      	movs	r3, #16
 8002e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a9f      	ldr	r2, [pc, #636]	@ (80030d4 <UART_SetConfig+0x568>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d17a      	bne.n	8002f52 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002e5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	d824      	bhi.n	8002eae <UART_SetConfig+0x342>
 8002e64:	a201      	add	r2, pc, #4	@ (adr r2, 8002e6c <UART_SetConfig+0x300>)
 8002e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6a:	bf00      	nop
 8002e6c:	08002e91 	.word	0x08002e91
 8002e70:	08002eaf 	.word	0x08002eaf
 8002e74:	08002e99 	.word	0x08002e99
 8002e78:	08002eaf 	.word	0x08002eaf
 8002e7c:	08002e9f 	.word	0x08002e9f
 8002e80:	08002eaf 	.word	0x08002eaf
 8002e84:	08002eaf 	.word	0x08002eaf
 8002e88:	08002eaf 	.word	0x08002eaf
 8002e8c:	08002ea7 	.word	0x08002ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e90:	f7ff f84c 	bl	8001f2c <HAL_RCC_GetPCLK1Freq>
 8002e94:	61f8      	str	r0, [r7, #28]
        break;
 8002e96:	e010      	b.n	8002eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e98:	4b8f      	ldr	r3, [pc, #572]	@ (80030d8 <UART_SetConfig+0x56c>)
 8002e9a:	61fb      	str	r3, [r7, #28]
        break;
 8002e9c:	e00d      	b.n	8002eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e9e:	f7fe ffad 	bl	8001dfc <HAL_RCC_GetSysClockFreq>
 8002ea2:	61f8      	str	r0, [r7, #28]
        break;
 8002ea4:	e009      	b.n	8002eba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eaa:	61fb      	str	r3, [r7, #28]
        break;
 8002eac:	e005      	b.n	8002eba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002eb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 80fb 	beq.w	80030b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4413      	add	r3, r2
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d305      	bcc.n	8002ede <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ed8:	69fa      	ldr	r2, [r7, #28]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d903      	bls.n	8002ee6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ee4:	e0e8      	b.n	80030b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	461c      	mov	r4, r3
 8002eec:	4615      	mov	r5, r2
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	022b      	lsls	r3, r5, #8
 8002ef8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002efc:	0222      	lsls	r2, r4, #8
 8002efe:	68f9      	ldr	r1, [r7, #12]
 8002f00:	6849      	ldr	r1, [r1, #4]
 8002f02:	0849      	lsrs	r1, r1, #1
 8002f04:	2000      	movs	r0, #0
 8002f06:	4688      	mov	r8, r1
 8002f08:	4681      	mov	r9, r0
 8002f0a:	eb12 0a08 	adds.w	sl, r2, r8
 8002f0e:	eb43 0b09 	adc.w	fp, r3, r9
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f20:	4650      	mov	r0, sl
 8002f22:	4659      	mov	r1, fp
 8002f24:	f7fd f9ac 	bl	8000280 <__aeabi_uldivmod>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f36:	d308      	bcc.n	8002f4a <UART_SetConfig+0x3de>
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f3e:	d204      	bcs.n	8002f4a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	60da      	str	r2, [r3, #12]
 8002f48:	e0b6      	b.n	80030b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002f50:	e0b2      	b.n	80030b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f5a:	d15e      	bne.n	800301a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002f5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d828      	bhi.n	8002fb6 <UART_SetConfig+0x44a>
 8002f64:	a201      	add	r2, pc, #4	@ (adr r2, 8002f6c <UART_SetConfig+0x400>)
 8002f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6a:	bf00      	nop
 8002f6c:	08002f91 	.word	0x08002f91
 8002f70:	08002f99 	.word	0x08002f99
 8002f74:	08002fa1 	.word	0x08002fa1
 8002f78:	08002fb7 	.word	0x08002fb7
 8002f7c:	08002fa7 	.word	0x08002fa7
 8002f80:	08002fb7 	.word	0x08002fb7
 8002f84:	08002fb7 	.word	0x08002fb7
 8002f88:	08002fb7 	.word	0x08002fb7
 8002f8c:	08002faf 	.word	0x08002faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f90:	f7fe ffcc 	bl	8001f2c <HAL_RCC_GetPCLK1Freq>
 8002f94:	61f8      	str	r0, [r7, #28]
        break;
 8002f96:	e014      	b.n	8002fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f98:	f7fe ffde 	bl	8001f58 <HAL_RCC_GetPCLK2Freq>
 8002f9c:	61f8      	str	r0, [r7, #28]
        break;
 8002f9e:	e010      	b.n	8002fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fa0:	4b4d      	ldr	r3, [pc, #308]	@ (80030d8 <UART_SetConfig+0x56c>)
 8002fa2:	61fb      	str	r3, [r7, #28]
        break;
 8002fa4:	e00d      	b.n	8002fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fa6:	f7fe ff29 	bl	8001dfc <HAL_RCC_GetSysClockFreq>
 8002faa:	61f8      	str	r0, [r7, #28]
        break;
 8002fac:	e009      	b.n	8002fc2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fb2:	61fb      	str	r3, [r7, #28]
        break;
 8002fb4:	e005      	b.n	8002fc2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002fc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d077      	beq.n	80030b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	005a      	lsls	r2, r3, #1
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	085b      	lsrs	r3, r3, #1
 8002fd2:	441a      	add	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fdc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b0f      	cmp	r3, #15
 8002fe2:	d916      	bls.n	8003012 <UART_SetConfig+0x4a6>
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fea:	d212      	bcs.n	8003012 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	f023 030f 	bic.w	r3, r3, #15
 8002ff4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	085b      	lsrs	r3, r3, #1
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	b29a      	uxth	r2, r3
 8003002:	8afb      	ldrh	r3, [r7, #22]
 8003004:	4313      	orrs	r3, r2
 8003006:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	8afa      	ldrh	r2, [r7, #22]
 800300e:	60da      	str	r2, [r3, #12]
 8003010:	e052      	b.n	80030b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003018:	e04e      	b.n	80030b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800301a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800301e:	2b08      	cmp	r3, #8
 8003020:	d827      	bhi.n	8003072 <UART_SetConfig+0x506>
 8003022:	a201      	add	r2, pc, #4	@ (adr r2, 8003028 <UART_SetConfig+0x4bc>)
 8003024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003028:	0800304d 	.word	0x0800304d
 800302c:	08003055 	.word	0x08003055
 8003030:	0800305d 	.word	0x0800305d
 8003034:	08003073 	.word	0x08003073
 8003038:	08003063 	.word	0x08003063
 800303c:	08003073 	.word	0x08003073
 8003040:	08003073 	.word	0x08003073
 8003044:	08003073 	.word	0x08003073
 8003048:	0800306b 	.word	0x0800306b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800304c:	f7fe ff6e 	bl	8001f2c <HAL_RCC_GetPCLK1Freq>
 8003050:	61f8      	str	r0, [r7, #28]
        break;
 8003052:	e014      	b.n	800307e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003054:	f7fe ff80 	bl	8001f58 <HAL_RCC_GetPCLK2Freq>
 8003058:	61f8      	str	r0, [r7, #28]
        break;
 800305a:	e010      	b.n	800307e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800305c:	4b1e      	ldr	r3, [pc, #120]	@ (80030d8 <UART_SetConfig+0x56c>)
 800305e:	61fb      	str	r3, [r7, #28]
        break;
 8003060:	e00d      	b.n	800307e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003062:	f7fe fecb 	bl	8001dfc <HAL_RCC_GetSysClockFreq>
 8003066:	61f8      	str	r0, [r7, #28]
        break;
 8003068:	e009      	b.n	800307e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800306a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800306e:	61fb      	str	r3, [r7, #28]
        break;
 8003070:	e005      	b.n	800307e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800307c:	bf00      	nop
    }

    if (pclk != 0U)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d019      	beq.n	80030b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	085a      	lsrs	r2, r3, #1
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	441a      	add	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	fbb2 f3f3 	udiv	r3, r2, r3
 8003096:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	2b0f      	cmp	r3, #15
 800309c:	d909      	bls.n	80030b2 <UART_SetConfig+0x546>
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a4:	d205      	bcs.n	80030b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60da      	str	r2, [r3, #12]
 80030b0:	e002      	b.n	80030b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80030c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3728      	adds	r7, #40	@ 0x28
 80030cc:	46bd      	mov	sp, r7
 80030ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d2:	bf00      	nop
 80030d4:	40008000 	.word	0x40008000
 80030d8:	00f42400 	.word	0x00f42400

080030dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00a      	beq.n	8003106 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00a      	beq.n	800314a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00a      	beq.n	800316c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00a      	beq.n	800318e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	f003 0320 	and.w	r3, r3, #32
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00a      	beq.n	80031b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01a      	beq.n	80031f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031da:	d10a      	bne.n	80031f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	605a      	str	r2, [r3, #4]
  }
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b098      	sub	sp, #96	@ 0x60
 8003224:	af02      	add	r7, sp, #8
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003230:	f7fd fdf0 	bl	8000e14 <HAL_GetTick>
 8003234:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0308 	and.w	r3, r3, #8
 8003240:	2b08      	cmp	r3, #8
 8003242:	d12e      	bne.n	80032a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003244:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800324c:	2200      	movs	r2, #0
 800324e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f88c 	bl	8003370 <UART_WaitOnFlagUntilTimeout>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d021      	beq.n	80032a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003266:	e853 3f00 	ldrex	r3, [r3]
 800326a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800326c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800326e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003272:	653b      	str	r3, [r7, #80]	@ 0x50
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	461a      	mov	r2, r3
 800327a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800327c:	647b      	str	r3, [r7, #68]	@ 0x44
 800327e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003280:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003282:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003284:	e841 2300 	strex	r3, r2, [r1]
 8003288:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800328a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1e6      	bne.n	800325e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2220      	movs	r2, #32
 8003294:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e062      	b.n	8003368 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b04      	cmp	r3, #4
 80032ae:	d149      	bne.n	8003344 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032b8:	2200      	movs	r2, #0
 80032ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 f856 	bl	8003370 <UART_WaitOnFlagUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d03c      	beq.n	8003344 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	e853 3f00 	ldrex	r3, [r3]
 80032d6:	623b      	str	r3, [r7, #32]
   return(result);
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80032ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032f0:	e841 2300 	strex	r3, r2, [r1]
 80032f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80032f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1e6      	bne.n	80032ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	3308      	adds	r3, #8
 8003302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	e853 3f00 	ldrex	r3, [r3]
 800330a:	60fb      	str	r3, [r7, #12]
   return(result);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f023 0301 	bic.w	r3, r3, #1
 8003312:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	3308      	adds	r3, #8
 800331a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800331c:	61fa      	str	r2, [r7, #28]
 800331e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003320:	69b9      	ldr	r1, [r7, #24]
 8003322:	69fa      	ldr	r2, [r7, #28]
 8003324:	e841 2300 	strex	r3, r2, [r1]
 8003328:	617b      	str	r3, [r7, #20]
   return(result);
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1e5      	bne.n	80032fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e011      	b.n	8003368 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2220      	movs	r2, #32
 8003348:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2220      	movs	r2, #32
 800334e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3758      	adds	r7, #88	@ 0x58
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	603b      	str	r3, [r7, #0]
 800337c:	4613      	mov	r3, r2
 800337e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003380:	e04f      	b.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003388:	d04b      	beq.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338a:	f7fd fd43 	bl	8000e14 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	429a      	cmp	r2, r3
 8003398:	d302      	bcc.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d101      	bne.n	80033a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e04e      	b.n	8003442 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0304 	and.w	r3, r3, #4
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d037      	beq.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b80      	cmp	r3, #128	@ 0x80
 80033b6:	d034      	beq.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b40      	cmp	r3, #64	@ 0x40
 80033bc:	d031      	beq.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d110      	bne.n	80033ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2208      	movs	r2, #8
 80033d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 f838 	bl	800344a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2208      	movs	r2, #8
 80033de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e029      	b.n	8003442 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033fc:	d111      	bne.n	8003422 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003406:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f81e 	bl	800344a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2220      	movs	r2, #32
 8003412:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e00f      	b.n	8003442 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	69da      	ldr	r2, [r3, #28]
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	4013      	ands	r3, r2
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	429a      	cmp	r2, r3
 8003430:	bf0c      	ite	eq
 8003432:	2301      	moveq	r3, #1
 8003434:	2300      	movne	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	461a      	mov	r2, r3
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	429a      	cmp	r2, r3
 800343e:	d0a0      	beq.n	8003382 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800344a:	b480      	push	{r7}
 800344c:	b095      	sub	sp, #84	@ 0x54
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800345a:	e853 3f00 	ldrex	r3, [r3]
 800345e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003462:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003466:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	461a      	mov	r2, r3
 800346e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003470:	643b      	str	r3, [r7, #64]	@ 0x40
 8003472:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003474:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003476:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003478:	e841 2300 	strex	r3, r2, [r1]
 800347c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800347e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1e6      	bne.n	8003452 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	3308      	adds	r3, #8
 800348a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	e853 3f00 	ldrex	r3, [r3]
 8003492:	61fb      	str	r3, [r7, #28]
   return(result);
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	f023 0301 	bic.w	r3, r3, #1
 800349a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	3308      	adds	r3, #8
 80034a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034ac:	e841 2300 	strex	r3, r2, [r1]
 80034b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1e5      	bne.n	8003484 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d118      	bne.n	80034f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	e853 3f00 	ldrex	r3, [r3]
 80034cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f023 0310 	bic.w	r3, r3, #16
 80034d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034de:	61bb      	str	r3, [r7, #24]
 80034e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e2:	6979      	ldr	r1, [r7, #20]
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	e841 2300 	strex	r3, r2, [r1]
 80034ea:	613b      	str	r3, [r7, #16]
   return(result);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e6      	bne.n	80034c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003506:	bf00      	nop
 8003508:	3754      	adds	r7, #84	@ 0x54
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003512:	b480      	push	{r7}
 8003514:	b085      	sub	sp, #20
 8003516:	af00      	add	r7, sp, #0
 8003518:	4603      	mov	r3, r0
 800351a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800351c:	2300      	movs	r3, #0
 800351e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003520:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003524:	2b84      	cmp	r3, #132	@ 0x84
 8003526:	d005      	beq.n	8003534 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003528:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4413      	add	r3, r2
 8003530:	3303      	adds	r3, #3
 8003532:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003534:	68fb      	ldr	r3, [r7, #12]
}
 8003536:	4618      	mov	r0, r3
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003546:	f000 ffc5 	bl	80044d4 <vTaskStartScheduler>
  
  return osOK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	bd80      	pop	{r7, pc}

08003550 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003552:	b089      	sub	sp, #36	@ 0x24
 8003554:	af04      	add	r7, sp, #16
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d020      	beq.n	80035a4 <osThreadCreate+0x54>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d01c      	beq.n	80035a4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685c      	ldr	r4, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691e      	ldr	r6, [r3, #16]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ffc8 	bl	8003512 <makeFreeRtosPriority>
 8003582:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800358c:	9202      	str	r2, [sp, #8]
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	9100      	str	r1, [sp, #0]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	4632      	mov	r2, r6
 8003596:	4629      	mov	r1, r5
 8003598:	4620      	mov	r0, r4
 800359a:	f000 fdcd 	bl	8004138 <xTaskCreateStatic>
 800359e:	4603      	mov	r3, r0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	e01c      	b.n	80035de <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685c      	ldr	r4, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035b0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff ffaa 	bl	8003512 <makeFreeRtosPriority>
 80035be:	4602      	mov	r2, r0
 80035c0:	f107 030c 	add.w	r3, r7, #12
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	9200      	str	r2, [sp, #0]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	4632      	mov	r2, r6
 80035cc:	4629      	mov	r1, r5
 80035ce:	4620      	mov	r0, r4
 80035d0:	f000 fe12 	bl	80041f8 <xTaskCreate>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d001      	beq.n	80035de <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80035da:	2300      	movs	r3, #0
 80035dc:	e000      	b.n	80035e0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80035de:	68fb      	ldr	r3, [r7, #12]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035e8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <osDelay+0x16>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	e000      	b.n	8003600 <osDelay+0x18>
 80035fe:	2301      	movs	r3, #1
 8003600:	4618      	mov	r0, r3
 8003602:	f000 ff31 	bl	8004468 <vTaskDelay>
  
  return osOK;
 8003606:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f103 0208 	add.w	r2, r3, #8
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f04f 32ff 	mov.w	r2, #4294967295
 8003628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f103 0208 	add.w	r2, r3, #8
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f103 0208 	add.w	r2, r3, #8
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800366a:	b480      	push	{r7}
 800366c:	b085      	sub	sp, #20
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	601a      	str	r2, [r3, #0]
}
 80036a6:	bf00      	nop
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr

080036b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036b2:	b480      	push	{r7}
 80036b4:	b085      	sub	sp, #20
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
 80036ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c8:	d103      	bne.n	80036d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	e00c      	b.n	80036ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3308      	adds	r3, #8
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e002      	b.n	80036e0 <vListInsert+0x2e>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d2f6      	bcs.n	80036da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	601a      	str	r2, [r3, #0]
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6892      	ldr	r2, [r2, #8]
 800373a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6852      	ldr	r2, [r2, #4]
 8003744:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	429a      	cmp	r2, r3
 800374e:	d103      	bne.n	8003758 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	1e5a      	subs	r2, r3, #1
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10b      	bne.n	80037a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800378c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003790:	f383 8811 	msr	BASEPRI, r3
 8003794:	f3bf 8f6f 	isb	sy
 8003798:	f3bf 8f4f 	dsb	sy
 800379c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	e7fd      	b.n	80037a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80037a4:	f001 fdf8 	bl	8005398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b0:	68f9      	ldr	r1, [r7, #12]
 80037b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037b4:	fb01 f303 	mul.w	r3, r1, r3
 80037b8:	441a      	add	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d4:	3b01      	subs	r3, #1
 80037d6:	68f9      	ldr	r1, [r7, #12]
 80037d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037da:	fb01 f303 	mul.w	r3, r1, r3
 80037de:	441a      	add	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	22ff      	movs	r2, #255	@ 0xff
 80037e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	22ff      	movs	r2, #255	@ 0xff
 80037f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d114      	bne.n	8003824 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d01a      	beq.n	8003838 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	3310      	adds	r3, #16
 8003806:	4618      	mov	r0, r3
 8003808:	f001 f8ae 	bl	8004968 <xTaskRemoveFromEventList>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d012      	beq.n	8003838 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003812:	4b0d      	ldr	r3, [pc, #52]	@ (8003848 <xQueueGenericReset+0xd0>)
 8003814:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	f3bf 8f4f 	dsb	sy
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	e009      	b.n	8003838 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3310      	adds	r3, #16
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fef1 	bl	8003610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3324      	adds	r3, #36	@ 0x24
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff feec 	bl	8003610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003838:	f001 fde0 	bl	80053fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800383c:	2301      	movs	r3, #1
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	e000ed04 	.word	0xe000ed04

0800384c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800384c:	b580      	push	{r7, lr}
 800384e:	b08a      	sub	sp, #40	@ 0x28
 8003850:	af02      	add	r7, sp, #8
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	4613      	mov	r3, r2
 8003858:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	613b      	str	r3, [r7, #16]
}
 8003872:	bf00      	nop
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	fb02 f303 	mul.w	r3, r2, r3
 8003880:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3348      	adds	r3, #72	@ 0x48
 8003886:	4618      	mov	r0, r3
 8003888:	f001 fe66 	bl	8005558 <pvPortMalloc>
 800388c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d011      	beq.n	80038b8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	3348      	adds	r3, #72	@ 0x48
 800389c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038a6:	79fa      	ldrb	r2, [r7, #7]
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f805 	bl	80038c2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038b8:	69bb      	ldr	r3, [r7, #24]
	}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3720      	adds	r7, #32
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d103      	bne.n	80038de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e002      	b.n	80038e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038f0:	2101      	movs	r1, #1
 80038f2:	69b8      	ldr	r0, [r7, #24]
 80038f4:	f7ff ff40 	bl	8003778 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80038f8:	bf00      	nop
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08e      	sub	sp, #56	@ 0x38
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800390e:	2300      	movs	r3, #0
 8003910:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <xQueueGenericSend+0x34>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003920:	f383 8811 	msr	BASEPRI, r3
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	e7fd      	b.n	8003930 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d103      	bne.n	8003942 <xQueueGenericSend+0x42>
 800393a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <xQueueGenericSend+0x46>
 8003942:	2301      	movs	r3, #1
 8003944:	e000      	b.n	8003948 <xQueueGenericSend+0x48>
 8003946:	2300      	movs	r3, #0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <xQueueGenericSend+0x64>
	__asm volatile
 800394c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800395e:	bf00      	nop
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d103      	bne.n	8003972 <xQueueGenericSend+0x72>
 800396a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <xQueueGenericSend+0x76>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <xQueueGenericSend+0x78>
 8003976:	2300      	movs	r3, #0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10b      	bne.n	8003994 <xQueueGenericSend+0x94>
	__asm volatile
 800397c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003980:	f383 8811 	msr	BASEPRI, r3
 8003984:	f3bf 8f6f 	isb	sy
 8003988:	f3bf 8f4f 	dsb	sy
 800398c:	623b      	str	r3, [r7, #32]
}
 800398e:	bf00      	nop
 8003990:	bf00      	nop
 8003992:	e7fd      	b.n	8003990 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003994:	f001 f9a8 	bl	8004ce8 <xTaskGetSchedulerState>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d102      	bne.n	80039a4 <xQueueGenericSend+0xa4>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <xQueueGenericSend+0xa8>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <xQueueGenericSend+0xaa>
 80039a8:	2300      	movs	r3, #0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10b      	bne.n	80039c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80039ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b2:	f383 8811 	msr	BASEPRI, r3
 80039b6:	f3bf 8f6f 	isb	sy
 80039ba:	f3bf 8f4f 	dsb	sy
 80039be:	61fb      	str	r3, [r7, #28]
}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	e7fd      	b.n	80039c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039c6:	f001 fce7 	bl	8005398 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d302      	bcc.n	80039dc <xQueueGenericSend+0xdc>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d129      	bne.n	8003a30 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039e2:	f000 fa99 	bl	8003f18 <prvCopyDataToQueue>
 80039e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d010      	beq.n	8003a12 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f2:	3324      	adds	r3, #36	@ 0x24
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 ffb7 	bl	8004968 <xTaskRemoveFromEventList>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d013      	beq.n	8003a28 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003a00:	4b3f      	ldr	r3, [pc, #252]	@ (8003b00 <xQueueGenericSend+0x200>)
 8003a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	f3bf 8f6f 	isb	sy
 8003a10:	e00a      	b.n	8003a28 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003a18:	4b39      	ldr	r3, [pc, #228]	@ (8003b00 <xQueueGenericSend+0x200>)
 8003a1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	f3bf 8f4f 	dsb	sy
 8003a24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a28:	f001 fce8 	bl	80053fc <vPortExitCritical>
				return pdPASS;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e063      	b.n	8003af8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d103      	bne.n	8003a3e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a36:	f001 fce1 	bl	80053fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	e05c      	b.n	8003af8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d106      	bne.n	8003a52 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a44:	f107 0314 	add.w	r3, r7, #20
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f000 fff1 	bl	8004a30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a52:	f001 fcd3 	bl	80053fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a56:	f000 fd9f 	bl	8004598 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a5a:	f001 fc9d 	bl	8005398 <vPortEnterCritical>
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a64:	b25b      	sxtb	r3, r3
 8003a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6a:	d103      	bne.n	8003a74 <xQueueGenericSend+0x174>
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a7a:	b25b      	sxtb	r3, r3
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d103      	bne.n	8003a8a <xQueueGenericSend+0x18a>
 8003a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a8a:	f001 fcb7 	bl	80053fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a8e:	1d3a      	adds	r2, r7, #4
 8003a90:	f107 0314 	add.w	r3, r7, #20
 8003a94:	4611      	mov	r1, r2
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 ffe0 	bl	8004a5c <xTaskCheckForTimeOut>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d124      	bne.n	8003aec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003aa2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aa4:	f000 fb30 	bl	8004108 <prvIsQueueFull>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d018      	beq.n	8003ae0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab0:	3310      	adds	r3, #16
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	4611      	mov	r1, r2
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 ff30 	bl	800491c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003abc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003abe:	f000 fabb 	bl	8004038 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003ac2:	f000 fd77 	bl	80045b4 <xTaskResumeAll>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f47f af7c 	bne.w	80039c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003ace:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <xQueueGenericSend+0x200>)
 8003ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	f3bf 8f6f 	isb	sy
 8003ade:	e772      	b.n	80039c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ae0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ae2:	f000 faa9 	bl	8004038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ae6:	f000 fd65 	bl	80045b4 <xTaskResumeAll>
 8003aea:	e76c      	b.n	80039c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003aec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aee:	f000 faa3 	bl	8004038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003af2:	f000 fd5f 	bl	80045b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003af6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3738      	adds	r7, #56	@ 0x38
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	e000ed04 	.word	0xe000ed04

08003b04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08c      	sub	sp, #48	@ 0x30
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003b10:	2300      	movs	r3, #0
 8003b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10b      	bne.n	8003b36 <xQueueReceive+0x32>
	__asm volatile
 8003b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b22:	f383 8811 	msr	BASEPRI, r3
 8003b26:	f3bf 8f6f 	isb	sy
 8003b2a:	f3bf 8f4f 	dsb	sy
 8003b2e:	623b      	str	r3, [r7, #32]
}
 8003b30:	bf00      	nop
 8003b32:	bf00      	nop
 8003b34:	e7fd      	b.n	8003b32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d103      	bne.n	8003b44 <xQueueReceive+0x40>
 8003b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <xQueueReceive+0x44>
 8003b44:	2301      	movs	r3, #1
 8003b46:	e000      	b.n	8003b4a <xQueueReceive+0x46>
 8003b48:	2300      	movs	r3, #0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10b      	bne.n	8003b66 <xQueueReceive+0x62>
	__asm volatile
 8003b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b52:	f383 8811 	msr	BASEPRI, r3
 8003b56:	f3bf 8f6f 	isb	sy
 8003b5a:	f3bf 8f4f 	dsb	sy
 8003b5e:	61fb      	str	r3, [r7, #28]
}
 8003b60:	bf00      	nop
 8003b62:	bf00      	nop
 8003b64:	e7fd      	b.n	8003b62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b66:	f001 f8bf 	bl	8004ce8 <xTaskGetSchedulerState>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d102      	bne.n	8003b76 <xQueueReceive+0x72>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <xQueueReceive+0x76>
 8003b76:	2301      	movs	r3, #1
 8003b78:	e000      	b.n	8003b7c <xQueueReceive+0x78>
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10b      	bne.n	8003b98 <xQueueReceive+0x94>
	__asm volatile
 8003b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b84:	f383 8811 	msr	BASEPRI, r3
 8003b88:	f3bf 8f6f 	isb	sy
 8003b8c:	f3bf 8f4f 	dsb	sy
 8003b90:	61bb      	str	r3, [r7, #24]
}
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
 8003b96:	e7fd      	b.n	8003b94 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b98:	f001 fbfe 	bl	8005398 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d01f      	beq.n	8003be8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bac:	f000 fa1e 	bl	8003fec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb2:	1e5a      	subs	r2, r3, #1
 8003bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00f      	beq.n	8003be0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc2:	3310      	adds	r3, #16
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fecf 	bl	8004968 <xTaskRemoveFromEventList>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003bd0:	4b3c      	ldr	r3, [pc, #240]	@ (8003cc4 <xQueueReceive+0x1c0>)
 8003bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003be0:	f001 fc0c 	bl	80053fc <vPortExitCritical>
				return pdPASS;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e069      	b.n	8003cbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003bee:	f001 fc05 	bl	80053fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e062      	b.n	8003cbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d106      	bne.n	8003c0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003bfc:	f107 0310 	add.w	r3, r7, #16
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 ff15 	bl	8004a30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c06:	2301      	movs	r3, #1
 8003c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c0a:	f001 fbf7 	bl	80053fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c0e:	f000 fcc3 	bl	8004598 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c12:	f001 fbc1 	bl	8005398 <vPortEnterCritical>
 8003c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c1c:	b25b      	sxtb	r3, r3
 8003c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c22:	d103      	bne.n	8003c2c <xQueueReceive+0x128>
 8003c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c32:	b25b      	sxtb	r3, r3
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c38:	d103      	bne.n	8003c42 <xQueueReceive+0x13e>
 8003c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c42:	f001 fbdb 	bl	80053fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c46:	1d3a      	adds	r2, r7, #4
 8003c48:	f107 0310 	add.w	r3, r7, #16
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f000 ff04 	bl	8004a5c <xTaskCheckForTimeOut>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d123      	bne.n	8003ca2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c5c:	f000 fa3e 	bl	80040dc <prvIsQueueEmpty>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d017      	beq.n	8003c96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c68:	3324      	adds	r3, #36	@ 0x24
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fe54 	bl	800491c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c76:	f000 f9df 	bl	8004038 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003c7a:	f000 fc9b 	bl	80045b4 <xTaskResumeAll>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d189      	bne.n	8003b98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003c84:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc4 <xQueueReceive+0x1c0>)
 8003c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	f3bf 8f6f 	isb	sy
 8003c94:	e780      	b.n	8003b98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c98:	f000 f9ce 	bl	8004038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c9c:	f000 fc8a 	bl	80045b4 <xTaskResumeAll>
 8003ca0:	e77a      	b.n	8003b98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ca4:	f000 f9c8 	bl	8004038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ca8:	f000 fc84 	bl	80045b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cae:	f000 fa15 	bl	80040dc <prvIsQueueEmpty>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f43f af6f 	beq.w	8003b98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003cba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3730      	adds	r7, #48	@ 0x30
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	e000ed04 	.word	0xe000ed04

08003cc8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08e      	sub	sp, #56	@ 0x38
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10b      	bne.n	8003cfc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	623b      	str	r3, [r7, #32]
}
 8003cf6:	bf00      	nop
 8003cf8:	bf00      	nop
 8003cfa:	e7fd      	b.n	8003cf8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00b      	beq.n	8003d1c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d08:	f383 8811 	msr	BASEPRI, r3
 8003d0c:	f3bf 8f6f 	isb	sy
 8003d10:	f3bf 8f4f 	dsb	sy
 8003d14:	61fb      	str	r3, [r7, #28]
}
 8003d16:	bf00      	nop
 8003d18:	bf00      	nop
 8003d1a:	e7fd      	b.n	8003d18 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d1c:	f000 ffe4 	bl	8004ce8 <xTaskGetSchedulerState>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d102      	bne.n	8003d2c <xQueueSemaphoreTake+0x64>
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <xQueueSemaphoreTake+0x68>
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e000      	b.n	8003d32 <xQueueSemaphoreTake+0x6a>
 8003d30:	2300      	movs	r3, #0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	61bb      	str	r3, [r7, #24]
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	e7fd      	b.n	8003d4a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d4e:	f001 fb23 	bl	8005398 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d56:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d024      	beq.n	8003da8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d60:	1e5a      	subs	r2, r3, #1
 8003d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d64:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d104      	bne.n	8003d78 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003d6e:	f001 f967 	bl	8005040 <pvTaskIncrementMutexHeldCount>
 8003d72:	4602      	mov	r2, r0
 8003d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d76:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00f      	beq.n	8003da0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d82:	3310      	adds	r3, #16
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fdef 	bl	8004968 <xTaskRemoveFromEventList>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d007      	beq.n	8003da0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003d90:	4b54      	ldr	r3, [pc, #336]	@ (8003ee4 <xQueueSemaphoreTake+0x21c>)
 8003d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003da0:	f001 fb2c 	bl	80053fc <vPortExitCritical>
				return pdPASS;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e098      	b.n	8003eda <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d112      	bne.n	8003dd4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00b      	beq.n	8003dcc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	617b      	str	r3, [r7, #20]
}
 8003dc6:	bf00      	nop
 8003dc8:	bf00      	nop
 8003dca:	e7fd      	b.n	8003dc8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003dcc:	f001 fb16 	bl	80053fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e082      	b.n	8003eda <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d106      	bne.n	8003de8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003dda:	f107 030c 	add.w	r3, r7, #12
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fe26 	bl	8004a30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003de4:	2301      	movs	r3, #1
 8003de6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003de8:	f001 fb08 	bl	80053fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003dec:	f000 fbd4 	bl	8004598 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003df0:	f001 fad2 	bl	8005398 <vPortEnterCritical>
 8003df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003dfa:	b25b      	sxtb	r3, r3
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d103      	bne.n	8003e0a <xQueueSemaphoreTake+0x142>
 8003e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e10:	b25b      	sxtb	r3, r3
 8003e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e16:	d103      	bne.n	8003e20 <xQueueSemaphoreTake+0x158>
 8003e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e20:	f001 faec 	bl	80053fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e24:	463a      	mov	r2, r7
 8003e26:	f107 030c 	add.w	r3, r7, #12
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fe15 	bl	8004a5c <xTaskCheckForTimeOut>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d132      	bne.n	8003e9e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e3a:	f000 f94f 	bl	80040dc <prvIsQueueEmpty>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d026      	beq.n	8003e92 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d109      	bne.n	8003e60 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003e4c:	f001 faa4 	bl	8005398 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 ff65 	bl	8004d24 <xTaskPriorityInherit>
 8003e5a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003e5c:	f001 face 	bl	80053fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e62:	3324      	adds	r3, #36	@ 0x24
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	4611      	mov	r1, r2
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 fd57 	bl	800491c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e70:	f000 f8e2 	bl	8004038 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e74:	f000 fb9e 	bl	80045b4 <xTaskResumeAll>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f47f af67 	bne.w	8003d4e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003e80:	4b18      	ldr	r3, [pc, #96]	@ (8003ee4 <xQueueSemaphoreTake+0x21c>)
 8003e82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	f3bf 8f4f 	dsb	sy
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	e75d      	b.n	8003d4e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003e92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003e94:	f000 f8d0 	bl	8004038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e98:	f000 fb8c 	bl	80045b4 <xTaskResumeAll>
 8003e9c:	e757      	b.n	8003d4e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003e9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ea0:	f000 f8ca 	bl	8004038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ea4:	f000 fb86 	bl	80045b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ea8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003eaa:	f000 f917 	bl	80040dc <prvIsQueueEmpty>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f43f af4c 	beq.w	8003d4e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00d      	beq.n	8003ed8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003ebc:	f001 fa6c 	bl	8005398 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003ec0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ec2:	f000 f811 	bl	8003ee8 <prvGetDisinheritPriorityAfterTimeout>
 8003ec6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f001 f826 	bl	8004f20 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003ed4:	f001 fa92 	bl	80053fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003ed8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3738      	adds	r7, #56	@ 0x38
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	e000ed04 	.word	0xe000ed04

08003ee8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d006      	beq.n	8003f06 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f1c3 0307 	rsb	r3, r3, #7
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	e001      	b.n	8003f0a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003f06:	2300      	movs	r3, #0
 8003f08:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
	}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003f24:	2300      	movs	r3, #0
 8003f26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10d      	bne.n	8003f52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d14d      	bne.n	8003fda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 ff64 	bl	8004e10 <xTaskPriorityDisinherit>
 8003f48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	609a      	str	r2, [r3, #8]
 8003f50:	e043      	b.n	8003fda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d119      	bne.n	8003f8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6858      	ldr	r0, [r3, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	461a      	mov	r2, r3
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	f001 fec7 	bl	8005cf6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	441a      	add	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d32b      	bcc.n	8003fda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	e026      	b.n	8003fda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	68d8      	ldr	r0, [r3, #12]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	461a      	mov	r2, r3
 8003f96:	68b9      	ldr	r1, [r7, #8]
 8003f98:	f001 fead 	bl	8005cf6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	68da      	ldr	r2, [r3, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa4:	425b      	negs	r3, r3
 8003fa6:	441a      	add	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d207      	bcs.n	8003fc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	425b      	negs	r3, r3
 8003fc2:	441a      	add	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d105      	bne.n	8003fda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003fe2:	697b      	ldr	r3, [r7, #20]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d018      	beq.n	8004030 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004006:	441a      	add	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	429a      	cmp	r2, r3
 8004016:	d303      	bcc.n	8004020 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68d9      	ldr	r1, [r3, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004028:	461a      	mov	r2, r3
 800402a:	6838      	ldr	r0, [r7, #0]
 800402c:	f001 fe63 	bl	8005cf6 <memcpy>
	}
}
 8004030:	bf00      	nop
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004040:	f001 f9aa 	bl	8005398 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800404a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800404c:	e011      	b.n	8004072 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	2b00      	cmp	r3, #0
 8004054:	d012      	beq.n	800407c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	3324      	adds	r3, #36	@ 0x24
 800405a:	4618      	mov	r0, r3
 800405c:	f000 fc84 	bl	8004968 <xTaskRemoveFromEventList>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004066:	f000 fd5d 	bl	8004b24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800406a:	7bfb      	ldrb	r3, [r7, #15]
 800406c:	3b01      	subs	r3, #1
 800406e:	b2db      	uxtb	r3, r3
 8004070:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	dce9      	bgt.n	800404e <prvUnlockQueue+0x16>
 800407a:	e000      	b.n	800407e <prvUnlockQueue+0x46>
					break;
 800407c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	22ff      	movs	r2, #255	@ 0xff
 8004082:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004086:	f001 f9b9 	bl	80053fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800408a:	f001 f985 	bl	8005398 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004094:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004096:	e011      	b.n	80040bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d012      	beq.n	80040c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	3310      	adds	r3, #16
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fc5f 	bl	8004968 <xTaskRemoveFromEventList>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80040b0:	f000 fd38 	bl	8004b24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80040b4:	7bbb      	ldrb	r3, [r7, #14]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80040bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	dce9      	bgt.n	8004098 <prvUnlockQueue+0x60>
 80040c4:	e000      	b.n	80040c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80040c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	22ff      	movs	r2, #255	@ 0xff
 80040cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80040d0:	f001 f994 	bl	80053fc <vPortExitCritical>
}
 80040d4:	bf00      	nop
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80040e4:	f001 f958 	bl	8005398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d102      	bne.n	80040f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80040f0:	2301      	movs	r3, #1
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	e001      	b.n	80040fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040fa:	f001 f97f 	bl	80053fc <vPortExitCritical>

	return xReturn;
 80040fe:	68fb      	ldr	r3, [r7, #12]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004110:	f001 f942 	bl	8005398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411c:	429a      	cmp	r2, r3
 800411e:	d102      	bne.n	8004126 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004120:	2301      	movs	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
 8004124:	e001      	b.n	800412a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004126:	2300      	movs	r3, #0
 8004128:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800412a:	f001 f967 	bl	80053fc <vPortExitCritical>

	return xReturn;
 800412e:	68fb      	ldr	r3, [r7, #12]
}
 8004130:	4618      	mov	r0, r3
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004138:	b580      	push	{r7, lr}
 800413a:	b08e      	sub	sp, #56	@ 0x38
 800413c:	af04      	add	r7, sp, #16
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10b      	bne.n	8004164 <xTaskCreateStatic+0x2c>
	__asm volatile
 800414c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004150:	f383 8811 	msr	BASEPRI, r3
 8004154:	f3bf 8f6f 	isb	sy
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	623b      	str	r3, [r7, #32]
}
 800415e:	bf00      	nop
 8004160:	bf00      	nop
 8004162:	e7fd      	b.n	8004160 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10b      	bne.n	8004182 <xTaskCreateStatic+0x4a>
	__asm volatile
 800416a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416e:	f383 8811 	msr	BASEPRI, r3
 8004172:	f3bf 8f6f 	isb	sy
 8004176:	f3bf 8f4f 	dsb	sy
 800417a:	61fb      	str	r3, [r7, #28]
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	e7fd      	b.n	800417e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004182:	2354      	movs	r3, #84	@ 0x54
 8004184:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	2b54      	cmp	r3, #84	@ 0x54
 800418a:	d00b      	beq.n	80041a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800418c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004190:	f383 8811 	msr	BASEPRI, r3
 8004194:	f3bf 8f6f 	isb	sy
 8004198:	f3bf 8f4f 	dsb	sy
 800419c:	61bb      	str	r3, [r7, #24]
}
 800419e:	bf00      	nop
 80041a0:	bf00      	nop
 80041a2:	e7fd      	b.n	80041a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80041a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80041a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01e      	beq.n	80041ea <xTaskCreateStatic+0xb2>
 80041ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d01b      	beq.n	80041ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80041b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80041b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80041c4:	2300      	movs	r3, #0
 80041c6:	9303      	str	r3, [sp, #12]
 80041c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ca:	9302      	str	r3, [sp, #8]
 80041cc:	f107 0314 	add.w	r3, r7, #20
 80041d0:	9301      	str	r3, [sp, #4]
 80041d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	68b9      	ldr	r1, [r7, #8]
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f850 	bl	8004282 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041e4:	f000 f8d6 	bl	8004394 <prvAddNewTaskToReadyList>
 80041e8:	e001      	b.n	80041ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80041ee:	697b      	ldr	r3, [r7, #20]
	}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3728      	adds	r7, #40	@ 0x28
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08c      	sub	sp, #48	@ 0x30
 80041fc:	af04      	add	r7, sp, #16
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	4613      	mov	r3, r2
 8004206:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4618      	mov	r0, r3
 800420e:	f001 f9a3 	bl	8005558 <pvPortMalloc>
 8004212:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00e      	beq.n	8004238 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800421a:	2054      	movs	r0, #84	@ 0x54
 800421c:	f001 f99c 	bl	8005558 <pvPortMalloc>
 8004220:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	631a      	str	r2, [r3, #48]	@ 0x30
 800422e:	e005      	b.n	800423c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004230:	6978      	ldr	r0, [r7, #20]
 8004232:	f001 fa5f 	bl	80056f4 <vPortFree>
 8004236:	e001      	b.n	800423c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004238:	2300      	movs	r3, #0
 800423a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d017      	beq.n	8004272 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800424a:	88fa      	ldrh	r2, [r7, #6]
 800424c:	2300      	movs	r3, #0
 800424e:	9303      	str	r3, [sp, #12]
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	9302      	str	r3, [sp, #8]
 8004254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004256:	9301      	str	r3, [sp, #4]
 8004258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	68b9      	ldr	r1, [r7, #8]
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f000 f80e 	bl	8004282 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004266:	69f8      	ldr	r0, [r7, #28]
 8004268:	f000 f894 	bl	8004394 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800426c:	2301      	movs	r3, #1
 800426e:	61bb      	str	r3, [r7, #24]
 8004270:	e002      	b.n	8004278 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004272:	f04f 33ff 	mov.w	r3, #4294967295
 8004276:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004278:	69bb      	ldr	r3, [r7, #24]
	}
 800427a:	4618      	mov	r0, r3
 800427c:	3720      	adds	r7, #32
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b088      	sub	sp, #32
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
 800428e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004292:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800429a:	3b01      	subs	r3, #1
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	f023 0307 	bic.w	r3, r3, #7
 80042a8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00b      	beq.n	80042cc <prvInitialiseNewTask+0x4a>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	617b      	str	r3, [r7, #20]
}
 80042c6:	bf00      	nop
 80042c8:	bf00      	nop
 80042ca:	e7fd      	b.n	80042c8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01f      	beq.n	8004312 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042d2:	2300      	movs	r3, #0
 80042d4:	61fb      	str	r3, [r7, #28]
 80042d6:	e012      	b.n	80042fe <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	4413      	add	r3, r2
 80042de:	7819      	ldrb	r1, [r3, #0]
 80042e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	3334      	adds	r3, #52	@ 0x34
 80042e8:	460a      	mov	r2, r1
 80042ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	4413      	add	r3, r2
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d006      	beq.n	8004306 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	3301      	adds	r3, #1
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	2b0f      	cmp	r3, #15
 8004302:	d9e9      	bls.n	80042d8 <prvInitialiseNewTask+0x56>
 8004304:	e000      	b.n	8004308 <prvInitialiseNewTask+0x86>
			{
				break;
 8004306:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004310:	e003      	b.n	800431a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	2b06      	cmp	r3, #6
 800431e:	d901      	bls.n	8004324 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004320:	2306      	movs	r3, #6
 8004322:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004328:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800432e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004332:	2200      	movs	r2, #0
 8004334:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004338:	3304      	adds	r3, #4
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff f988 	bl	8003650 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004342:	3318      	adds	r3, #24
 8004344:	4618      	mov	r0, r3
 8004346:	f7ff f983 	bl	8003650 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800434a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800434e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004352:	f1c3 0207 	rsb	r2, r3, #7
 8004356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004358:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800435a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800435e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	2200      	movs	r2, #0
 8004364:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	68f9      	ldr	r1, [r7, #12]
 8004372:	69b8      	ldr	r0, [r7, #24]
 8004374:	f000 fede 	bl	8005134 <pxPortInitialiseStack>
 8004378:	4602      	mov	r2, r0
 800437a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800437e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004388:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800438a:	bf00      	nop
 800438c:	3720      	adds	r7, #32
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800439c:	f000 fffc 	bl	8005398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80043a0:	4b2a      	ldr	r3, [pc, #168]	@ (800444c <prvAddNewTaskToReadyList+0xb8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3301      	adds	r3, #1
 80043a6:	4a29      	ldr	r2, [pc, #164]	@ (800444c <prvAddNewTaskToReadyList+0xb8>)
 80043a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80043aa:	4b29      	ldr	r3, [pc, #164]	@ (8004450 <prvAddNewTaskToReadyList+0xbc>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d109      	bne.n	80043c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80043b2:	4a27      	ldr	r2, [pc, #156]	@ (8004450 <prvAddNewTaskToReadyList+0xbc>)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80043b8:	4b24      	ldr	r3, [pc, #144]	@ (800444c <prvAddNewTaskToReadyList+0xb8>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d110      	bne.n	80043e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80043c0:	f000 fbd4 	bl	8004b6c <prvInitialiseTaskLists>
 80043c4:	e00d      	b.n	80043e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80043c6:	4b23      	ldr	r3, [pc, #140]	@ (8004454 <prvAddNewTaskToReadyList+0xc0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d109      	bne.n	80043e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043ce:	4b20      	ldr	r3, [pc, #128]	@ (8004450 <prvAddNewTaskToReadyList+0xbc>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d8:	429a      	cmp	r2, r3
 80043da:	d802      	bhi.n	80043e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80043dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004450 <prvAddNewTaskToReadyList+0xbc>)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80043e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <prvAddNewTaskToReadyList+0xc4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	3301      	adds	r3, #1
 80043e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004458 <prvAddNewTaskToReadyList+0xc4>)
 80043ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	2201      	movs	r2, #1
 80043f2:	409a      	lsls	r2, r3
 80043f4:	4b19      	ldr	r3, [pc, #100]	@ (800445c <prvAddNewTaskToReadyList+0xc8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	4a18      	ldr	r2, [pc, #96]	@ (800445c <prvAddNewTaskToReadyList+0xc8>)
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004402:	4613      	mov	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4a15      	ldr	r2, [pc, #84]	@ (8004460 <prvAddNewTaskToReadyList+0xcc>)
 800440c:	441a      	add	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3304      	adds	r3, #4
 8004412:	4619      	mov	r1, r3
 8004414:	4610      	mov	r0, r2
 8004416:	f7ff f928 	bl	800366a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800441a:	f000 ffef 	bl	80053fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800441e:	4b0d      	ldr	r3, [pc, #52]	@ (8004454 <prvAddNewTaskToReadyList+0xc0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00e      	beq.n	8004444 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <prvAddNewTaskToReadyList+0xbc>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	429a      	cmp	r2, r3
 8004432:	d207      	bcs.n	8004444 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004434:	4b0b      	ldr	r3, [pc, #44]	@ (8004464 <prvAddNewTaskToReadyList+0xd0>)
 8004436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000478 	.word	0x20000478
 8004450:	20000378 	.word	0x20000378
 8004454:	20000484 	.word	0x20000484
 8004458:	20000494 	.word	0x20000494
 800445c:	20000480 	.word	0x20000480
 8004460:	2000037c 	.word	0x2000037c
 8004464:	e000ed04 	.word	0xe000ed04

08004468 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004470:	2300      	movs	r3, #0
 8004472:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d018      	beq.n	80044ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <vTaskDelay+0x64>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <vTaskDelay+0x32>
	__asm volatile
 8004482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	60bb      	str	r3, [r7, #8]
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	e7fd      	b.n	8004496 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800449a:	f000 f87d 	bl	8004598 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800449e:	2100      	movs	r1, #0
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 fde1 	bl	8005068 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80044a6:	f000 f885 	bl	80045b4 <xTaskResumeAll>
 80044aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d107      	bne.n	80044c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80044b2:	4b07      	ldr	r3, [pc, #28]	@ (80044d0 <vTaskDelay+0x68>)
 80044b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	200004a0 	.word	0x200004a0
 80044d0:	e000ed04 	.word	0xe000ed04

080044d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08a      	sub	sp, #40	@ 0x28
 80044d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80044da:	2300      	movs	r3, #0
 80044dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80044e2:	463a      	mov	r2, r7
 80044e4:	1d39      	adds	r1, r7, #4
 80044e6:	f107 0308 	add.w	r3, r7, #8
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fc f85e 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80044f0:	6839      	ldr	r1, [r7, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	9202      	str	r2, [sp, #8]
 80044f8:	9301      	str	r3, [sp, #4]
 80044fa:	2300      	movs	r3, #0
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	2300      	movs	r3, #0
 8004500:	460a      	mov	r2, r1
 8004502:	491f      	ldr	r1, [pc, #124]	@ (8004580 <vTaskStartScheduler+0xac>)
 8004504:	481f      	ldr	r0, [pc, #124]	@ (8004584 <vTaskStartScheduler+0xb0>)
 8004506:	f7ff fe17 	bl	8004138 <xTaskCreateStatic>
 800450a:	4603      	mov	r3, r0
 800450c:	4a1e      	ldr	r2, [pc, #120]	@ (8004588 <vTaskStartScheduler+0xb4>)
 800450e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004510:	4b1d      	ldr	r3, [pc, #116]	@ (8004588 <vTaskStartScheduler+0xb4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d002      	beq.n	800451e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004518:	2301      	movs	r3, #1
 800451a:	617b      	str	r3, [r7, #20]
 800451c:	e001      	b.n	8004522 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800451e:	2300      	movs	r3, #0
 8004520:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d116      	bne.n	8004556 <vTaskStartScheduler+0x82>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	613b      	str	r3, [r7, #16]
}
 800453a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800453c:	4b13      	ldr	r3, [pc, #76]	@ (800458c <vTaskStartScheduler+0xb8>)
 800453e:	f04f 32ff 	mov.w	r2, #4294967295
 8004542:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004544:	4b12      	ldr	r3, [pc, #72]	@ (8004590 <vTaskStartScheduler+0xbc>)
 8004546:	2201      	movs	r2, #1
 8004548:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800454a:	4b12      	ldr	r3, [pc, #72]	@ (8004594 <vTaskStartScheduler+0xc0>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004550:	f000 fe7e 	bl	8005250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004554:	e00f      	b.n	8004576 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455c:	d10b      	bne.n	8004576 <vTaskStartScheduler+0xa2>
	__asm volatile
 800455e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	60fb      	str	r3, [r7, #12]
}
 8004570:	bf00      	nop
 8004572:	bf00      	nop
 8004574:	e7fd      	b.n	8004572 <vTaskStartScheduler+0x9e>
}
 8004576:	bf00      	nop
 8004578:	3718      	adds	r7, #24
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	08006d5c 	.word	0x08006d5c
 8004584:	08004b3d 	.word	0x08004b3d
 8004588:	2000049c 	.word	0x2000049c
 800458c:	20000498 	.word	0x20000498
 8004590:	20000484 	.word	0x20000484
 8004594:	2000047c 	.word	0x2000047c

08004598 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800459c:	4b04      	ldr	r3, [pc, #16]	@ (80045b0 <vTaskSuspendAll+0x18>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	4a03      	ldr	r2, [pc, #12]	@ (80045b0 <vTaskSuspendAll+0x18>)
 80045a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80045a6:	bf00      	nop
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	200004a0 	.word	0x200004a0

080045b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80045be:	2300      	movs	r3, #0
 80045c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80045c2:	4b42      	ldr	r3, [pc, #264]	@ (80046cc <xTaskResumeAll+0x118>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d10b      	bne.n	80045e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	603b      	str	r3, [r7, #0]
}
 80045dc:	bf00      	nop
 80045de:	bf00      	nop
 80045e0:	e7fd      	b.n	80045de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80045e2:	f000 fed9 	bl	8005398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80045e6:	4b39      	ldr	r3, [pc, #228]	@ (80046cc <xTaskResumeAll+0x118>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	4a37      	ldr	r2, [pc, #220]	@ (80046cc <xTaskResumeAll+0x118>)
 80045ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045f0:	4b36      	ldr	r3, [pc, #216]	@ (80046cc <xTaskResumeAll+0x118>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d161      	bne.n	80046bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80045f8:	4b35      	ldr	r3, [pc, #212]	@ (80046d0 <xTaskResumeAll+0x11c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d05d      	beq.n	80046bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004600:	e02e      	b.n	8004660 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004602:	4b34      	ldr	r3, [pc, #208]	@ (80046d4 <xTaskResumeAll+0x120>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	3318      	adds	r3, #24
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff f888 	bl	8003724 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	3304      	adds	r3, #4
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff f883 	bl	8003724 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004622:	2201      	movs	r2, #1
 8004624:	409a      	lsls	r2, r3
 8004626:	4b2c      	ldr	r3, [pc, #176]	@ (80046d8 <xTaskResumeAll+0x124>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4313      	orrs	r3, r2
 800462c:	4a2a      	ldr	r2, [pc, #168]	@ (80046d8 <xTaskResumeAll+0x124>)
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4a27      	ldr	r2, [pc, #156]	@ (80046dc <xTaskResumeAll+0x128>)
 800463e:	441a      	add	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	3304      	adds	r3, #4
 8004644:	4619      	mov	r1, r3
 8004646:	4610      	mov	r0, r2
 8004648:	f7ff f80f 	bl	800366a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004650:	4b23      	ldr	r3, [pc, #140]	@ (80046e0 <xTaskResumeAll+0x12c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	429a      	cmp	r2, r3
 8004658:	d302      	bcc.n	8004660 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800465a:	4b22      	ldr	r3, [pc, #136]	@ (80046e4 <xTaskResumeAll+0x130>)
 800465c:	2201      	movs	r2, #1
 800465e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004660:	4b1c      	ldr	r3, [pc, #112]	@ (80046d4 <xTaskResumeAll+0x120>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1cc      	bne.n	8004602 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800466e:	f000 fb1b 	bl	8004ca8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004672:	4b1d      	ldr	r3, [pc, #116]	@ (80046e8 <xTaskResumeAll+0x134>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d010      	beq.n	80046a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800467e:	f000 f837 	bl	80046f0 <xTaskIncrementTick>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004688:	4b16      	ldr	r3, [pc, #88]	@ (80046e4 <xTaskResumeAll+0x130>)
 800468a:	2201      	movs	r2, #1
 800468c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	3b01      	subs	r3, #1
 8004692:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f1      	bne.n	800467e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800469a:	4b13      	ldr	r3, [pc, #76]	@ (80046e8 <xTaskResumeAll+0x134>)
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80046a0:	4b10      	ldr	r3, [pc, #64]	@ (80046e4 <xTaskResumeAll+0x130>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d009      	beq.n	80046bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80046a8:	2301      	movs	r3, #1
 80046aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80046ac:	4b0f      	ldr	r3, [pc, #60]	@ (80046ec <xTaskResumeAll+0x138>)
 80046ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046bc:	f000 fe9e 	bl	80053fc <vPortExitCritical>

	return xAlreadyYielded;
 80046c0:	68bb      	ldr	r3, [r7, #8]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	200004a0 	.word	0x200004a0
 80046d0:	20000478 	.word	0x20000478
 80046d4:	20000438 	.word	0x20000438
 80046d8:	20000480 	.word	0x20000480
 80046dc:	2000037c 	.word	0x2000037c
 80046e0:	20000378 	.word	0x20000378
 80046e4:	2000048c 	.word	0x2000048c
 80046e8:	20000488 	.word	0x20000488
 80046ec:	e000ed04 	.word	0xe000ed04

080046f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046fa:	4b4f      	ldr	r3, [pc, #316]	@ (8004838 <xTaskIncrementTick+0x148>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f040 808f 	bne.w	8004822 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004704:	4b4d      	ldr	r3, [pc, #308]	@ (800483c <xTaskIncrementTick+0x14c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	3301      	adds	r3, #1
 800470a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800470c:	4a4b      	ldr	r2, [pc, #300]	@ (800483c <xTaskIncrementTick+0x14c>)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d121      	bne.n	800475c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004718:	4b49      	ldr	r3, [pc, #292]	@ (8004840 <xTaskIncrementTick+0x150>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00b      	beq.n	800473a <xTaskIncrementTick+0x4a>
	__asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	603b      	str	r3, [r7, #0]
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <xTaskIncrementTick+0x46>
 800473a:	4b41      	ldr	r3, [pc, #260]	@ (8004840 <xTaskIncrementTick+0x150>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	4b40      	ldr	r3, [pc, #256]	@ (8004844 <xTaskIncrementTick+0x154>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a3e      	ldr	r2, [pc, #248]	@ (8004840 <xTaskIncrementTick+0x150>)
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	4a3e      	ldr	r2, [pc, #248]	@ (8004844 <xTaskIncrementTick+0x154>)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6013      	str	r3, [r2, #0]
 800474e:	4b3e      	ldr	r3, [pc, #248]	@ (8004848 <xTaskIncrementTick+0x158>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3301      	adds	r3, #1
 8004754:	4a3c      	ldr	r2, [pc, #240]	@ (8004848 <xTaskIncrementTick+0x158>)
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	f000 faa6 	bl	8004ca8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800475c:	4b3b      	ldr	r3, [pc, #236]	@ (800484c <xTaskIncrementTick+0x15c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	429a      	cmp	r2, r3
 8004764:	d348      	bcc.n	80047f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004766:	4b36      	ldr	r3, [pc, #216]	@ (8004840 <xTaskIncrementTick+0x150>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d104      	bne.n	800477a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004770:	4b36      	ldr	r3, [pc, #216]	@ (800484c <xTaskIncrementTick+0x15c>)
 8004772:	f04f 32ff 	mov.w	r2, #4294967295
 8004776:	601a      	str	r2, [r3, #0]
					break;
 8004778:	e03e      	b.n	80047f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800477a:	4b31      	ldr	r3, [pc, #196]	@ (8004840 <xTaskIncrementTick+0x150>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	429a      	cmp	r2, r3
 8004790:	d203      	bcs.n	800479a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004792:	4a2e      	ldr	r2, [pc, #184]	@ (800484c <xTaskIncrementTick+0x15c>)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004798:	e02e      	b.n	80047f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	3304      	adds	r3, #4
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe ffc0 	bl	8003724 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d004      	beq.n	80047b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	3318      	adds	r3, #24
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7fe ffb7 	bl	8003724 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ba:	2201      	movs	r2, #1
 80047bc:	409a      	lsls	r2, r3
 80047be:	4b24      	ldr	r3, [pc, #144]	@ (8004850 <xTaskIncrementTick+0x160>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	4a22      	ldr	r2, [pc, #136]	@ (8004850 <xTaskIncrementTick+0x160>)
 80047c6:	6013      	str	r3, [r2, #0]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047cc:	4613      	mov	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4a1f      	ldr	r2, [pc, #124]	@ (8004854 <xTaskIncrementTick+0x164>)
 80047d6:	441a      	add	r2, r3
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	3304      	adds	r3, #4
 80047dc:	4619      	mov	r1, r3
 80047de:	4610      	mov	r0, r2
 80047e0:	f7fe ff43 	bl	800366a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004858 <xTaskIncrementTick+0x168>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d3b9      	bcc.n	8004766 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80047f2:	2301      	movs	r3, #1
 80047f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047f6:	e7b6      	b.n	8004766 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80047f8:	4b17      	ldr	r3, [pc, #92]	@ (8004858 <xTaskIncrementTick+0x168>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047fe:	4915      	ldr	r1, [pc, #84]	@ (8004854 <xTaskIncrementTick+0x164>)
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d901      	bls.n	8004814 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004810:	2301      	movs	r3, #1
 8004812:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004814:	4b11      	ldr	r3, [pc, #68]	@ (800485c <xTaskIncrementTick+0x16c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d007      	beq.n	800482c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800481c:	2301      	movs	r3, #1
 800481e:	617b      	str	r3, [r7, #20]
 8004820:	e004      	b.n	800482c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004822:	4b0f      	ldr	r3, [pc, #60]	@ (8004860 <xTaskIncrementTick+0x170>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	4a0d      	ldr	r2, [pc, #52]	@ (8004860 <xTaskIncrementTick+0x170>)
 800482a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800482c:	697b      	ldr	r3, [r7, #20]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	200004a0 	.word	0x200004a0
 800483c:	2000047c 	.word	0x2000047c
 8004840:	20000430 	.word	0x20000430
 8004844:	20000434 	.word	0x20000434
 8004848:	20000490 	.word	0x20000490
 800484c:	20000498 	.word	0x20000498
 8004850:	20000480 	.word	0x20000480
 8004854:	2000037c 	.word	0x2000037c
 8004858:	20000378 	.word	0x20000378
 800485c:	2000048c 	.word	0x2000048c
 8004860:	20000488 	.word	0x20000488

08004864 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800486a:	4b27      	ldr	r3, [pc, #156]	@ (8004908 <vTaskSwitchContext+0xa4>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004872:	4b26      	ldr	r3, [pc, #152]	@ (800490c <vTaskSwitchContext+0xa8>)
 8004874:	2201      	movs	r2, #1
 8004876:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004878:	e040      	b.n	80048fc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800487a:	4b24      	ldr	r3, [pc, #144]	@ (800490c <vTaskSwitchContext+0xa8>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004880:	4b23      	ldr	r3, [pc, #140]	@ (8004910 <vTaskSwitchContext+0xac>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	fab3 f383 	clz	r3, r3
 800488c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800488e:	7afb      	ldrb	r3, [r7, #11]
 8004890:	f1c3 031f 	rsb	r3, r3, #31
 8004894:	617b      	str	r3, [r7, #20]
 8004896:	491f      	ldr	r1, [pc, #124]	@ (8004914 <vTaskSwitchContext+0xb0>)
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	440b      	add	r3, r1
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	607b      	str	r3, [r7, #4]
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	e7fd      	b.n	80048be <vTaskSwitchContext+0x5a>
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4613      	mov	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4a11      	ldr	r2, [pc, #68]	@ (8004914 <vTaskSwitchContext+0xb0>)
 80048ce:	4413      	add	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	605a      	str	r2, [r3, #4]
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	3308      	adds	r3, #8
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d104      	bne.n	80048f2 <vTaskSwitchContext+0x8e>
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	605a      	str	r2, [r3, #4]
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	4a07      	ldr	r2, [pc, #28]	@ (8004918 <vTaskSwitchContext+0xb4>)
 80048fa:	6013      	str	r3, [r2, #0]
}
 80048fc:	bf00      	nop
 80048fe:	371c      	adds	r7, #28
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	200004a0 	.word	0x200004a0
 800490c:	2000048c 	.word	0x2000048c
 8004910:	20000480 	.word	0x20000480
 8004914:	2000037c 	.word	0x2000037c
 8004918:	20000378 	.word	0x20000378

0800491c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	60fb      	str	r3, [r7, #12]
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004944:	4b07      	ldr	r3, [pc, #28]	@ (8004964 <vTaskPlaceOnEventList+0x48>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	3318      	adds	r3, #24
 800494a:	4619      	mov	r1, r3
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f7fe feb0 	bl	80036b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004952:	2101      	movs	r1, #1
 8004954:	6838      	ldr	r0, [r7, #0]
 8004956:	f000 fb87 	bl	8005068 <prvAddCurrentTaskToDelayedList>
}
 800495a:	bf00      	nop
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20000378 	.word	0x20000378

08004968 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10b      	bne.n	8004996 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800497e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	60fb      	str	r3, [r7, #12]
}
 8004990:	bf00      	nop
 8004992:	bf00      	nop
 8004994:	e7fd      	b.n	8004992 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	3318      	adds	r3, #24
 800499a:	4618      	mov	r0, r3
 800499c:	f7fe fec2 	bl	8003724 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a18 <xTaskRemoveFromEventList+0xb0>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d11c      	bne.n	80049e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	3304      	adds	r3, #4
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fe feb9 	bl	8003724 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	2201      	movs	r2, #1
 80049b8:	409a      	lsls	r2, r3
 80049ba:	4b18      	ldr	r3, [pc, #96]	@ (8004a1c <xTaskRemoveFromEventList+0xb4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4313      	orrs	r3, r2
 80049c0:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <xTaskRemoveFromEventList+0xb4>)
 80049c2:	6013      	str	r3, [r2, #0]
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049c8:	4613      	mov	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4413      	add	r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	4a13      	ldr	r2, [pc, #76]	@ (8004a20 <xTaskRemoveFromEventList+0xb8>)
 80049d2:	441a      	add	r2, r3
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	3304      	adds	r3, #4
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f7fe fe45 	bl	800366a <vListInsertEnd>
 80049e0:	e005      	b.n	80049ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	3318      	adds	r3, #24
 80049e6:	4619      	mov	r1, r3
 80049e8:	480e      	ldr	r0, [pc, #56]	@ (8004a24 <xTaskRemoveFromEventList+0xbc>)
 80049ea:	f7fe fe3e 	bl	800366a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004a28 <xTaskRemoveFromEventList+0xc0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d905      	bls.n	8004a08 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80049fc:	2301      	movs	r3, #1
 80049fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a00:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <xTaskRemoveFromEventList+0xc4>)
 8004a02:	2201      	movs	r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	e001      	b.n	8004a0c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004a0c:	697b      	ldr	r3, [r7, #20]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	200004a0 	.word	0x200004a0
 8004a1c:	20000480 	.word	0x20000480
 8004a20:	2000037c 	.word	0x2000037c
 8004a24:	20000438 	.word	0x20000438
 8004a28:	20000378 	.word	0x20000378
 8004a2c:	2000048c 	.word	0x2000048c

08004a30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004a38:	4b06      	ldr	r3, [pc, #24]	@ (8004a54 <vTaskInternalSetTimeOutState+0x24>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <vTaskInternalSetTimeOutState+0x28>)
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	605a      	str	r2, [r3, #4]
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	20000490 	.word	0x20000490
 8004a58:	2000047c 	.word	0x2000047c

08004a5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b088      	sub	sp, #32
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	613b      	str	r3, [r7, #16]
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10b      	bne.n	8004aa2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8e:	f383 8811 	msr	BASEPRI, r3
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	60fb      	str	r3, [r7, #12]
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	e7fd      	b.n	8004a9e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004aa2:	f000 fc79 	bl	8005398 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b1c <xTaskCheckForTimeOut+0xc0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abe:	d102      	bne.n	8004ac6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	61fb      	str	r3, [r7, #28]
 8004ac4:	e023      	b.n	8004b0e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	4b15      	ldr	r3, [pc, #84]	@ (8004b20 <xTaskCheckForTimeOut+0xc4>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d007      	beq.n	8004ae2 <xTaskCheckForTimeOut+0x86>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d302      	bcc.n	8004ae2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004adc:	2301      	movs	r3, #1
 8004ade:	61fb      	str	r3, [r7, #28]
 8004ae0:	e015      	b.n	8004b0e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d20b      	bcs.n	8004b04 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	1ad2      	subs	r2, r2, r3
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f7ff ff99 	bl	8004a30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
 8004b02:	e004      	b.n	8004b0e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004b0e:	f000 fc75 	bl	80053fc <vPortExitCritical>

	return xReturn;
 8004b12:	69fb      	ldr	r3, [r7, #28]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3720      	adds	r7, #32
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	2000047c 	.word	0x2000047c
 8004b20:	20000490 	.word	0x20000490

08004b24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004b28:	4b03      	ldr	r3, [pc, #12]	@ (8004b38 <vTaskMissedYield+0x14>)
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]
}
 8004b2e:	bf00      	nop
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	2000048c 	.word	0x2000048c

08004b3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004b44:	f000 f852 	bl	8004bec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <prvIdleTask+0x28>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d9f9      	bls.n	8004b44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004b50:	4b05      	ldr	r3, [pc, #20]	@ (8004b68 <prvIdleTask+0x2c>)
 8004b52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b56:	601a      	str	r2, [r3, #0]
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004b60:	e7f0      	b.n	8004b44 <prvIdleTask+0x8>
 8004b62:	bf00      	nop
 8004b64:	2000037c 	.word	0x2000037c
 8004b68:	e000ed04 	.word	0xe000ed04

08004b6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b72:	2300      	movs	r3, #0
 8004b74:	607b      	str	r3, [r7, #4]
 8004b76:	e00c      	b.n	8004b92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4a12      	ldr	r2, [pc, #72]	@ (8004bcc <prvInitialiseTaskLists+0x60>)
 8004b84:	4413      	add	r3, r2
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe fd42 	bl	8003610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	607b      	str	r3, [r7, #4]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b06      	cmp	r3, #6
 8004b96:	d9ef      	bls.n	8004b78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b98:	480d      	ldr	r0, [pc, #52]	@ (8004bd0 <prvInitialiseTaskLists+0x64>)
 8004b9a:	f7fe fd39 	bl	8003610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b9e:	480d      	ldr	r0, [pc, #52]	@ (8004bd4 <prvInitialiseTaskLists+0x68>)
 8004ba0:	f7fe fd36 	bl	8003610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ba4:	480c      	ldr	r0, [pc, #48]	@ (8004bd8 <prvInitialiseTaskLists+0x6c>)
 8004ba6:	f7fe fd33 	bl	8003610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004baa:	480c      	ldr	r0, [pc, #48]	@ (8004bdc <prvInitialiseTaskLists+0x70>)
 8004bac:	f7fe fd30 	bl	8003610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004bb0:	480b      	ldr	r0, [pc, #44]	@ (8004be0 <prvInitialiseTaskLists+0x74>)
 8004bb2:	f7fe fd2d 	bl	8003610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004be4 <prvInitialiseTaskLists+0x78>)
 8004bb8:	4a05      	ldr	r2, [pc, #20]	@ (8004bd0 <prvInitialiseTaskLists+0x64>)
 8004bba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004be8 <prvInitialiseTaskLists+0x7c>)
 8004bbe:	4a05      	ldr	r2, [pc, #20]	@ (8004bd4 <prvInitialiseTaskLists+0x68>)
 8004bc0:	601a      	str	r2, [r3, #0]
}
 8004bc2:	bf00      	nop
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	2000037c 	.word	0x2000037c
 8004bd0:	20000408 	.word	0x20000408
 8004bd4:	2000041c 	.word	0x2000041c
 8004bd8:	20000438 	.word	0x20000438
 8004bdc:	2000044c 	.word	0x2000044c
 8004be0:	20000464 	.word	0x20000464
 8004be4:	20000430 	.word	0x20000430
 8004be8:	20000434 	.word	0x20000434

08004bec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004bf2:	e019      	b.n	8004c28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004bf4:	f000 fbd0 	bl	8005398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bf8:	4b10      	ldr	r3, [pc, #64]	@ (8004c3c <prvCheckTasksWaitingTermination+0x50>)
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	3304      	adds	r3, #4
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7fe fd8d 	bl	8003724 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c40 <prvCheckTasksWaitingTermination+0x54>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	4a0b      	ldr	r2, [pc, #44]	@ (8004c40 <prvCheckTasksWaitingTermination+0x54>)
 8004c12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c14:	4b0b      	ldr	r3, [pc, #44]	@ (8004c44 <prvCheckTasksWaitingTermination+0x58>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004c44 <prvCheckTasksWaitingTermination+0x58>)
 8004c1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004c1e:	f000 fbed 	bl	80053fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f810 	bl	8004c48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c28:	4b06      	ldr	r3, [pc, #24]	@ (8004c44 <prvCheckTasksWaitingTermination+0x58>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1e1      	bne.n	8004bf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004c30:	bf00      	nop
 8004c32:	bf00      	nop
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	2000044c 	.word	0x2000044c
 8004c40:	20000478 	.word	0x20000478
 8004c44:	20000460 	.word	0x20000460

08004c48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d108      	bne.n	8004c6c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fd48 	bl	80056f4 <vPortFree>
				vPortFree( pxTCB );
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fd45 	bl	80056f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004c6a:	e019      	b.n	8004ca0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d103      	bne.n	8004c7e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fd3c 	bl	80056f4 <vPortFree>
	}
 8004c7c:	e010      	b.n	8004ca0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d00b      	beq.n	8004ca0 <prvDeleteTCB+0x58>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	60fb      	str	r3, [r7, #12]
}
 8004c9a:	bf00      	nop
 8004c9c:	bf00      	nop
 8004c9e:	e7fd      	b.n	8004c9c <prvDeleteTCB+0x54>
	}
 8004ca0:	bf00      	nop
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cae:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <prvResetNextTaskUnblockTime+0x38>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d104      	bne.n	8004cc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <prvResetNextTaskUnblockTime+0x3c>)
 8004cba:	f04f 32ff 	mov.w	r2, #4294967295
 8004cbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004cc0:	e008      	b.n	8004cd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cc2:	4b07      	ldr	r3, [pc, #28]	@ (8004ce0 <prvResetNextTaskUnblockTime+0x38>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a04      	ldr	r2, [pc, #16]	@ (8004ce4 <prvResetNextTaskUnblockTime+0x3c>)
 8004cd2:	6013      	str	r3, [r2, #0]
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr
 8004ce0:	20000430 	.word	0x20000430
 8004ce4:	20000498 	.word	0x20000498

08004ce8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004cee:	4b0b      	ldr	r3, [pc, #44]	@ (8004d1c <xTaskGetSchedulerState+0x34>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d102      	bne.n	8004cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	607b      	str	r3, [r7, #4]
 8004cfa:	e008      	b.n	8004d0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cfc:	4b08      	ldr	r3, [pc, #32]	@ (8004d20 <xTaskGetSchedulerState+0x38>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d102      	bne.n	8004d0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004d04:	2302      	movs	r3, #2
 8004d06:	607b      	str	r3, [r7, #4]
 8004d08:	e001      	b.n	8004d0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004d0e:	687b      	ldr	r3, [r7, #4]
	}
 8004d10:	4618      	mov	r0, r3
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	20000484 	.word	0x20000484
 8004d20:	200004a0 	.word	0x200004a0

08004d24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004d30:	2300      	movs	r3, #0
 8004d32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d05e      	beq.n	8004df8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d3e:	4b31      	ldr	r3, [pc, #196]	@ (8004e04 <xTaskPriorityInherit+0xe0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d24e      	bcs.n	8004de6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	db06      	blt.n	8004d5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d50:	4b2c      	ldr	r3, [pc, #176]	@ (8004e04 <xTaskPriorityInherit+0xe0>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	f1c3 0207 	rsb	r2, r3, #7
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	6959      	ldr	r1, [r3, #20]
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d66:	4613      	mov	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4a26      	ldr	r2, [pc, #152]	@ (8004e08 <xTaskPriorityInherit+0xe4>)
 8004d70:	4413      	add	r3, r2
 8004d72:	4299      	cmp	r1, r3
 8004d74:	d12f      	bne.n	8004dd6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	3304      	adds	r3, #4
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fe fcd2 	bl	8003724 <uxListRemove>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10a      	bne.n	8004d9c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	43da      	mvns	r2, r3
 8004d92:	4b1e      	ldr	r3, [pc, #120]	@ (8004e0c <xTaskPriorityInherit+0xe8>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4013      	ands	r3, r2
 8004d98:	4a1c      	ldr	r2, [pc, #112]	@ (8004e0c <xTaskPriorityInherit+0xe8>)
 8004d9a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004d9c:	4b19      	ldr	r3, [pc, #100]	@ (8004e04 <xTaskPriorityInherit+0xe0>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004daa:	2201      	movs	r2, #1
 8004dac:	409a      	lsls	r2, r3
 8004dae:	4b17      	ldr	r3, [pc, #92]	@ (8004e0c <xTaskPriorityInherit+0xe8>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	4a15      	ldr	r2, [pc, #84]	@ (8004e0c <xTaskPriorityInherit+0xe8>)
 8004db6:	6013      	str	r3, [r2, #0]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	4a10      	ldr	r2, [pc, #64]	@ (8004e08 <xTaskPriorityInherit+0xe4>)
 8004dc6:	441a      	add	r2, r3
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	3304      	adds	r3, #4
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4610      	mov	r0, r2
 8004dd0:	f7fe fc4b 	bl	800366a <vListInsertEnd>
 8004dd4:	e004      	b.n	8004de0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <xTaskPriorityInherit+0xe0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004de0:	2301      	movs	r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	e008      	b.n	8004df8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dea:	4b06      	ldr	r3, [pc, #24]	@ (8004e04 <xTaskPriorityInherit+0xe0>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d201      	bcs.n	8004df8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004df4:	2301      	movs	r3, #1
 8004df6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004df8:	68fb      	ldr	r3, [r7, #12]
	}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	20000378 	.word	0x20000378
 8004e08:	2000037c 	.word	0x2000037c
 8004e0c:	20000480 	.word	0x20000480

08004e10 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d070      	beq.n	8004f08 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004e26:	4b3b      	ldr	r3, [pc, #236]	@ (8004f14 <xTaskPriorityDisinherit+0x104>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d00b      	beq.n	8004e48 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e34:	f383 8811 	msr	BASEPRI, r3
 8004e38:	f3bf 8f6f 	isb	sy
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	60fb      	str	r3, [r7, #12]
}
 8004e42:	bf00      	nop
 8004e44:	bf00      	nop
 8004e46:	e7fd      	b.n	8004e44 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10b      	bne.n	8004e68 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	60bb      	str	r3, [r7, #8]
}
 8004e62:	bf00      	nop
 8004e64:	bf00      	nop
 8004e66:	e7fd      	b.n	8004e64 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e6c:	1e5a      	subs	r2, r3, #1
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d044      	beq.n	8004f08 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d140      	bne.n	8004f08 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	3304      	adds	r3, #4
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fe fc4a 	bl	8003724 <uxListRemove>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d115      	bne.n	8004ec2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e9a:	491f      	ldr	r1, [pc, #124]	@ (8004f18 <xTaskPriorityDisinherit+0x108>)
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10a      	bne.n	8004ec2 <xTaskPriorityDisinherit+0xb2>
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	43da      	mvns	r2, r3
 8004eb8:	4b18      	ldr	r3, [pc, #96]	@ (8004f1c <xTaskPriorityDisinherit+0x10c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	4a17      	ldr	r2, [pc, #92]	@ (8004f1c <xTaskPriorityDisinherit+0x10c>)
 8004ec0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ece:	f1c3 0207 	rsb	r2, r3, #7
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eda:	2201      	movs	r2, #1
 8004edc:	409a      	lsls	r2, r3
 8004ede:	4b0f      	ldr	r3, [pc, #60]	@ (8004f1c <xTaskPriorityDisinherit+0x10c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8004f1c <xTaskPriorityDisinherit+0x10c>)
 8004ee6:	6013      	str	r3, [r2, #0]
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eec:	4613      	mov	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4413      	add	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4a08      	ldr	r2, [pc, #32]	@ (8004f18 <xTaskPriorityDisinherit+0x108>)
 8004ef6:	441a      	add	r2, r3
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4619      	mov	r1, r3
 8004efe:	4610      	mov	r0, r2
 8004f00:	f7fe fbb3 	bl	800366a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004f04:	2301      	movs	r3, #1
 8004f06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f08:	697b      	ldr	r3, [r7, #20]
	}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20000378 	.word	0x20000378
 8004f18:	2000037c 	.word	0x2000037c
 8004f1c:	20000480 	.word	0x20000480

08004f20 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b088      	sub	sp, #32
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d079      	beq.n	800502c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	60fb      	str	r3, [r7, #12]
}
 8004f52:	bf00      	nop
 8004f54:	bf00      	nop
 8004f56:	e7fd      	b.n	8004f54 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d902      	bls.n	8004f68 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	61fb      	str	r3, [r7, #28]
 8004f66:	e002      	b.n	8004f6e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f6c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d059      	beq.n	800502c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d154      	bne.n	800502c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004f82:	4b2c      	ldr	r3, [pc, #176]	@ (8005034 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d10b      	bne.n	8004fa4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	60bb      	str	r3, [r7, #8]
}
 8004f9e:	bf00      	nop
 8004fa0:	bf00      	nop
 8004fa2:	e7fd      	b.n	8004fa0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	69fa      	ldr	r2, [r7, #28]
 8004fae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	db04      	blt.n	8004fc2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	f1c3 0207 	rsb	r2, r3, #7
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	6959      	ldr	r1, [r3, #20]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	4a19      	ldr	r2, [pc, #100]	@ (8005038 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004fd2:	4413      	add	r3, r2
 8004fd4:	4299      	cmp	r1, r3
 8004fd6:	d129      	bne.n	800502c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	3304      	adds	r3, #4
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7fe fba1 	bl	8003724 <uxListRemove>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10a      	bne.n	8004ffe <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fec:	2201      	movs	r2, #1
 8004fee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff2:	43da      	mvns	r2, r3
 8004ff4:	4b11      	ldr	r3, [pc, #68]	@ (800503c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	4a10      	ldr	r2, [pc, #64]	@ (800503c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004ffc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005002:	2201      	movs	r2, #1
 8005004:	409a      	lsls	r2, r3
 8005006:	4b0d      	ldr	r3, [pc, #52]	@ (800503c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4313      	orrs	r3, r2
 800500c:	4a0b      	ldr	r2, [pc, #44]	@ (800503c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4a06      	ldr	r2, [pc, #24]	@ (8005038 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800501e:	441a      	add	r2, r3
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f7fe fb1f 	bl	800366a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800502c:	bf00      	nop
 800502e:	3720      	adds	r7, #32
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	20000378 	.word	0x20000378
 8005038:	2000037c 	.word	0x2000037c
 800503c:	20000480 	.word	0x20000480

08005040 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005044:	4b07      	ldr	r3, [pc, #28]	@ (8005064 <pvTaskIncrementMutexHeldCount+0x24>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d004      	beq.n	8005056 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800504c:	4b05      	ldr	r3, [pc, #20]	@ (8005064 <pvTaskIncrementMutexHeldCount+0x24>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005052:	3201      	adds	r2, #1
 8005054:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005056:	4b03      	ldr	r3, [pc, #12]	@ (8005064 <pvTaskIncrementMutexHeldCount+0x24>)
 8005058:	681b      	ldr	r3, [r3, #0]
	}
 800505a:	4618      	mov	r0, r3
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	20000378 	.word	0x20000378

08005068 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005072:	4b29      	ldr	r3, [pc, #164]	@ (8005118 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005078:	4b28      	ldr	r3, [pc, #160]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3304      	adds	r3, #4
 800507e:	4618      	mov	r0, r3
 8005080:	f7fe fb50 	bl	8003724 <uxListRemove>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10b      	bne.n	80050a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800508a:	4b24      	ldr	r3, [pc, #144]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005090:	2201      	movs	r2, #1
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43da      	mvns	r2, r3
 8005098:	4b21      	ldr	r3, [pc, #132]	@ (8005120 <prvAddCurrentTaskToDelayedList+0xb8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4013      	ands	r3, r2
 800509e:	4a20      	ldr	r2, [pc, #128]	@ (8005120 <prvAddCurrentTaskToDelayedList+0xb8>)
 80050a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a8:	d10a      	bne.n	80050c0 <prvAddCurrentTaskToDelayedList+0x58>
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d007      	beq.n	80050c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050b0:	4b1a      	ldr	r3, [pc, #104]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3304      	adds	r3, #4
 80050b6:	4619      	mov	r1, r3
 80050b8:	481a      	ldr	r0, [pc, #104]	@ (8005124 <prvAddCurrentTaskToDelayedList+0xbc>)
 80050ba:	f7fe fad6 	bl	800366a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80050be:	e026      	b.n	800510e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4413      	add	r3, r2
 80050c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80050c8:	4b14      	ldr	r3, [pc, #80]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80050d0:	68ba      	ldr	r2, [r7, #8]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d209      	bcs.n	80050ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050d8:	4b13      	ldr	r3, [pc, #76]	@ (8005128 <prvAddCurrentTaskToDelayedList+0xc0>)
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	4b0f      	ldr	r3, [pc, #60]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3304      	adds	r3, #4
 80050e2:	4619      	mov	r1, r3
 80050e4:	4610      	mov	r0, r2
 80050e6:	f7fe fae4 	bl	80036b2 <vListInsert>
}
 80050ea:	e010      	b.n	800510e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050ec:	4b0f      	ldr	r3, [pc, #60]	@ (800512c <prvAddCurrentTaskToDelayedList+0xc4>)
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	4b0a      	ldr	r3, [pc, #40]	@ (800511c <prvAddCurrentTaskToDelayedList+0xb4>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	3304      	adds	r3, #4
 80050f6:	4619      	mov	r1, r3
 80050f8:	4610      	mov	r0, r2
 80050fa:	f7fe fada 	bl	80036b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80050fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005130 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	429a      	cmp	r2, r3
 8005106:	d202      	bcs.n	800510e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005108:	4a09      	ldr	r2, [pc, #36]	@ (8005130 <prvAddCurrentTaskToDelayedList+0xc8>)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	6013      	str	r3, [r2, #0]
}
 800510e:	bf00      	nop
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	2000047c 	.word	0x2000047c
 800511c:	20000378 	.word	0x20000378
 8005120:	20000480 	.word	0x20000480
 8005124:	20000464 	.word	0x20000464
 8005128:	20000434 	.word	0x20000434
 800512c:	20000430 	.word	0x20000430
 8005130:	20000498 	.word	0x20000498

08005134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	3b04      	subs	r3, #4
 8005144:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800514c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	3b04      	subs	r3, #4
 8005152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	f023 0201 	bic.w	r2, r3, #1
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	3b04      	subs	r3, #4
 8005162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005164:	4a0c      	ldr	r2, [pc, #48]	@ (8005198 <pxPortInitialiseStack+0x64>)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3b14      	subs	r3, #20
 800516e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3b04      	subs	r3, #4
 800517a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f06f 0202 	mvn.w	r2, #2
 8005182:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3b20      	subs	r3, #32
 8005188:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800518a:	68fb      	ldr	r3, [r7, #12]
}
 800518c:	4618      	mov	r0, r3
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	0800519d 	.word	0x0800519d

0800519c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80051a6:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <prvTaskExitError+0x58>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ae:	d00b      	beq.n	80051c8 <prvTaskExitError+0x2c>
	__asm volatile
 80051b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b4:	f383 8811 	msr	BASEPRI, r3
 80051b8:	f3bf 8f6f 	isb	sy
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	60fb      	str	r3, [r7, #12]
}
 80051c2:	bf00      	nop
 80051c4:	bf00      	nop
 80051c6:	e7fd      	b.n	80051c4 <prvTaskExitError+0x28>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	60bb      	str	r3, [r7, #8]
}
 80051da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80051dc:	bf00      	nop
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d0fc      	beq.n	80051de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	2000000c 	.word	0x2000000c
	...

08005200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005200:	4b07      	ldr	r3, [pc, #28]	@ (8005220 <pxCurrentTCBConst2>)
 8005202:	6819      	ldr	r1, [r3, #0]
 8005204:	6808      	ldr	r0, [r1, #0]
 8005206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800520a:	f380 8809 	msr	PSP, r0
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f04f 0000 	mov.w	r0, #0
 8005216:	f380 8811 	msr	BASEPRI, r0
 800521a:	4770      	bx	lr
 800521c:	f3af 8000 	nop.w

08005220 <pxCurrentTCBConst2>:
 8005220:	20000378 	.word	0x20000378
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop

08005228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005228:	4808      	ldr	r0, [pc, #32]	@ (800524c <prvPortStartFirstTask+0x24>)
 800522a:	6800      	ldr	r0, [r0, #0]
 800522c:	6800      	ldr	r0, [r0, #0]
 800522e:	f380 8808 	msr	MSP, r0
 8005232:	f04f 0000 	mov.w	r0, #0
 8005236:	f380 8814 	msr	CONTROL, r0
 800523a:	b662      	cpsie	i
 800523c:	b661      	cpsie	f
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	df00      	svc	0
 8005248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800524a:	bf00      	nop
 800524c:	e000ed08 	.word	0xe000ed08

08005250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005256:	4b47      	ldr	r3, [pc, #284]	@ (8005374 <xPortStartScheduler+0x124>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a47      	ldr	r2, [pc, #284]	@ (8005378 <xPortStartScheduler+0x128>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d10b      	bne.n	8005278 <xPortStartScheduler+0x28>
	__asm volatile
 8005260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005264:	f383 8811 	msr	BASEPRI, r3
 8005268:	f3bf 8f6f 	isb	sy
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	60fb      	str	r3, [r7, #12]
}
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	e7fd      	b.n	8005274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005278:	4b3e      	ldr	r3, [pc, #248]	@ (8005374 <xPortStartScheduler+0x124>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a3f      	ldr	r2, [pc, #252]	@ (800537c <xPortStartScheduler+0x12c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d10b      	bne.n	800529a <xPortStartScheduler+0x4a>
	__asm volatile
 8005282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	613b      	str	r3, [r7, #16]
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop
 8005298:	e7fd      	b.n	8005296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800529a:	4b39      	ldr	r3, [pc, #228]	@ (8005380 <xPortStartScheduler+0x130>)
 800529c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	22ff      	movs	r2, #255	@ 0xff
 80052aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80052b4:	78fb      	ldrb	r3, [r7, #3]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	4b31      	ldr	r3, [pc, #196]	@ (8005384 <xPortStartScheduler+0x134>)
 80052c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80052c2:	4b31      	ldr	r3, [pc, #196]	@ (8005388 <xPortStartScheduler+0x138>)
 80052c4:	2207      	movs	r2, #7
 80052c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052c8:	e009      	b.n	80052de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80052ca:	4b2f      	ldr	r3, [pc, #188]	@ (8005388 <xPortStartScheduler+0x138>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005388 <xPortStartScheduler+0x138>)
 80052d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052de:	78fb      	ldrb	r3, [r7, #3]
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e6:	2b80      	cmp	r3, #128	@ 0x80
 80052e8:	d0ef      	beq.n	80052ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80052ea:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <xPortStartScheduler+0x138>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f1c3 0307 	rsb	r3, r3, #7
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	d00b      	beq.n	800530e <xPortStartScheduler+0xbe>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	60bb      	str	r3, [r7, #8]
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	e7fd      	b.n	800530a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800530e:	4b1e      	ldr	r3, [pc, #120]	@ (8005388 <xPortStartScheduler+0x138>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	021b      	lsls	r3, r3, #8
 8005314:	4a1c      	ldr	r2, [pc, #112]	@ (8005388 <xPortStartScheduler+0x138>)
 8005316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005318:	4b1b      	ldr	r3, [pc, #108]	@ (8005388 <xPortStartScheduler+0x138>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005320:	4a19      	ldr	r2, [pc, #100]	@ (8005388 <xPortStartScheduler+0x138>)
 8005322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	b2da      	uxtb	r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800532c:	4b17      	ldr	r3, [pc, #92]	@ (800538c <xPortStartScheduler+0x13c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a16      	ldr	r2, [pc, #88]	@ (800538c <xPortStartScheduler+0x13c>)
 8005332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005338:	4b14      	ldr	r3, [pc, #80]	@ (800538c <xPortStartScheduler+0x13c>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a13      	ldr	r2, [pc, #76]	@ (800538c <xPortStartScheduler+0x13c>)
 800533e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005344:	f000 f8da 	bl	80054fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005348:	4b11      	ldr	r3, [pc, #68]	@ (8005390 <xPortStartScheduler+0x140>)
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800534e:	f000 f8f9 	bl	8005544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005352:	4b10      	ldr	r3, [pc, #64]	@ (8005394 <xPortStartScheduler+0x144>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a0f      	ldr	r2, [pc, #60]	@ (8005394 <xPortStartScheduler+0x144>)
 8005358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800535c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800535e:	f7ff ff63 	bl	8005228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005362:	f7ff fa7f 	bl	8004864 <vTaskSwitchContext>
	prvTaskExitError();
 8005366:	f7ff ff19 	bl	800519c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	e000ed00 	.word	0xe000ed00
 8005378:	410fc271 	.word	0x410fc271
 800537c:	410fc270 	.word	0x410fc270
 8005380:	e000e400 	.word	0xe000e400
 8005384:	200004a4 	.word	0x200004a4
 8005388:	200004a8 	.word	0x200004a8
 800538c:	e000ed20 	.word	0xe000ed20
 8005390:	2000000c 	.word	0x2000000c
 8005394:	e000ef34 	.word	0xe000ef34

08005398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	607b      	str	r3, [r7, #4]
}
 80053b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80053b2:	4b10      	ldr	r3, [pc, #64]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3301      	adds	r3, #1
 80053b8:	4a0e      	ldr	r2, [pc, #56]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80053bc:	4b0d      	ldr	r3, [pc, #52]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d110      	bne.n	80053e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80053c4:	4b0c      	ldr	r3, [pc, #48]	@ (80053f8 <vPortEnterCritical+0x60>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00b      	beq.n	80053e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80053ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	603b      	str	r3, [r7, #0]
}
 80053e0:	bf00      	nop
 80053e2:	bf00      	nop
 80053e4:	e7fd      	b.n	80053e2 <vPortEnterCritical+0x4a>
	}
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	2000000c 	.word	0x2000000c
 80053f8:	e000ed04 	.word	0xe000ed04

080053fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005402:	4b12      	ldr	r3, [pc, #72]	@ (800544c <vPortExitCritical+0x50>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10b      	bne.n	8005422 <vPortExitCritical+0x26>
	__asm volatile
 800540a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800540e:	f383 8811 	msr	BASEPRI, r3
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	f3bf 8f4f 	dsb	sy
 800541a:	607b      	str	r3, [r7, #4]
}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	e7fd      	b.n	800541e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005422:	4b0a      	ldr	r3, [pc, #40]	@ (800544c <vPortExitCritical+0x50>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3b01      	subs	r3, #1
 8005428:	4a08      	ldr	r2, [pc, #32]	@ (800544c <vPortExitCritical+0x50>)
 800542a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800542c:	4b07      	ldr	r3, [pc, #28]	@ (800544c <vPortExitCritical+0x50>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d105      	bne.n	8005440 <vPortExitCritical+0x44>
 8005434:	2300      	movs	r3, #0
 8005436:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800543e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	2000000c 	.word	0x2000000c

08005450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005450:	f3ef 8009 	mrs	r0, PSP
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <pxCurrentTCBConst>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	f01e 0f10 	tst.w	lr, #16
 8005460:	bf08      	it	eq
 8005462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546a:	6010      	str	r0, [r2, #0]
 800546c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005474:	f380 8811 	msr	BASEPRI, r0
 8005478:	f3bf 8f4f 	dsb	sy
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f7ff f9f0 	bl	8004864 <vTaskSwitchContext>
 8005484:	f04f 0000 	mov.w	r0, #0
 8005488:	f380 8811 	msr	BASEPRI, r0
 800548c:	bc09      	pop	{r0, r3}
 800548e:	6819      	ldr	r1, [r3, #0]
 8005490:	6808      	ldr	r0, [r1, #0]
 8005492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005496:	f01e 0f10 	tst.w	lr, #16
 800549a:	bf08      	it	eq
 800549c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054a0:	f380 8809 	msr	PSP, r0
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	f3af 8000 	nop.w

080054b0 <pxCurrentTCBConst>:
 80054b0:	20000378 	.word	0x20000378
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop

080054b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
	__asm volatile
 80054be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c2:	f383 8811 	msr	BASEPRI, r3
 80054c6:	f3bf 8f6f 	isb	sy
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	607b      	str	r3, [r7, #4]
}
 80054d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80054d2:	f7ff f90d 	bl	80046f0 <xTaskIncrementTick>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80054dc:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <xPortSysTickHandler+0x40>)
 80054de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	2300      	movs	r3, #0
 80054e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f383 8811 	msr	BASEPRI, r3
}
 80054ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80054f0:	bf00      	nop
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	e000ed04 	.word	0xe000ed04

080054fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005500:	4b0b      	ldr	r3, [pc, #44]	@ (8005530 <vPortSetupTimerInterrupt+0x34>)
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005506:	4b0b      	ldr	r3, [pc, #44]	@ (8005534 <vPortSetupTimerInterrupt+0x38>)
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800550c:	4b0a      	ldr	r3, [pc, #40]	@ (8005538 <vPortSetupTimerInterrupt+0x3c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a0a      	ldr	r2, [pc, #40]	@ (800553c <vPortSetupTimerInterrupt+0x40>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	099b      	lsrs	r3, r3, #6
 8005518:	4a09      	ldr	r2, [pc, #36]	@ (8005540 <vPortSetupTimerInterrupt+0x44>)
 800551a:	3b01      	subs	r3, #1
 800551c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800551e:	4b04      	ldr	r3, [pc, #16]	@ (8005530 <vPortSetupTimerInterrupt+0x34>)
 8005520:	2207      	movs	r2, #7
 8005522:	601a      	str	r2, [r3, #0]
}
 8005524:	bf00      	nop
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	e000e010 	.word	0xe000e010
 8005534:	e000e018 	.word	0xe000e018
 8005538:	20000000 	.word	0x20000000
 800553c:	10624dd3 	.word	0x10624dd3
 8005540:	e000e014 	.word	0xe000e014

08005544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005554 <vPortEnableVFP+0x10>
 8005548:	6801      	ldr	r1, [r0, #0]
 800554a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800554e:	6001      	str	r1, [r0, #0]
 8005550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005552:	bf00      	nop
 8005554:	e000ed88 	.word	0xe000ed88

08005558 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b08a      	sub	sp, #40	@ 0x28
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005564:	f7ff f818 	bl	8004598 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005568:	4b5c      	ldr	r3, [pc, #368]	@ (80056dc <pvPortMalloc+0x184>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005570:	f000 f924 	bl	80057bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005574:	4b5a      	ldr	r3, [pc, #360]	@ (80056e0 <pvPortMalloc+0x188>)
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4013      	ands	r3, r2
 800557c:	2b00      	cmp	r3, #0
 800557e:	f040 8095 	bne.w	80056ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d01e      	beq.n	80055c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005588:	2208      	movs	r2, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4413      	add	r3, r2
 800558e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f003 0307 	and.w	r3, r3, #7
 8005596:	2b00      	cmp	r3, #0
 8005598:	d015      	beq.n	80055c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f023 0307 	bic.w	r3, r3, #7
 80055a0:	3308      	adds	r3, #8
 80055a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00b      	beq.n	80055c6 <pvPortMalloc+0x6e>
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b2:	f383 8811 	msr	BASEPRI, r3
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	617b      	str	r3, [r7, #20]
}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	e7fd      	b.n	80055c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d06f      	beq.n	80056ac <pvPortMalloc+0x154>
 80055cc:	4b45      	ldr	r3, [pc, #276]	@ (80056e4 <pvPortMalloc+0x18c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d86a      	bhi.n	80056ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80055d6:	4b44      	ldr	r3, [pc, #272]	@ (80056e8 <pvPortMalloc+0x190>)
 80055d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80055da:	4b43      	ldr	r3, [pc, #268]	@ (80056e8 <pvPortMalloc+0x190>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055e0:	e004      	b.n	80055ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80055e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80055e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80055ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d903      	bls.n	80055fe <pvPortMalloc+0xa6>
 80055f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1f1      	bne.n	80055e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80055fe:	4b37      	ldr	r3, [pc, #220]	@ (80056dc <pvPortMalloc+0x184>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005604:	429a      	cmp	r2, r3
 8005606:	d051      	beq.n	80056ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2208      	movs	r2, #8
 800560e:	4413      	add	r3, r2
 8005610:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	1ad2      	subs	r2, r2, r3
 8005622:	2308      	movs	r3, #8
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	429a      	cmp	r2, r3
 8005628:	d920      	bls.n	800566c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800562a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4413      	add	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	f003 0307 	and.w	r3, r3, #7
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00b      	beq.n	8005654 <pvPortMalloc+0xfc>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	613b      	str	r3, [r7, #16]
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	e7fd      	b.n	8005650 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	1ad2      	subs	r2, r2, r3
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005666:	69b8      	ldr	r0, [r7, #24]
 8005668:	f000 f90a 	bl	8005880 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800566c:	4b1d      	ldr	r3, [pc, #116]	@ (80056e4 <pvPortMalloc+0x18c>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	4a1b      	ldr	r2, [pc, #108]	@ (80056e4 <pvPortMalloc+0x18c>)
 8005678:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800567a:	4b1a      	ldr	r3, [pc, #104]	@ (80056e4 <pvPortMalloc+0x18c>)
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	4b1b      	ldr	r3, [pc, #108]	@ (80056ec <pvPortMalloc+0x194>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	429a      	cmp	r2, r3
 8005684:	d203      	bcs.n	800568e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005686:	4b17      	ldr	r3, [pc, #92]	@ (80056e4 <pvPortMalloc+0x18c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a18      	ldr	r2, [pc, #96]	@ (80056ec <pvPortMalloc+0x194>)
 800568c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	4b13      	ldr	r3, [pc, #76]	@ (80056e0 <pvPortMalloc+0x188>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	431a      	orrs	r2, r3
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800569c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80056a2:	4b13      	ldr	r3, [pc, #76]	@ (80056f0 <pvPortMalloc+0x198>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3301      	adds	r3, #1
 80056a8:	4a11      	ldr	r2, [pc, #68]	@ (80056f0 <pvPortMalloc+0x198>)
 80056aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80056ac:	f7fe ff82 	bl	80045b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00b      	beq.n	80056d2 <pvPortMalloc+0x17a>
	__asm volatile
 80056ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056be:	f383 8811 	msr	BASEPRI, r3
 80056c2:	f3bf 8f6f 	isb	sy
 80056c6:	f3bf 8f4f 	dsb	sy
 80056ca:	60fb      	str	r3, [r7, #12]
}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	e7fd      	b.n	80056ce <pvPortMalloc+0x176>
	return pvReturn;
 80056d2:	69fb      	ldr	r3, [r7, #28]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3728      	adds	r7, #40	@ 0x28
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	2000106c 	.word	0x2000106c
 80056e0:	20001080 	.word	0x20001080
 80056e4:	20001070 	.word	0x20001070
 80056e8:	20001064 	.word	0x20001064
 80056ec:	20001074 	.word	0x20001074
 80056f0:	20001078 	.word	0x20001078

080056f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d04f      	beq.n	80057a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005706:	2308      	movs	r3, #8
 8005708:	425b      	negs	r3, r3
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4413      	add	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	4b25      	ldr	r3, [pc, #148]	@ (80057b0 <vPortFree+0xbc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4013      	ands	r3, r2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10b      	bne.n	800573a <vPortFree+0x46>
	__asm volatile
 8005722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005726:	f383 8811 	msr	BASEPRI, r3
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	60fb      	str	r3, [r7, #12]
}
 8005734:	bf00      	nop
 8005736:	bf00      	nop
 8005738:	e7fd      	b.n	8005736 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00b      	beq.n	800575a <vPortFree+0x66>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	60bb      	str	r3, [r7, #8]
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	e7fd      	b.n	8005756 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	4b14      	ldr	r3, [pc, #80]	@ (80057b0 <vPortFree+0xbc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4013      	ands	r3, r2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01e      	beq.n	80057a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d11a      	bne.n	80057a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	4b0e      	ldr	r3, [pc, #56]	@ (80057b0 <vPortFree+0xbc>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	43db      	mvns	r3, r3
 800577a:	401a      	ands	r2, r3
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005780:	f7fe ff0a 	bl	8004598 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	4b0a      	ldr	r3, [pc, #40]	@ (80057b4 <vPortFree+0xc0>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4413      	add	r3, r2
 800578e:	4a09      	ldr	r2, [pc, #36]	@ (80057b4 <vPortFree+0xc0>)
 8005790:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005792:	6938      	ldr	r0, [r7, #16]
 8005794:	f000 f874 	bl	8005880 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005798:	4b07      	ldr	r3, [pc, #28]	@ (80057b8 <vPortFree+0xc4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3301      	adds	r3, #1
 800579e:	4a06      	ldr	r2, [pc, #24]	@ (80057b8 <vPortFree+0xc4>)
 80057a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80057a2:	f7fe ff07 	bl	80045b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80057a6:	bf00      	nop
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20001080 	.word	0x20001080
 80057b4:	20001070 	.word	0x20001070
 80057b8:	2000107c 	.word	0x2000107c

080057bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80057c2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80057c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80057c8:	4b27      	ldr	r3, [pc, #156]	@ (8005868 <prvHeapInit+0xac>)
 80057ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0307 	and.w	r3, r3, #7
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00c      	beq.n	80057f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	3307      	adds	r3, #7
 80057da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0307 	bic.w	r3, r3, #7
 80057e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005868 <prvHeapInit+0xac>)
 80057ec:	4413      	add	r3, r2
 80057ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80057f4:	4a1d      	ldr	r2, [pc, #116]	@ (800586c <prvHeapInit+0xb0>)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80057fa:	4b1c      	ldr	r3, [pc, #112]	@ (800586c <prvHeapInit+0xb0>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	4413      	add	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005808:	2208      	movs	r2, #8
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	1a9b      	subs	r3, r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0307 	bic.w	r3, r3, #7
 8005816:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4a15      	ldr	r2, [pc, #84]	@ (8005870 <prvHeapInit+0xb4>)
 800581c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800581e:	4b14      	ldr	r3, [pc, #80]	@ (8005870 <prvHeapInit+0xb4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2200      	movs	r2, #0
 8005824:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005826:	4b12      	ldr	r3, [pc, #72]	@ (8005870 <prvHeapInit+0xb4>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2200      	movs	r2, #0
 800582c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800583c:	4b0c      	ldr	r3, [pc, #48]	@ (8005870 <prvHeapInit+0xb4>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	4a0a      	ldr	r2, [pc, #40]	@ (8005874 <prvHeapInit+0xb8>)
 800584a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	4a09      	ldr	r2, [pc, #36]	@ (8005878 <prvHeapInit+0xbc>)
 8005852:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005854:	4b09      	ldr	r3, [pc, #36]	@ (800587c <prvHeapInit+0xc0>)
 8005856:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800585a:	601a      	str	r2, [r3, #0]
}
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	200004ac 	.word	0x200004ac
 800586c:	20001064 	.word	0x20001064
 8005870:	2000106c 	.word	0x2000106c
 8005874:	20001074 	.word	0x20001074
 8005878:	20001070 	.word	0x20001070
 800587c:	20001080 	.word	0x20001080

08005880 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005888:	4b28      	ldr	r3, [pc, #160]	@ (800592c <prvInsertBlockIntoFreeList+0xac>)
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	e002      	b.n	8005894 <prvInsertBlockIntoFreeList+0x14>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	429a      	cmp	r2, r3
 800589c:	d8f7      	bhi.n	800588e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4413      	add	r3, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d108      	bne.n	80058c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	441a      	add	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	441a      	add	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d118      	bne.n	8005908 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	4b15      	ldr	r3, [pc, #84]	@ (8005930 <prvInsertBlockIntoFreeList+0xb0>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d00d      	beq.n	80058fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	441a      	add	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	e008      	b.n	8005910 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80058fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005930 <prvInsertBlockIntoFreeList+0xb0>)
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	e003      	b.n	8005910 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	429a      	cmp	r2, r3
 8005916:	d002      	beq.n	800591e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	20001064 	.word	0x20001064
 8005930:	2000106c 	.word	0x2000106c

08005934 <rand>:
 8005934:	4b16      	ldr	r3, [pc, #88]	@ (8005990 <rand+0x5c>)
 8005936:	b510      	push	{r4, lr}
 8005938:	681c      	ldr	r4, [r3, #0]
 800593a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800593c:	b9b3      	cbnz	r3, 800596c <rand+0x38>
 800593e:	2018      	movs	r0, #24
 8005940:	f000 fa50 	bl	8005de4 <malloc>
 8005944:	4602      	mov	r2, r0
 8005946:	6320      	str	r0, [r4, #48]	@ 0x30
 8005948:	b920      	cbnz	r0, 8005954 <rand+0x20>
 800594a:	4b12      	ldr	r3, [pc, #72]	@ (8005994 <rand+0x60>)
 800594c:	4812      	ldr	r0, [pc, #72]	@ (8005998 <rand+0x64>)
 800594e:	2152      	movs	r1, #82	@ 0x52
 8005950:	f000 f9e0 	bl	8005d14 <__assert_func>
 8005954:	4911      	ldr	r1, [pc, #68]	@ (800599c <rand+0x68>)
 8005956:	4b12      	ldr	r3, [pc, #72]	@ (80059a0 <rand+0x6c>)
 8005958:	e9c0 1300 	strd	r1, r3, [r0]
 800595c:	4b11      	ldr	r3, [pc, #68]	@ (80059a4 <rand+0x70>)
 800595e:	6083      	str	r3, [r0, #8]
 8005960:	230b      	movs	r3, #11
 8005962:	8183      	strh	r3, [r0, #12]
 8005964:	2100      	movs	r1, #0
 8005966:	2001      	movs	r0, #1
 8005968:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800596c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800596e:	480e      	ldr	r0, [pc, #56]	@ (80059a8 <rand+0x74>)
 8005970:	690b      	ldr	r3, [r1, #16]
 8005972:	694c      	ldr	r4, [r1, #20]
 8005974:	4a0d      	ldr	r2, [pc, #52]	@ (80059ac <rand+0x78>)
 8005976:	4358      	muls	r0, r3
 8005978:	fb02 0004 	mla	r0, r2, r4, r0
 800597c:	fba3 3202 	umull	r3, r2, r3, r2
 8005980:	3301      	adds	r3, #1
 8005982:	eb40 0002 	adc.w	r0, r0, r2
 8005986:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800598a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800598e:	bd10      	pop	{r4, pc}
 8005990:	2000001c 	.word	0x2000001c
 8005994:	08006dac 	.word	0x08006dac
 8005998:	08006dc3 	.word	0x08006dc3
 800599c:	abcd330e 	.word	0xabcd330e
 80059a0:	e66d1234 	.word	0xe66d1234
 80059a4:	0005deec 	.word	0x0005deec
 80059a8:	5851f42d 	.word	0x5851f42d
 80059ac:	4c957f2d 	.word	0x4c957f2d

080059b0 <std>:
 80059b0:	2300      	movs	r3, #0
 80059b2:	b510      	push	{r4, lr}
 80059b4:	4604      	mov	r4, r0
 80059b6:	e9c0 3300 	strd	r3, r3, [r0]
 80059ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059be:	6083      	str	r3, [r0, #8]
 80059c0:	8181      	strh	r1, [r0, #12]
 80059c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80059c4:	81c2      	strh	r2, [r0, #14]
 80059c6:	6183      	str	r3, [r0, #24]
 80059c8:	4619      	mov	r1, r3
 80059ca:	2208      	movs	r2, #8
 80059cc:	305c      	adds	r0, #92	@ 0x5c
 80059ce:	f000 f916 	bl	8005bfe <memset>
 80059d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005a08 <std+0x58>)
 80059d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80059d6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a0c <std+0x5c>)
 80059d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059da:	4b0d      	ldr	r3, [pc, #52]	@ (8005a10 <std+0x60>)
 80059dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059de:	4b0d      	ldr	r3, [pc, #52]	@ (8005a14 <std+0x64>)
 80059e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80059e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005a18 <std+0x68>)
 80059e4:	6224      	str	r4, [r4, #32]
 80059e6:	429c      	cmp	r4, r3
 80059e8:	d006      	beq.n	80059f8 <std+0x48>
 80059ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059ee:	4294      	cmp	r4, r2
 80059f0:	d002      	beq.n	80059f8 <std+0x48>
 80059f2:	33d0      	adds	r3, #208	@ 0xd0
 80059f4:	429c      	cmp	r4, r3
 80059f6:	d105      	bne.n	8005a04 <std+0x54>
 80059f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a00:	f000 b976 	b.w	8005cf0 <__retarget_lock_init_recursive>
 8005a04:	bd10      	pop	{r4, pc}
 8005a06:	bf00      	nop
 8005a08:	08005b79 	.word	0x08005b79
 8005a0c:	08005b9b 	.word	0x08005b9b
 8005a10:	08005bd3 	.word	0x08005bd3
 8005a14:	08005bf7 	.word	0x08005bf7
 8005a18:	20001084 	.word	0x20001084

08005a1c <stdio_exit_handler>:
 8005a1c:	4a02      	ldr	r2, [pc, #8]	@ (8005a28 <stdio_exit_handler+0xc>)
 8005a1e:	4903      	ldr	r1, [pc, #12]	@ (8005a2c <stdio_exit_handler+0x10>)
 8005a20:	4803      	ldr	r0, [pc, #12]	@ (8005a30 <stdio_exit_handler+0x14>)
 8005a22:	f000 b869 	b.w	8005af8 <_fwalk_sglue>
 8005a26:	bf00      	nop
 8005a28:	20000010 	.word	0x20000010
 8005a2c:	08006621 	.word	0x08006621
 8005a30:	20000020 	.word	0x20000020

08005a34 <cleanup_stdio>:
 8005a34:	6841      	ldr	r1, [r0, #4]
 8005a36:	4b0c      	ldr	r3, [pc, #48]	@ (8005a68 <cleanup_stdio+0x34>)
 8005a38:	4299      	cmp	r1, r3
 8005a3a:	b510      	push	{r4, lr}
 8005a3c:	4604      	mov	r4, r0
 8005a3e:	d001      	beq.n	8005a44 <cleanup_stdio+0x10>
 8005a40:	f000 fdee 	bl	8006620 <_fflush_r>
 8005a44:	68a1      	ldr	r1, [r4, #8]
 8005a46:	4b09      	ldr	r3, [pc, #36]	@ (8005a6c <cleanup_stdio+0x38>)
 8005a48:	4299      	cmp	r1, r3
 8005a4a:	d002      	beq.n	8005a52 <cleanup_stdio+0x1e>
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f000 fde7 	bl	8006620 <_fflush_r>
 8005a52:	68e1      	ldr	r1, [r4, #12]
 8005a54:	4b06      	ldr	r3, [pc, #24]	@ (8005a70 <cleanup_stdio+0x3c>)
 8005a56:	4299      	cmp	r1, r3
 8005a58:	d004      	beq.n	8005a64 <cleanup_stdio+0x30>
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a60:	f000 bdde 	b.w	8006620 <_fflush_r>
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	bf00      	nop
 8005a68:	20001084 	.word	0x20001084
 8005a6c:	200010ec 	.word	0x200010ec
 8005a70:	20001154 	.word	0x20001154

08005a74 <global_stdio_init.part.0>:
 8005a74:	b510      	push	{r4, lr}
 8005a76:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa4 <global_stdio_init.part.0+0x30>)
 8005a78:	4c0b      	ldr	r4, [pc, #44]	@ (8005aa8 <global_stdio_init.part.0+0x34>)
 8005a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8005aac <global_stdio_init.part.0+0x38>)
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	4620      	mov	r0, r4
 8005a80:	2200      	movs	r2, #0
 8005a82:	2104      	movs	r1, #4
 8005a84:	f7ff ff94 	bl	80059b0 <std>
 8005a88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	2109      	movs	r1, #9
 8005a90:	f7ff ff8e 	bl	80059b0 <std>
 8005a94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a98:	2202      	movs	r2, #2
 8005a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a9e:	2112      	movs	r1, #18
 8005aa0:	f7ff bf86 	b.w	80059b0 <std>
 8005aa4:	200011bc 	.word	0x200011bc
 8005aa8:	20001084 	.word	0x20001084
 8005aac:	08005a1d 	.word	0x08005a1d

08005ab0 <__sfp_lock_acquire>:
 8005ab0:	4801      	ldr	r0, [pc, #4]	@ (8005ab8 <__sfp_lock_acquire+0x8>)
 8005ab2:	f000 b91e 	b.w	8005cf2 <__retarget_lock_acquire_recursive>
 8005ab6:	bf00      	nop
 8005ab8:	200011c5 	.word	0x200011c5

08005abc <__sfp_lock_release>:
 8005abc:	4801      	ldr	r0, [pc, #4]	@ (8005ac4 <__sfp_lock_release+0x8>)
 8005abe:	f000 b919 	b.w	8005cf4 <__retarget_lock_release_recursive>
 8005ac2:	bf00      	nop
 8005ac4:	200011c5 	.word	0x200011c5

08005ac8 <__sinit>:
 8005ac8:	b510      	push	{r4, lr}
 8005aca:	4604      	mov	r4, r0
 8005acc:	f7ff fff0 	bl	8005ab0 <__sfp_lock_acquire>
 8005ad0:	6a23      	ldr	r3, [r4, #32]
 8005ad2:	b11b      	cbz	r3, 8005adc <__sinit+0x14>
 8005ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad8:	f7ff bff0 	b.w	8005abc <__sfp_lock_release>
 8005adc:	4b04      	ldr	r3, [pc, #16]	@ (8005af0 <__sinit+0x28>)
 8005ade:	6223      	str	r3, [r4, #32]
 8005ae0:	4b04      	ldr	r3, [pc, #16]	@ (8005af4 <__sinit+0x2c>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1f5      	bne.n	8005ad4 <__sinit+0xc>
 8005ae8:	f7ff ffc4 	bl	8005a74 <global_stdio_init.part.0>
 8005aec:	e7f2      	b.n	8005ad4 <__sinit+0xc>
 8005aee:	bf00      	nop
 8005af0:	08005a35 	.word	0x08005a35
 8005af4:	200011bc 	.word	0x200011bc

08005af8 <_fwalk_sglue>:
 8005af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005afc:	4607      	mov	r7, r0
 8005afe:	4688      	mov	r8, r1
 8005b00:	4614      	mov	r4, r2
 8005b02:	2600      	movs	r6, #0
 8005b04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b08:	f1b9 0901 	subs.w	r9, r9, #1
 8005b0c:	d505      	bpl.n	8005b1a <_fwalk_sglue+0x22>
 8005b0e:	6824      	ldr	r4, [r4, #0]
 8005b10:	2c00      	cmp	r4, #0
 8005b12:	d1f7      	bne.n	8005b04 <_fwalk_sglue+0xc>
 8005b14:	4630      	mov	r0, r6
 8005b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b1a:	89ab      	ldrh	r3, [r5, #12]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d907      	bls.n	8005b30 <_fwalk_sglue+0x38>
 8005b20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b24:	3301      	adds	r3, #1
 8005b26:	d003      	beq.n	8005b30 <_fwalk_sglue+0x38>
 8005b28:	4629      	mov	r1, r5
 8005b2a:	4638      	mov	r0, r7
 8005b2c:	47c0      	blx	r8
 8005b2e:	4306      	orrs	r6, r0
 8005b30:	3568      	adds	r5, #104	@ 0x68
 8005b32:	e7e9      	b.n	8005b08 <_fwalk_sglue+0x10>

08005b34 <siprintf>:
 8005b34:	b40e      	push	{r1, r2, r3}
 8005b36:	b510      	push	{r4, lr}
 8005b38:	b09d      	sub	sp, #116	@ 0x74
 8005b3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b3c:	9002      	str	r0, [sp, #8]
 8005b3e:	9006      	str	r0, [sp, #24]
 8005b40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b44:	480a      	ldr	r0, [pc, #40]	@ (8005b70 <siprintf+0x3c>)
 8005b46:	9107      	str	r1, [sp, #28]
 8005b48:	9104      	str	r1, [sp, #16]
 8005b4a:	490a      	ldr	r1, [pc, #40]	@ (8005b74 <siprintf+0x40>)
 8005b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b50:	9105      	str	r1, [sp, #20]
 8005b52:	2400      	movs	r4, #0
 8005b54:	a902      	add	r1, sp, #8
 8005b56:	6800      	ldr	r0, [r0, #0]
 8005b58:	9301      	str	r3, [sp, #4]
 8005b5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b5c:	f000 fa54 	bl	8006008 <_svfiprintf_r>
 8005b60:	9b02      	ldr	r3, [sp, #8]
 8005b62:	701c      	strb	r4, [r3, #0]
 8005b64:	b01d      	add	sp, #116	@ 0x74
 8005b66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b6a:	b003      	add	sp, #12
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	2000001c 	.word	0x2000001c
 8005b74:	ffff0208 	.word	0xffff0208

08005b78 <__sread>:
 8005b78:	b510      	push	{r4, lr}
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b80:	f000 f868 	bl	8005c54 <_read_r>
 8005b84:	2800      	cmp	r0, #0
 8005b86:	bfab      	itete	ge
 8005b88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b8a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b8c:	181b      	addge	r3, r3, r0
 8005b8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b92:	bfac      	ite	ge
 8005b94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b96:	81a3      	strhlt	r3, [r4, #12]
 8005b98:	bd10      	pop	{r4, pc}

08005b9a <__swrite>:
 8005b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9e:	461f      	mov	r7, r3
 8005ba0:	898b      	ldrh	r3, [r1, #12]
 8005ba2:	05db      	lsls	r3, r3, #23
 8005ba4:	4605      	mov	r5, r0
 8005ba6:	460c      	mov	r4, r1
 8005ba8:	4616      	mov	r6, r2
 8005baa:	d505      	bpl.n	8005bb8 <__swrite+0x1e>
 8005bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f000 f83c 	bl	8005c30 <_lseek_r>
 8005bb8:	89a3      	ldrh	r3, [r4, #12]
 8005bba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bc2:	81a3      	strh	r3, [r4, #12]
 8005bc4:	4632      	mov	r2, r6
 8005bc6:	463b      	mov	r3, r7
 8005bc8:	4628      	mov	r0, r5
 8005bca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bce:	f000 b853 	b.w	8005c78 <_write_r>

08005bd2 <__sseek>:
 8005bd2:	b510      	push	{r4, lr}
 8005bd4:	460c      	mov	r4, r1
 8005bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bda:	f000 f829 	bl	8005c30 <_lseek_r>
 8005bde:	1c43      	adds	r3, r0, #1
 8005be0:	89a3      	ldrh	r3, [r4, #12]
 8005be2:	bf15      	itete	ne
 8005be4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005be6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bee:	81a3      	strheq	r3, [r4, #12]
 8005bf0:	bf18      	it	ne
 8005bf2:	81a3      	strhne	r3, [r4, #12]
 8005bf4:	bd10      	pop	{r4, pc}

08005bf6 <__sclose>:
 8005bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bfa:	f000 b809 	b.w	8005c10 <_close_r>

08005bfe <memset>:
 8005bfe:	4402      	add	r2, r0
 8005c00:	4603      	mov	r3, r0
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d100      	bne.n	8005c08 <memset+0xa>
 8005c06:	4770      	bx	lr
 8005c08:	f803 1b01 	strb.w	r1, [r3], #1
 8005c0c:	e7f9      	b.n	8005c02 <memset+0x4>
	...

08005c10 <_close_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4d06      	ldr	r5, [pc, #24]	@ (8005c2c <_close_r+0x1c>)
 8005c14:	2300      	movs	r3, #0
 8005c16:	4604      	mov	r4, r0
 8005c18:	4608      	mov	r0, r1
 8005c1a:	602b      	str	r3, [r5, #0]
 8005c1c:	f7fa ffe4 	bl	8000be8 <_close>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_close_r+0x1a>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_close_r+0x1a>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	200011c0 	.word	0x200011c0

08005c30 <_lseek_r>:
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	4d07      	ldr	r5, [pc, #28]	@ (8005c50 <_lseek_r+0x20>)
 8005c34:	4604      	mov	r4, r0
 8005c36:	4608      	mov	r0, r1
 8005c38:	4611      	mov	r1, r2
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	602a      	str	r2, [r5, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	f7fa fff9 	bl	8000c36 <_lseek>
 8005c44:	1c43      	adds	r3, r0, #1
 8005c46:	d102      	bne.n	8005c4e <_lseek_r+0x1e>
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	b103      	cbz	r3, 8005c4e <_lseek_r+0x1e>
 8005c4c:	6023      	str	r3, [r4, #0]
 8005c4e:	bd38      	pop	{r3, r4, r5, pc}
 8005c50:	200011c0 	.word	0x200011c0

08005c54 <_read_r>:
 8005c54:	b538      	push	{r3, r4, r5, lr}
 8005c56:	4d07      	ldr	r5, [pc, #28]	@ (8005c74 <_read_r+0x20>)
 8005c58:	4604      	mov	r4, r0
 8005c5a:	4608      	mov	r0, r1
 8005c5c:	4611      	mov	r1, r2
 8005c5e:	2200      	movs	r2, #0
 8005c60:	602a      	str	r2, [r5, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f7fa ff87 	bl	8000b76 <_read>
 8005c68:	1c43      	adds	r3, r0, #1
 8005c6a:	d102      	bne.n	8005c72 <_read_r+0x1e>
 8005c6c:	682b      	ldr	r3, [r5, #0]
 8005c6e:	b103      	cbz	r3, 8005c72 <_read_r+0x1e>
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	bd38      	pop	{r3, r4, r5, pc}
 8005c74:	200011c0 	.word	0x200011c0

08005c78 <_write_r>:
 8005c78:	b538      	push	{r3, r4, r5, lr}
 8005c7a:	4d07      	ldr	r5, [pc, #28]	@ (8005c98 <_write_r+0x20>)
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	4608      	mov	r0, r1
 8005c80:	4611      	mov	r1, r2
 8005c82:	2200      	movs	r2, #0
 8005c84:	602a      	str	r2, [r5, #0]
 8005c86:	461a      	mov	r2, r3
 8005c88:	f7fa ff92 	bl	8000bb0 <_write>
 8005c8c:	1c43      	adds	r3, r0, #1
 8005c8e:	d102      	bne.n	8005c96 <_write_r+0x1e>
 8005c90:	682b      	ldr	r3, [r5, #0]
 8005c92:	b103      	cbz	r3, 8005c96 <_write_r+0x1e>
 8005c94:	6023      	str	r3, [r4, #0]
 8005c96:	bd38      	pop	{r3, r4, r5, pc}
 8005c98:	200011c0 	.word	0x200011c0

08005c9c <__errno>:
 8005c9c:	4b01      	ldr	r3, [pc, #4]	@ (8005ca4 <__errno+0x8>)
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	2000001c 	.word	0x2000001c

08005ca8 <__libc_init_array>:
 8005ca8:	b570      	push	{r4, r5, r6, lr}
 8005caa:	4d0d      	ldr	r5, [pc, #52]	@ (8005ce0 <__libc_init_array+0x38>)
 8005cac:	4c0d      	ldr	r4, [pc, #52]	@ (8005ce4 <__libc_init_array+0x3c>)
 8005cae:	1b64      	subs	r4, r4, r5
 8005cb0:	10a4      	asrs	r4, r4, #2
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	42a6      	cmp	r6, r4
 8005cb6:	d109      	bne.n	8005ccc <__libc_init_array+0x24>
 8005cb8:	4d0b      	ldr	r5, [pc, #44]	@ (8005ce8 <__libc_init_array+0x40>)
 8005cba:	4c0c      	ldr	r4, [pc, #48]	@ (8005cec <__libc_init_array+0x44>)
 8005cbc:	f000 ffee 	bl	8006c9c <_init>
 8005cc0:	1b64      	subs	r4, r4, r5
 8005cc2:	10a4      	asrs	r4, r4, #2
 8005cc4:	2600      	movs	r6, #0
 8005cc6:	42a6      	cmp	r6, r4
 8005cc8:	d105      	bne.n	8005cd6 <__libc_init_array+0x2e>
 8005cca:	bd70      	pop	{r4, r5, r6, pc}
 8005ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cd0:	4798      	blx	r3
 8005cd2:	3601      	adds	r6, #1
 8005cd4:	e7ee      	b.n	8005cb4 <__libc_init_array+0xc>
 8005cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cda:	4798      	blx	r3
 8005cdc:	3601      	adds	r6, #1
 8005cde:	e7f2      	b.n	8005cc6 <__libc_init_array+0x1e>
 8005ce0:	08006e94 	.word	0x08006e94
 8005ce4:	08006e94 	.word	0x08006e94
 8005ce8:	08006e94 	.word	0x08006e94
 8005cec:	08006e98 	.word	0x08006e98

08005cf0 <__retarget_lock_init_recursive>:
 8005cf0:	4770      	bx	lr

08005cf2 <__retarget_lock_acquire_recursive>:
 8005cf2:	4770      	bx	lr

08005cf4 <__retarget_lock_release_recursive>:
 8005cf4:	4770      	bx	lr

08005cf6 <memcpy>:
 8005cf6:	440a      	add	r2, r1
 8005cf8:	4291      	cmp	r1, r2
 8005cfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cfe:	d100      	bne.n	8005d02 <memcpy+0xc>
 8005d00:	4770      	bx	lr
 8005d02:	b510      	push	{r4, lr}
 8005d04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d0c:	4291      	cmp	r1, r2
 8005d0e:	d1f9      	bne.n	8005d04 <memcpy+0xe>
 8005d10:	bd10      	pop	{r4, pc}
	...

08005d14 <__assert_func>:
 8005d14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d16:	4614      	mov	r4, r2
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4b09      	ldr	r3, [pc, #36]	@ (8005d40 <__assert_func+0x2c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4605      	mov	r5, r0
 8005d20:	68d8      	ldr	r0, [r3, #12]
 8005d22:	b14c      	cbz	r4, 8005d38 <__assert_func+0x24>
 8005d24:	4b07      	ldr	r3, [pc, #28]	@ (8005d44 <__assert_func+0x30>)
 8005d26:	9100      	str	r1, [sp, #0]
 8005d28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d2c:	4906      	ldr	r1, [pc, #24]	@ (8005d48 <__assert_func+0x34>)
 8005d2e:	462b      	mov	r3, r5
 8005d30:	f000 fc9e 	bl	8006670 <fiprintf>
 8005d34:	f000 fcd8 	bl	80066e8 <abort>
 8005d38:	4b04      	ldr	r3, [pc, #16]	@ (8005d4c <__assert_func+0x38>)
 8005d3a:	461c      	mov	r4, r3
 8005d3c:	e7f3      	b.n	8005d26 <__assert_func+0x12>
 8005d3e:	bf00      	nop
 8005d40:	2000001c 	.word	0x2000001c
 8005d44:	08006e1b 	.word	0x08006e1b
 8005d48:	08006e28 	.word	0x08006e28
 8005d4c:	08006e56 	.word	0x08006e56

08005d50 <_free_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4605      	mov	r5, r0
 8005d54:	2900      	cmp	r1, #0
 8005d56:	d041      	beq.n	8005ddc <_free_r+0x8c>
 8005d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d5c:	1f0c      	subs	r4, r1, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	bfb8      	it	lt
 8005d62:	18e4      	addlt	r4, r4, r3
 8005d64:	f000 f8e8 	bl	8005f38 <__malloc_lock>
 8005d68:	4a1d      	ldr	r2, [pc, #116]	@ (8005de0 <_free_r+0x90>)
 8005d6a:	6813      	ldr	r3, [r2, #0]
 8005d6c:	b933      	cbnz	r3, 8005d7c <_free_r+0x2c>
 8005d6e:	6063      	str	r3, [r4, #4]
 8005d70:	6014      	str	r4, [r2, #0]
 8005d72:	4628      	mov	r0, r5
 8005d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d78:	f000 b8e4 	b.w	8005f44 <__malloc_unlock>
 8005d7c:	42a3      	cmp	r3, r4
 8005d7e:	d908      	bls.n	8005d92 <_free_r+0x42>
 8005d80:	6820      	ldr	r0, [r4, #0]
 8005d82:	1821      	adds	r1, r4, r0
 8005d84:	428b      	cmp	r3, r1
 8005d86:	bf01      	itttt	eq
 8005d88:	6819      	ldreq	r1, [r3, #0]
 8005d8a:	685b      	ldreq	r3, [r3, #4]
 8005d8c:	1809      	addeq	r1, r1, r0
 8005d8e:	6021      	streq	r1, [r4, #0]
 8005d90:	e7ed      	b.n	8005d6e <_free_r+0x1e>
 8005d92:	461a      	mov	r2, r3
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	b10b      	cbz	r3, 8005d9c <_free_r+0x4c>
 8005d98:	42a3      	cmp	r3, r4
 8005d9a:	d9fa      	bls.n	8005d92 <_free_r+0x42>
 8005d9c:	6811      	ldr	r1, [r2, #0]
 8005d9e:	1850      	adds	r0, r2, r1
 8005da0:	42a0      	cmp	r0, r4
 8005da2:	d10b      	bne.n	8005dbc <_free_r+0x6c>
 8005da4:	6820      	ldr	r0, [r4, #0]
 8005da6:	4401      	add	r1, r0
 8005da8:	1850      	adds	r0, r2, r1
 8005daa:	4283      	cmp	r3, r0
 8005dac:	6011      	str	r1, [r2, #0]
 8005dae:	d1e0      	bne.n	8005d72 <_free_r+0x22>
 8005db0:	6818      	ldr	r0, [r3, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	6053      	str	r3, [r2, #4]
 8005db6:	4408      	add	r0, r1
 8005db8:	6010      	str	r0, [r2, #0]
 8005dba:	e7da      	b.n	8005d72 <_free_r+0x22>
 8005dbc:	d902      	bls.n	8005dc4 <_free_r+0x74>
 8005dbe:	230c      	movs	r3, #12
 8005dc0:	602b      	str	r3, [r5, #0]
 8005dc2:	e7d6      	b.n	8005d72 <_free_r+0x22>
 8005dc4:	6820      	ldr	r0, [r4, #0]
 8005dc6:	1821      	adds	r1, r4, r0
 8005dc8:	428b      	cmp	r3, r1
 8005dca:	bf04      	itt	eq
 8005dcc:	6819      	ldreq	r1, [r3, #0]
 8005dce:	685b      	ldreq	r3, [r3, #4]
 8005dd0:	6063      	str	r3, [r4, #4]
 8005dd2:	bf04      	itt	eq
 8005dd4:	1809      	addeq	r1, r1, r0
 8005dd6:	6021      	streq	r1, [r4, #0]
 8005dd8:	6054      	str	r4, [r2, #4]
 8005dda:	e7ca      	b.n	8005d72 <_free_r+0x22>
 8005ddc:	bd38      	pop	{r3, r4, r5, pc}
 8005dde:	bf00      	nop
 8005de0:	200011cc 	.word	0x200011cc

08005de4 <malloc>:
 8005de4:	4b02      	ldr	r3, [pc, #8]	@ (8005df0 <malloc+0xc>)
 8005de6:	4601      	mov	r1, r0
 8005de8:	6818      	ldr	r0, [r3, #0]
 8005dea:	f000 b825 	b.w	8005e38 <_malloc_r>
 8005dee:	bf00      	nop
 8005df0:	2000001c 	.word	0x2000001c

08005df4 <sbrk_aligned>:
 8005df4:	b570      	push	{r4, r5, r6, lr}
 8005df6:	4e0f      	ldr	r6, [pc, #60]	@ (8005e34 <sbrk_aligned+0x40>)
 8005df8:	460c      	mov	r4, r1
 8005dfa:	6831      	ldr	r1, [r6, #0]
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	b911      	cbnz	r1, 8005e06 <sbrk_aligned+0x12>
 8005e00:	f000 fc62 	bl	80066c8 <_sbrk_r>
 8005e04:	6030      	str	r0, [r6, #0]
 8005e06:	4621      	mov	r1, r4
 8005e08:	4628      	mov	r0, r5
 8005e0a:	f000 fc5d 	bl	80066c8 <_sbrk_r>
 8005e0e:	1c43      	adds	r3, r0, #1
 8005e10:	d103      	bne.n	8005e1a <sbrk_aligned+0x26>
 8005e12:	f04f 34ff 	mov.w	r4, #4294967295
 8005e16:	4620      	mov	r0, r4
 8005e18:	bd70      	pop	{r4, r5, r6, pc}
 8005e1a:	1cc4      	adds	r4, r0, #3
 8005e1c:	f024 0403 	bic.w	r4, r4, #3
 8005e20:	42a0      	cmp	r0, r4
 8005e22:	d0f8      	beq.n	8005e16 <sbrk_aligned+0x22>
 8005e24:	1a21      	subs	r1, r4, r0
 8005e26:	4628      	mov	r0, r5
 8005e28:	f000 fc4e 	bl	80066c8 <_sbrk_r>
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	d1f2      	bne.n	8005e16 <sbrk_aligned+0x22>
 8005e30:	e7ef      	b.n	8005e12 <sbrk_aligned+0x1e>
 8005e32:	bf00      	nop
 8005e34:	200011c8 	.word	0x200011c8

08005e38 <_malloc_r>:
 8005e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e3c:	1ccd      	adds	r5, r1, #3
 8005e3e:	f025 0503 	bic.w	r5, r5, #3
 8005e42:	3508      	adds	r5, #8
 8005e44:	2d0c      	cmp	r5, #12
 8005e46:	bf38      	it	cc
 8005e48:	250c      	movcc	r5, #12
 8005e4a:	2d00      	cmp	r5, #0
 8005e4c:	4606      	mov	r6, r0
 8005e4e:	db01      	blt.n	8005e54 <_malloc_r+0x1c>
 8005e50:	42a9      	cmp	r1, r5
 8005e52:	d904      	bls.n	8005e5e <_malloc_r+0x26>
 8005e54:	230c      	movs	r3, #12
 8005e56:	6033      	str	r3, [r6, #0]
 8005e58:	2000      	movs	r0, #0
 8005e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f34 <_malloc_r+0xfc>
 8005e62:	f000 f869 	bl	8005f38 <__malloc_lock>
 8005e66:	f8d8 3000 	ldr.w	r3, [r8]
 8005e6a:	461c      	mov	r4, r3
 8005e6c:	bb44      	cbnz	r4, 8005ec0 <_malloc_r+0x88>
 8005e6e:	4629      	mov	r1, r5
 8005e70:	4630      	mov	r0, r6
 8005e72:	f7ff ffbf 	bl	8005df4 <sbrk_aligned>
 8005e76:	1c43      	adds	r3, r0, #1
 8005e78:	4604      	mov	r4, r0
 8005e7a:	d158      	bne.n	8005f2e <_malloc_r+0xf6>
 8005e7c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e80:	4627      	mov	r7, r4
 8005e82:	2f00      	cmp	r7, #0
 8005e84:	d143      	bne.n	8005f0e <_malloc_r+0xd6>
 8005e86:	2c00      	cmp	r4, #0
 8005e88:	d04b      	beq.n	8005f22 <_malloc_r+0xea>
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	4630      	mov	r0, r6
 8005e90:	eb04 0903 	add.w	r9, r4, r3
 8005e94:	f000 fc18 	bl	80066c8 <_sbrk_r>
 8005e98:	4581      	cmp	r9, r0
 8005e9a:	d142      	bne.n	8005f22 <_malloc_r+0xea>
 8005e9c:	6821      	ldr	r1, [r4, #0]
 8005e9e:	1a6d      	subs	r5, r5, r1
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	4630      	mov	r0, r6
 8005ea4:	f7ff ffa6 	bl	8005df4 <sbrk_aligned>
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	d03a      	beq.n	8005f22 <_malloc_r+0xea>
 8005eac:	6823      	ldr	r3, [r4, #0]
 8005eae:	442b      	add	r3, r5
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	f8d8 3000 	ldr.w	r3, [r8]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	bb62      	cbnz	r2, 8005f14 <_malloc_r+0xdc>
 8005eba:	f8c8 7000 	str.w	r7, [r8]
 8005ebe:	e00f      	b.n	8005ee0 <_malloc_r+0xa8>
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	1b52      	subs	r2, r2, r5
 8005ec4:	d420      	bmi.n	8005f08 <_malloc_r+0xd0>
 8005ec6:	2a0b      	cmp	r2, #11
 8005ec8:	d917      	bls.n	8005efa <_malloc_r+0xc2>
 8005eca:	1961      	adds	r1, r4, r5
 8005ecc:	42a3      	cmp	r3, r4
 8005ece:	6025      	str	r5, [r4, #0]
 8005ed0:	bf18      	it	ne
 8005ed2:	6059      	strne	r1, [r3, #4]
 8005ed4:	6863      	ldr	r3, [r4, #4]
 8005ed6:	bf08      	it	eq
 8005ed8:	f8c8 1000 	streq.w	r1, [r8]
 8005edc:	5162      	str	r2, [r4, r5]
 8005ede:	604b      	str	r3, [r1, #4]
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	f000 f82f 	bl	8005f44 <__malloc_unlock>
 8005ee6:	f104 000b 	add.w	r0, r4, #11
 8005eea:	1d23      	adds	r3, r4, #4
 8005eec:	f020 0007 	bic.w	r0, r0, #7
 8005ef0:	1ac2      	subs	r2, r0, r3
 8005ef2:	bf1c      	itt	ne
 8005ef4:	1a1b      	subne	r3, r3, r0
 8005ef6:	50a3      	strne	r3, [r4, r2]
 8005ef8:	e7af      	b.n	8005e5a <_malloc_r+0x22>
 8005efa:	6862      	ldr	r2, [r4, #4]
 8005efc:	42a3      	cmp	r3, r4
 8005efe:	bf0c      	ite	eq
 8005f00:	f8c8 2000 	streq.w	r2, [r8]
 8005f04:	605a      	strne	r2, [r3, #4]
 8005f06:	e7eb      	b.n	8005ee0 <_malloc_r+0xa8>
 8005f08:	4623      	mov	r3, r4
 8005f0a:	6864      	ldr	r4, [r4, #4]
 8005f0c:	e7ae      	b.n	8005e6c <_malloc_r+0x34>
 8005f0e:	463c      	mov	r4, r7
 8005f10:	687f      	ldr	r7, [r7, #4]
 8005f12:	e7b6      	b.n	8005e82 <_malloc_r+0x4a>
 8005f14:	461a      	mov	r2, r3
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	d1fb      	bne.n	8005f14 <_malloc_r+0xdc>
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	6053      	str	r3, [r2, #4]
 8005f20:	e7de      	b.n	8005ee0 <_malloc_r+0xa8>
 8005f22:	230c      	movs	r3, #12
 8005f24:	6033      	str	r3, [r6, #0]
 8005f26:	4630      	mov	r0, r6
 8005f28:	f000 f80c 	bl	8005f44 <__malloc_unlock>
 8005f2c:	e794      	b.n	8005e58 <_malloc_r+0x20>
 8005f2e:	6005      	str	r5, [r0, #0]
 8005f30:	e7d6      	b.n	8005ee0 <_malloc_r+0xa8>
 8005f32:	bf00      	nop
 8005f34:	200011cc 	.word	0x200011cc

08005f38 <__malloc_lock>:
 8005f38:	4801      	ldr	r0, [pc, #4]	@ (8005f40 <__malloc_lock+0x8>)
 8005f3a:	f7ff beda 	b.w	8005cf2 <__retarget_lock_acquire_recursive>
 8005f3e:	bf00      	nop
 8005f40:	200011c4 	.word	0x200011c4

08005f44 <__malloc_unlock>:
 8005f44:	4801      	ldr	r0, [pc, #4]	@ (8005f4c <__malloc_unlock+0x8>)
 8005f46:	f7ff bed5 	b.w	8005cf4 <__retarget_lock_release_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	200011c4 	.word	0x200011c4

08005f50 <__ssputs_r>:
 8005f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f54:	688e      	ldr	r6, [r1, #8]
 8005f56:	461f      	mov	r7, r3
 8005f58:	42be      	cmp	r6, r7
 8005f5a:	680b      	ldr	r3, [r1, #0]
 8005f5c:	4682      	mov	sl, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	4690      	mov	r8, r2
 8005f62:	d82d      	bhi.n	8005fc0 <__ssputs_r+0x70>
 8005f64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f6c:	d026      	beq.n	8005fbc <__ssputs_r+0x6c>
 8005f6e:	6965      	ldr	r5, [r4, #20]
 8005f70:	6909      	ldr	r1, [r1, #16]
 8005f72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f76:	eba3 0901 	sub.w	r9, r3, r1
 8005f7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f7e:	1c7b      	adds	r3, r7, #1
 8005f80:	444b      	add	r3, r9
 8005f82:	106d      	asrs	r5, r5, #1
 8005f84:	429d      	cmp	r5, r3
 8005f86:	bf38      	it	cc
 8005f88:	461d      	movcc	r5, r3
 8005f8a:	0553      	lsls	r3, r2, #21
 8005f8c:	d527      	bpl.n	8005fde <__ssputs_r+0x8e>
 8005f8e:	4629      	mov	r1, r5
 8005f90:	f7ff ff52 	bl	8005e38 <_malloc_r>
 8005f94:	4606      	mov	r6, r0
 8005f96:	b360      	cbz	r0, 8005ff2 <__ssputs_r+0xa2>
 8005f98:	6921      	ldr	r1, [r4, #16]
 8005f9a:	464a      	mov	r2, r9
 8005f9c:	f7ff feab 	bl	8005cf6 <memcpy>
 8005fa0:	89a3      	ldrh	r3, [r4, #12]
 8005fa2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005faa:	81a3      	strh	r3, [r4, #12]
 8005fac:	6126      	str	r6, [r4, #16]
 8005fae:	6165      	str	r5, [r4, #20]
 8005fb0:	444e      	add	r6, r9
 8005fb2:	eba5 0509 	sub.w	r5, r5, r9
 8005fb6:	6026      	str	r6, [r4, #0]
 8005fb8:	60a5      	str	r5, [r4, #8]
 8005fba:	463e      	mov	r6, r7
 8005fbc:	42be      	cmp	r6, r7
 8005fbe:	d900      	bls.n	8005fc2 <__ssputs_r+0x72>
 8005fc0:	463e      	mov	r6, r7
 8005fc2:	6820      	ldr	r0, [r4, #0]
 8005fc4:	4632      	mov	r2, r6
 8005fc6:	4641      	mov	r1, r8
 8005fc8:	f000 fb64 	bl	8006694 <memmove>
 8005fcc:	68a3      	ldr	r3, [r4, #8]
 8005fce:	1b9b      	subs	r3, r3, r6
 8005fd0:	60a3      	str	r3, [r4, #8]
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	4433      	add	r3, r6
 8005fd6:	6023      	str	r3, [r4, #0]
 8005fd8:	2000      	movs	r0, #0
 8005fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fde:	462a      	mov	r2, r5
 8005fe0:	f000 fb89 	bl	80066f6 <_realloc_r>
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	d1e0      	bne.n	8005fac <__ssputs_r+0x5c>
 8005fea:	6921      	ldr	r1, [r4, #16]
 8005fec:	4650      	mov	r0, sl
 8005fee:	f7ff feaf 	bl	8005d50 <_free_r>
 8005ff2:	230c      	movs	r3, #12
 8005ff4:	f8ca 3000 	str.w	r3, [sl]
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ffe:	81a3      	strh	r3, [r4, #12]
 8006000:	f04f 30ff 	mov.w	r0, #4294967295
 8006004:	e7e9      	b.n	8005fda <__ssputs_r+0x8a>
	...

08006008 <_svfiprintf_r>:
 8006008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800600c:	4698      	mov	r8, r3
 800600e:	898b      	ldrh	r3, [r1, #12]
 8006010:	061b      	lsls	r3, r3, #24
 8006012:	b09d      	sub	sp, #116	@ 0x74
 8006014:	4607      	mov	r7, r0
 8006016:	460d      	mov	r5, r1
 8006018:	4614      	mov	r4, r2
 800601a:	d510      	bpl.n	800603e <_svfiprintf_r+0x36>
 800601c:	690b      	ldr	r3, [r1, #16]
 800601e:	b973      	cbnz	r3, 800603e <_svfiprintf_r+0x36>
 8006020:	2140      	movs	r1, #64	@ 0x40
 8006022:	f7ff ff09 	bl	8005e38 <_malloc_r>
 8006026:	6028      	str	r0, [r5, #0]
 8006028:	6128      	str	r0, [r5, #16]
 800602a:	b930      	cbnz	r0, 800603a <_svfiprintf_r+0x32>
 800602c:	230c      	movs	r3, #12
 800602e:	603b      	str	r3, [r7, #0]
 8006030:	f04f 30ff 	mov.w	r0, #4294967295
 8006034:	b01d      	add	sp, #116	@ 0x74
 8006036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603a:	2340      	movs	r3, #64	@ 0x40
 800603c:	616b      	str	r3, [r5, #20]
 800603e:	2300      	movs	r3, #0
 8006040:	9309      	str	r3, [sp, #36]	@ 0x24
 8006042:	2320      	movs	r3, #32
 8006044:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006048:	f8cd 800c 	str.w	r8, [sp, #12]
 800604c:	2330      	movs	r3, #48	@ 0x30
 800604e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80061ec <_svfiprintf_r+0x1e4>
 8006052:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006056:	f04f 0901 	mov.w	r9, #1
 800605a:	4623      	mov	r3, r4
 800605c:	469a      	mov	sl, r3
 800605e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006062:	b10a      	cbz	r2, 8006068 <_svfiprintf_r+0x60>
 8006064:	2a25      	cmp	r2, #37	@ 0x25
 8006066:	d1f9      	bne.n	800605c <_svfiprintf_r+0x54>
 8006068:	ebba 0b04 	subs.w	fp, sl, r4
 800606c:	d00b      	beq.n	8006086 <_svfiprintf_r+0x7e>
 800606e:	465b      	mov	r3, fp
 8006070:	4622      	mov	r2, r4
 8006072:	4629      	mov	r1, r5
 8006074:	4638      	mov	r0, r7
 8006076:	f7ff ff6b 	bl	8005f50 <__ssputs_r>
 800607a:	3001      	adds	r0, #1
 800607c:	f000 80a7 	beq.w	80061ce <_svfiprintf_r+0x1c6>
 8006080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006082:	445a      	add	r2, fp
 8006084:	9209      	str	r2, [sp, #36]	@ 0x24
 8006086:	f89a 3000 	ldrb.w	r3, [sl]
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 809f 	beq.w	80061ce <_svfiprintf_r+0x1c6>
 8006090:	2300      	movs	r3, #0
 8006092:	f04f 32ff 	mov.w	r2, #4294967295
 8006096:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800609a:	f10a 0a01 	add.w	sl, sl, #1
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	9307      	str	r3, [sp, #28]
 80060a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80060a8:	4654      	mov	r4, sl
 80060aa:	2205      	movs	r2, #5
 80060ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b0:	484e      	ldr	r0, [pc, #312]	@ (80061ec <_svfiprintf_r+0x1e4>)
 80060b2:	f7fa f895 	bl	80001e0 <memchr>
 80060b6:	9a04      	ldr	r2, [sp, #16]
 80060b8:	b9d8      	cbnz	r0, 80060f2 <_svfiprintf_r+0xea>
 80060ba:	06d0      	lsls	r0, r2, #27
 80060bc:	bf44      	itt	mi
 80060be:	2320      	movmi	r3, #32
 80060c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c4:	0711      	lsls	r1, r2, #28
 80060c6:	bf44      	itt	mi
 80060c8:	232b      	movmi	r3, #43	@ 0x2b
 80060ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060ce:	f89a 3000 	ldrb.w	r3, [sl]
 80060d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80060d4:	d015      	beq.n	8006102 <_svfiprintf_r+0xfa>
 80060d6:	9a07      	ldr	r2, [sp, #28]
 80060d8:	4654      	mov	r4, sl
 80060da:	2000      	movs	r0, #0
 80060dc:	f04f 0c0a 	mov.w	ip, #10
 80060e0:	4621      	mov	r1, r4
 80060e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060e6:	3b30      	subs	r3, #48	@ 0x30
 80060e8:	2b09      	cmp	r3, #9
 80060ea:	d94b      	bls.n	8006184 <_svfiprintf_r+0x17c>
 80060ec:	b1b0      	cbz	r0, 800611c <_svfiprintf_r+0x114>
 80060ee:	9207      	str	r2, [sp, #28]
 80060f0:	e014      	b.n	800611c <_svfiprintf_r+0x114>
 80060f2:	eba0 0308 	sub.w	r3, r0, r8
 80060f6:	fa09 f303 	lsl.w	r3, r9, r3
 80060fa:	4313      	orrs	r3, r2
 80060fc:	9304      	str	r3, [sp, #16]
 80060fe:	46a2      	mov	sl, r4
 8006100:	e7d2      	b.n	80060a8 <_svfiprintf_r+0xa0>
 8006102:	9b03      	ldr	r3, [sp, #12]
 8006104:	1d19      	adds	r1, r3, #4
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	9103      	str	r1, [sp, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	bfbb      	ittet	lt
 800610e:	425b      	neglt	r3, r3
 8006110:	f042 0202 	orrlt.w	r2, r2, #2
 8006114:	9307      	strge	r3, [sp, #28]
 8006116:	9307      	strlt	r3, [sp, #28]
 8006118:	bfb8      	it	lt
 800611a:	9204      	strlt	r2, [sp, #16]
 800611c:	7823      	ldrb	r3, [r4, #0]
 800611e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006120:	d10a      	bne.n	8006138 <_svfiprintf_r+0x130>
 8006122:	7863      	ldrb	r3, [r4, #1]
 8006124:	2b2a      	cmp	r3, #42	@ 0x2a
 8006126:	d132      	bne.n	800618e <_svfiprintf_r+0x186>
 8006128:	9b03      	ldr	r3, [sp, #12]
 800612a:	1d1a      	adds	r2, r3, #4
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	9203      	str	r2, [sp, #12]
 8006130:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006134:	3402      	adds	r4, #2
 8006136:	9305      	str	r3, [sp, #20]
 8006138:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80061fc <_svfiprintf_r+0x1f4>
 800613c:	7821      	ldrb	r1, [r4, #0]
 800613e:	2203      	movs	r2, #3
 8006140:	4650      	mov	r0, sl
 8006142:	f7fa f84d 	bl	80001e0 <memchr>
 8006146:	b138      	cbz	r0, 8006158 <_svfiprintf_r+0x150>
 8006148:	9b04      	ldr	r3, [sp, #16]
 800614a:	eba0 000a 	sub.w	r0, r0, sl
 800614e:	2240      	movs	r2, #64	@ 0x40
 8006150:	4082      	lsls	r2, r0
 8006152:	4313      	orrs	r3, r2
 8006154:	3401      	adds	r4, #1
 8006156:	9304      	str	r3, [sp, #16]
 8006158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800615c:	4824      	ldr	r0, [pc, #144]	@ (80061f0 <_svfiprintf_r+0x1e8>)
 800615e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006162:	2206      	movs	r2, #6
 8006164:	f7fa f83c 	bl	80001e0 <memchr>
 8006168:	2800      	cmp	r0, #0
 800616a:	d036      	beq.n	80061da <_svfiprintf_r+0x1d2>
 800616c:	4b21      	ldr	r3, [pc, #132]	@ (80061f4 <_svfiprintf_r+0x1ec>)
 800616e:	bb1b      	cbnz	r3, 80061b8 <_svfiprintf_r+0x1b0>
 8006170:	9b03      	ldr	r3, [sp, #12]
 8006172:	3307      	adds	r3, #7
 8006174:	f023 0307 	bic.w	r3, r3, #7
 8006178:	3308      	adds	r3, #8
 800617a:	9303      	str	r3, [sp, #12]
 800617c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800617e:	4433      	add	r3, r6
 8006180:	9309      	str	r3, [sp, #36]	@ 0x24
 8006182:	e76a      	b.n	800605a <_svfiprintf_r+0x52>
 8006184:	fb0c 3202 	mla	r2, ip, r2, r3
 8006188:	460c      	mov	r4, r1
 800618a:	2001      	movs	r0, #1
 800618c:	e7a8      	b.n	80060e0 <_svfiprintf_r+0xd8>
 800618e:	2300      	movs	r3, #0
 8006190:	3401      	adds	r4, #1
 8006192:	9305      	str	r3, [sp, #20]
 8006194:	4619      	mov	r1, r3
 8006196:	f04f 0c0a 	mov.w	ip, #10
 800619a:	4620      	mov	r0, r4
 800619c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061a0:	3a30      	subs	r2, #48	@ 0x30
 80061a2:	2a09      	cmp	r2, #9
 80061a4:	d903      	bls.n	80061ae <_svfiprintf_r+0x1a6>
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0c6      	beq.n	8006138 <_svfiprintf_r+0x130>
 80061aa:	9105      	str	r1, [sp, #20]
 80061ac:	e7c4      	b.n	8006138 <_svfiprintf_r+0x130>
 80061ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80061b2:	4604      	mov	r4, r0
 80061b4:	2301      	movs	r3, #1
 80061b6:	e7f0      	b.n	800619a <_svfiprintf_r+0x192>
 80061b8:	ab03      	add	r3, sp, #12
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	462a      	mov	r2, r5
 80061be:	4b0e      	ldr	r3, [pc, #56]	@ (80061f8 <_svfiprintf_r+0x1f0>)
 80061c0:	a904      	add	r1, sp, #16
 80061c2:	4638      	mov	r0, r7
 80061c4:	f3af 8000 	nop.w
 80061c8:	1c42      	adds	r2, r0, #1
 80061ca:	4606      	mov	r6, r0
 80061cc:	d1d6      	bne.n	800617c <_svfiprintf_r+0x174>
 80061ce:	89ab      	ldrh	r3, [r5, #12]
 80061d0:	065b      	lsls	r3, r3, #25
 80061d2:	f53f af2d 	bmi.w	8006030 <_svfiprintf_r+0x28>
 80061d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061d8:	e72c      	b.n	8006034 <_svfiprintf_r+0x2c>
 80061da:	ab03      	add	r3, sp, #12
 80061dc:	9300      	str	r3, [sp, #0]
 80061de:	462a      	mov	r2, r5
 80061e0:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <_svfiprintf_r+0x1f0>)
 80061e2:	a904      	add	r1, sp, #16
 80061e4:	4638      	mov	r0, r7
 80061e6:	f000 f879 	bl	80062dc <_printf_i>
 80061ea:	e7ed      	b.n	80061c8 <_svfiprintf_r+0x1c0>
 80061ec:	08006e57 	.word	0x08006e57
 80061f0:	08006e61 	.word	0x08006e61
 80061f4:	00000000 	.word	0x00000000
 80061f8:	08005f51 	.word	0x08005f51
 80061fc:	08006e5d 	.word	0x08006e5d

08006200 <_printf_common>:
 8006200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006204:	4616      	mov	r6, r2
 8006206:	4698      	mov	r8, r3
 8006208:	688a      	ldr	r2, [r1, #8]
 800620a:	690b      	ldr	r3, [r1, #16]
 800620c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006210:	4293      	cmp	r3, r2
 8006212:	bfb8      	it	lt
 8006214:	4613      	movlt	r3, r2
 8006216:	6033      	str	r3, [r6, #0]
 8006218:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800621c:	4607      	mov	r7, r0
 800621e:	460c      	mov	r4, r1
 8006220:	b10a      	cbz	r2, 8006226 <_printf_common+0x26>
 8006222:	3301      	adds	r3, #1
 8006224:	6033      	str	r3, [r6, #0]
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	0699      	lsls	r1, r3, #26
 800622a:	bf42      	ittt	mi
 800622c:	6833      	ldrmi	r3, [r6, #0]
 800622e:	3302      	addmi	r3, #2
 8006230:	6033      	strmi	r3, [r6, #0]
 8006232:	6825      	ldr	r5, [r4, #0]
 8006234:	f015 0506 	ands.w	r5, r5, #6
 8006238:	d106      	bne.n	8006248 <_printf_common+0x48>
 800623a:	f104 0a19 	add.w	sl, r4, #25
 800623e:	68e3      	ldr	r3, [r4, #12]
 8006240:	6832      	ldr	r2, [r6, #0]
 8006242:	1a9b      	subs	r3, r3, r2
 8006244:	42ab      	cmp	r3, r5
 8006246:	dc26      	bgt.n	8006296 <_printf_common+0x96>
 8006248:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800624c:	6822      	ldr	r2, [r4, #0]
 800624e:	3b00      	subs	r3, #0
 8006250:	bf18      	it	ne
 8006252:	2301      	movne	r3, #1
 8006254:	0692      	lsls	r2, r2, #26
 8006256:	d42b      	bmi.n	80062b0 <_printf_common+0xb0>
 8006258:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800625c:	4641      	mov	r1, r8
 800625e:	4638      	mov	r0, r7
 8006260:	47c8      	blx	r9
 8006262:	3001      	adds	r0, #1
 8006264:	d01e      	beq.n	80062a4 <_printf_common+0xa4>
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	6922      	ldr	r2, [r4, #16]
 800626a:	f003 0306 	and.w	r3, r3, #6
 800626e:	2b04      	cmp	r3, #4
 8006270:	bf02      	ittt	eq
 8006272:	68e5      	ldreq	r5, [r4, #12]
 8006274:	6833      	ldreq	r3, [r6, #0]
 8006276:	1aed      	subeq	r5, r5, r3
 8006278:	68a3      	ldr	r3, [r4, #8]
 800627a:	bf0c      	ite	eq
 800627c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006280:	2500      	movne	r5, #0
 8006282:	4293      	cmp	r3, r2
 8006284:	bfc4      	itt	gt
 8006286:	1a9b      	subgt	r3, r3, r2
 8006288:	18ed      	addgt	r5, r5, r3
 800628a:	2600      	movs	r6, #0
 800628c:	341a      	adds	r4, #26
 800628e:	42b5      	cmp	r5, r6
 8006290:	d11a      	bne.n	80062c8 <_printf_common+0xc8>
 8006292:	2000      	movs	r0, #0
 8006294:	e008      	b.n	80062a8 <_printf_common+0xa8>
 8006296:	2301      	movs	r3, #1
 8006298:	4652      	mov	r2, sl
 800629a:	4641      	mov	r1, r8
 800629c:	4638      	mov	r0, r7
 800629e:	47c8      	blx	r9
 80062a0:	3001      	adds	r0, #1
 80062a2:	d103      	bne.n	80062ac <_printf_common+0xac>
 80062a4:	f04f 30ff 	mov.w	r0, #4294967295
 80062a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ac:	3501      	adds	r5, #1
 80062ae:	e7c6      	b.n	800623e <_printf_common+0x3e>
 80062b0:	18e1      	adds	r1, r4, r3
 80062b2:	1c5a      	adds	r2, r3, #1
 80062b4:	2030      	movs	r0, #48	@ 0x30
 80062b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062ba:	4422      	add	r2, r4
 80062bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062c4:	3302      	adds	r3, #2
 80062c6:	e7c7      	b.n	8006258 <_printf_common+0x58>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4622      	mov	r2, r4
 80062cc:	4641      	mov	r1, r8
 80062ce:	4638      	mov	r0, r7
 80062d0:	47c8      	blx	r9
 80062d2:	3001      	adds	r0, #1
 80062d4:	d0e6      	beq.n	80062a4 <_printf_common+0xa4>
 80062d6:	3601      	adds	r6, #1
 80062d8:	e7d9      	b.n	800628e <_printf_common+0x8e>
	...

080062dc <_printf_i>:
 80062dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062e0:	7e0f      	ldrb	r7, [r1, #24]
 80062e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062e4:	2f78      	cmp	r7, #120	@ 0x78
 80062e6:	4691      	mov	r9, r2
 80062e8:	4680      	mov	r8, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	469a      	mov	sl, r3
 80062ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062f2:	d807      	bhi.n	8006304 <_printf_i+0x28>
 80062f4:	2f62      	cmp	r7, #98	@ 0x62
 80062f6:	d80a      	bhi.n	800630e <_printf_i+0x32>
 80062f8:	2f00      	cmp	r7, #0
 80062fa:	f000 80d1 	beq.w	80064a0 <_printf_i+0x1c4>
 80062fe:	2f58      	cmp	r7, #88	@ 0x58
 8006300:	f000 80b8 	beq.w	8006474 <_printf_i+0x198>
 8006304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800630c:	e03a      	b.n	8006384 <_printf_i+0xa8>
 800630e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006312:	2b15      	cmp	r3, #21
 8006314:	d8f6      	bhi.n	8006304 <_printf_i+0x28>
 8006316:	a101      	add	r1, pc, #4	@ (adr r1, 800631c <_printf_i+0x40>)
 8006318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800631c:	08006375 	.word	0x08006375
 8006320:	08006389 	.word	0x08006389
 8006324:	08006305 	.word	0x08006305
 8006328:	08006305 	.word	0x08006305
 800632c:	08006305 	.word	0x08006305
 8006330:	08006305 	.word	0x08006305
 8006334:	08006389 	.word	0x08006389
 8006338:	08006305 	.word	0x08006305
 800633c:	08006305 	.word	0x08006305
 8006340:	08006305 	.word	0x08006305
 8006344:	08006305 	.word	0x08006305
 8006348:	08006487 	.word	0x08006487
 800634c:	080063b3 	.word	0x080063b3
 8006350:	08006441 	.word	0x08006441
 8006354:	08006305 	.word	0x08006305
 8006358:	08006305 	.word	0x08006305
 800635c:	080064a9 	.word	0x080064a9
 8006360:	08006305 	.word	0x08006305
 8006364:	080063b3 	.word	0x080063b3
 8006368:	08006305 	.word	0x08006305
 800636c:	08006305 	.word	0x08006305
 8006370:	08006449 	.word	0x08006449
 8006374:	6833      	ldr	r3, [r6, #0]
 8006376:	1d1a      	adds	r2, r3, #4
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6032      	str	r2, [r6, #0]
 800637c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006384:	2301      	movs	r3, #1
 8006386:	e09c      	b.n	80064c2 <_printf_i+0x1e6>
 8006388:	6833      	ldr	r3, [r6, #0]
 800638a:	6820      	ldr	r0, [r4, #0]
 800638c:	1d19      	adds	r1, r3, #4
 800638e:	6031      	str	r1, [r6, #0]
 8006390:	0606      	lsls	r6, r0, #24
 8006392:	d501      	bpl.n	8006398 <_printf_i+0xbc>
 8006394:	681d      	ldr	r5, [r3, #0]
 8006396:	e003      	b.n	80063a0 <_printf_i+0xc4>
 8006398:	0645      	lsls	r5, r0, #25
 800639a:	d5fb      	bpl.n	8006394 <_printf_i+0xb8>
 800639c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063a0:	2d00      	cmp	r5, #0
 80063a2:	da03      	bge.n	80063ac <_printf_i+0xd0>
 80063a4:	232d      	movs	r3, #45	@ 0x2d
 80063a6:	426d      	negs	r5, r5
 80063a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ac:	4858      	ldr	r0, [pc, #352]	@ (8006510 <_printf_i+0x234>)
 80063ae:	230a      	movs	r3, #10
 80063b0:	e011      	b.n	80063d6 <_printf_i+0xfa>
 80063b2:	6821      	ldr	r1, [r4, #0]
 80063b4:	6833      	ldr	r3, [r6, #0]
 80063b6:	0608      	lsls	r0, r1, #24
 80063b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80063bc:	d402      	bmi.n	80063c4 <_printf_i+0xe8>
 80063be:	0649      	lsls	r1, r1, #25
 80063c0:	bf48      	it	mi
 80063c2:	b2ad      	uxthmi	r5, r5
 80063c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80063c6:	4852      	ldr	r0, [pc, #328]	@ (8006510 <_printf_i+0x234>)
 80063c8:	6033      	str	r3, [r6, #0]
 80063ca:	bf14      	ite	ne
 80063cc:	230a      	movne	r3, #10
 80063ce:	2308      	moveq	r3, #8
 80063d0:	2100      	movs	r1, #0
 80063d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063d6:	6866      	ldr	r6, [r4, #4]
 80063d8:	60a6      	str	r6, [r4, #8]
 80063da:	2e00      	cmp	r6, #0
 80063dc:	db05      	blt.n	80063ea <_printf_i+0x10e>
 80063de:	6821      	ldr	r1, [r4, #0]
 80063e0:	432e      	orrs	r6, r5
 80063e2:	f021 0104 	bic.w	r1, r1, #4
 80063e6:	6021      	str	r1, [r4, #0]
 80063e8:	d04b      	beq.n	8006482 <_printf_i+0x1a6>
 80063ea:	4616      	mov	r6, r2
 80063ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80063f0:	fb03 5711 	mls	r7, r3, r1, r5
 80063f4:	5dc7      	ldrb	r7, [r0, r7]
 80063f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063fa:	462f      	mov	r7, r5
 80063fc:	42bb      	cmp	r3, r7
 80063fe:	460d      	mov	r5, r1
 8006400:	d9f4      	bls.n	80063ec <_printf_i+0x110>
 8006402:	2b08      	cmp	r3, #8
 8006404:	d10b      	bne.n	800641e <_printf_i+0x142>
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	07df      	lsls	r7, r3, #31
 800640a:	d508      	bpl.n	800641e <_printf_i+0x142>
 800640c:	6923      	ldr	r3, [r4, #16]
 800640e:	6861      	ldr	r1, [r4, #4]
 8006410:	4299      	cmp	r1, r3
 8006412:	bfde      	ittt	le
 8006414:	2330      	movle	r3, #48	@ 0x30
 8006416:	f806 3c01 	strble.w	r3, [r6, #-1]
 800641a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800641e:	1b92      	subs	r2, r2, r6
 8006420:	6122      	str	r2, [r4, #16]
 8006422:	f8cd a000 	str.w	sl, [sp]
 8006426:	464b      	mov	r3, r9
 8006428:	aa03      	add	r2, sp, #12
 800642a:	4621      	mov	r1, r4
 800642c:	4640      	mov	r0, r8
 800642e:	f7ff fee7 	bl	8006200 <_printf_common>
 8006432:	3001      	adds	r0, #1
 8006434:	d14a      	bne.n	80064cc <_printf_i+0x1f0>
 8006436:	f04f 30ff 	mov.w	r0, #4294967295
 800643a:	b004      	add	sp, #16
 800643c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	f043 0320 	orr.w	r3, r3, #32
 8006446:	6023      	str	r3, [r4, #0]
 8006448:	4832      	ldr	r0, [pc, #200]	@ (8006514 <_printf_i+0x238>)
 800644a:	2778      	movs	r7, #120	@ 0x78
 800644c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	6831      	ldr	r1, [r6, #0]
 8006454:	061f      	lsls	r7, r3, #24
 8006456:	f851 5b04 	ldr.w	r5, [r1], #4
 800645a:	d402      	bmi.n	8006462 <_printf_i+0x186>
 800645c:	065f      	lsls	r7, r3, #25
 800645e:	bf48      	it	mi
 8006460:	b2ad      	uxthmi	r5, r5
 8006462:	6031      	str	r1, [r6, #0]
 8006464:	07d9      	lsls	r1, r3, #31
 8006466:	bf44      	itt	mi
 8006468:	f043 0320 	orrmi.w	r3, r3, #32
 800646c:	6023      	strmi	r3, [r4, #0]
 800646e:	b11d      	cbz	r5, 8006478 <_printf_i+0x19c>
 8006470:	2310      	movs	r3, #16
 8006472:	e7ad      	b.n	80063d0 <_printf_i+0xf4>
 8006474:	4826      	ldr	r0, [pc, #152]	@ (8006510 <_printf_i+0x234>)
 8006476:	e7e9      	b.n	800644c <_printf_i+0x170>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	f023 0320 	bic.w	r3, r3, #32
 800647e:	6023      	str	r3, [r4, #0]
 8006480:	e7f6      	b.n	8006470 <_printf_i+0x194>
 8006482:	4616      	mov	r6, r2
 8006484:	e7bd      	b.n	8006402 <_printf_i+0x126>
 8006486:	6833      	ldr	r3, [r6, #0]
 8006488:	6825      	ldr	r5, [r4, #0]
 800648a:	6961      	ldr	r1, [r4, #20]
 800648c:	1d18      	adds	r0, r3, #4
 800648e:	6030      	str	r0, [r6, #0]
 8006490:	062e      	lsls	r6, r5, #24
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	d501      	bpl.n	800649a <_printf_i+0x1be>
 8006496:	6019      	str	r1, [r3, #0]
 8006498:	e002      	b.n	80064a0 <_printf_i+0x1c4>
 800649a:	0668      	lsls	r0, r5, #25
 800649c:	d5fb      	bpl.n	8006496 <_printf_i+0x1ba>
 800649e:	8019      	strh	r1, [r3, #0]
 80064a0:	2300      	movs	r3, #0
 80064a2:	6123      	str	r3, [r4, #16]
 80064a4:	4616      	mov	r6, r2
 80064a6:	e7bc      	b.n	8006422 <_printf_i+0x146>
 80064a8:	6833      	ldr	r3, [r6, #0]
 80064aa:	1d1a      	adds	r2, r3, #4
 80064ac:	6032      	str	r2, [r6, #0]
 80064ae:	681e      	ldr	r6, [r3, #0]
 80064b0:	6862      	ldr	r2, [r4, #4]
 80064b2:	2100      	movs	r1, #0
 80064b4:	4630      	mov	r0, r6
 80064b6:	f7f9 fe93 	bl	80001e0 <memchr>
 80064ba:	b108      	cbz	r0, 80064c0 <_printf_i+0x1e4>
 80064bc:	1b80      	subs	r0, r0, r6
 80064be:	6060      	str	r0, [r4, #4]
 80064c0:	6863      	ldr	r3, [r4, #4]
 80064c2:	6123      	str	r3, [r4, #16]
 80064c4:	2300      	movs	r3, #0
 80064c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064ca:	e7aa      	b.n	8006422 <_printf_i+0x146>
 80064cc:	6923      	ldr	r3, [r4, #16]
 80064ce:	4632      	mov	r2, r6
 80064d0:	4649      	mov	r1, r9
 80064d2:	4640      	mov	r0, r8
 80064d4:	47d0      	blx	sl
 80064d6:	3001      	adds	r0, #1
 80064d8:	d0ad      	beq.n	8006436 <_printf_i+0x15a>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	079b      	lsls	r3, r3, #30
 80064de:	d413      	bmi.n	8006508 <_printf_i+0x22c>
 80064e0:	68e0      	ldr	r0, [r4, #12]
 80064e2:	9b03      	ldr	r3, [sp, #12]
 80064e4:	4298      	cmp	r0, r3
 80064e6:	bfb8      	it	lt
 80064e8:	4618      	movlt	r0, r3
 80064ea:	e7a6      	b.n	800643a <_printf_i+0x15e>
 80064ec:	2301      	movs	r3, #1
 80064ee:	4632      	mov	r2, r6
 80064f0:	4649      	mov	r1, r9
 80064f2:	4640      	mov	r0, r8
 80064f4:	47d0      	blx	sl
 80064f6:	3001      	adds	r0, #1
 80064f8:	d09d      	beq.n	8006436 <_printf_i+0x15a>
 80064fa:	3501      	adds	r5, #1
 80064fc:	68e3      	ldr	r3, [r4, #12]
 80064fe:	9903      	ldr	r1, [sp, #12]
 8006500:	1a5b      	subs	r3, r3, r1
 8006502:	42ab      	cmp	r3, r5
 8006504:	dcf2      	bgt.n	80064ec <_printf_i+0x210>
 8006506:	e7eb      	b.n	80064e0 <_printf_i+0x204>
 8006508:	2500      	movs	r5, #0
 800650a:	f104 0619 	add.w	r6, r4, #25
 800650e:	e7f5      	b.n	80064fc <_printf_i+0x220>
 8006510:	08006e68 	.word	0x08006e68
 8006514:	08006e79 	.word	0x08006e79

08006518 <__sflush_r>:
 8006518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800651c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006520:	0716      	lsls	r6, r2, #28
 8006522:	4605      	mov	r5, r0
 8006524:	460c      	mov	r4, r1
 8006526:	d454      	bmi.n	80065d2 <__sflush_r+0xba>
 8006528:	684b      	ldr	r3, [r1, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	dc02      	bgt.n	8006534 <__sflush_r+0x1c>
 800652e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006530:	2b00      	cmp	r3, #0
 8006532:	dd48      	ble.n	80065c6 <__sflush_r+0xae>
 8006534:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006536:	2e00      	cmp	r6, #0
 8006538:	d045      	beq.n	80065c6 <__sflush_r+0xae>
 800653a:	2300      	movs	r3, #0
 800653c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006540:	682f      	ldr	r7, [r5, #0]
 8006542:	6a21      	ldr	r1, [r4, #32]
 8006544:	602b      	str	r3, [r5, #0]
 8006546:	d030      	beq.n	80065aa <__sflush_r+0x92>
 8006548:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800654a:	89a3      	ldrh	r3, [r4, #12]
 800654c:	0759      	lsls	r1, r3, #29
 800654e:	d505      	bpl.n	800655c <__sflush_r+0x44>
 8006550:	6863      	ldr	r3, [r4, #4]
 8006552:	1ad2      	subs	r2, r2, r3
 8006554:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006556:	b10b      	cbz	r3, 800655c <__sflush_r+0x44>
 8006558:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800655a:	1ad2      	subs	r2, r2, r3
 800655c:	2300      	movs	r3, #0
 800655e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006560:	6a21      	ldr	r1, [r4, #32]
 8006562:	4628      	mov	r0, r5
 8006564:	47b0      	blx	r6
 8006566:	1c43      	adds	r3, r0, #1
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	d106      	bne.n	800657a <__sflush_r+0x62>
 800656c:	6829      	ldr	r1, [r5, #0]
 800656e:	291d      	cmp	r1, #29
 8006570:	d82b      	bhi.n	80065ca <__sflush_r+0xb2>
 8006572:	4a2a      	ldr	r2, [pc, #168]	@ (800661c <__sflush_r+0x104>)
 8006574:	40ca      	lsrs	r2, r1
 8006576:	07d6      	lsls	r6, r2, #31
 8006578:	d527      	bpl.n	80065ca <__sflush_r+0xb2>
 800657a:	2200      	movs	r2, #0
 800657c:	6062      	str	r2, [r4, #4]
 800657e:	04d9      	lsls	r1, r3, #19
 8006580:	6922      	ldr	r2, [r4, #16]
 8006582:	6022      	str	r2, [r4, #0]
 8006584:	d504      	bpl.n	8006590 <__sflush_r+0x78>
 8006586:	1c42      	adds	r2, r0, #1
 8006588:	d101      	bne.n	800658e <__sflush_r+0x76>
 800658a:	682b      	ldr	r3, [r5, #0]
 800658c:	b903      	cbnz	r3, 8006590 <__sflush_r+0x78>
 800658e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006590:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006592:	602f      	str	r7, [r5, #0]
 8006594:	b1b9      	cbz	r1, 80065c6 <__sflush_r+0xae>
 8006596:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800659a:	4299      	cmp	r1, r3
 800659c:	d002      	beq.n	80065a4 <__sflush_r+0x8c>
 800659e:	4628      	mov	r0, r5
 80065a0:	f7ff fbd6 	bl	8005d50 <_free_r>
 80065a4:	2300      	movs	r3, #0
 80065a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80065a8:	e00d      	b.n	80065c6 <__sflush_r+0xae>
 80065aa:	2301      	movs	r3, #1
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b0      	blx	r6
 80065b0:	4602      	mov	r2, r0
 80065b2:	1c50      	adds	r0, r2, #1
 80065b4:	d1c9      	bne.n	800654a <__sflush_r+0x32>
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0c6      	beq.n	800654a <__sflush_r+0x32>
 80065bc:	2b1d      	cmp	r3, #29
 80065be:	d001      	beq.n	80065c4 <__sflush_r+0xac>
 80065c0:	2b16      	cmp	r3, #22
 80065c2:	d11e      	bne.n	8006602 <__sflush_r+0xea>
 80065c4:	602f      	str	r7, [r5, #0]
 80065c6:	2000      	movs	r0, #0
 80065c8:	e022      	b.n	8006610 <__sflush_r+0xf8>
 80065ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ce:	b21b      	sxth	r3, r3
 80065d0:	e01b      	b.n	800660a <__sflush_r+0xf2>
 80065d2:	690f      	ldr	r7, [r1, #16]
 80065d4:	2f00      	cmp	r7, #0
 80065d6:	d0f6      	beq.n	80065c6 <__sflush_r+0xae>
 80065d8:	0793      	lsls	r3, r2, #30
 80065da:	680e      	ldr	r6, [r1, #0]
 80065dc:	bf08      	it	eq
 80065de:	694b      	ldreq	r3, [r1, #20]
 80065e0:	600f      	str	r7, [r1, #0]
 80065e2:	bf18      	it	ne
 80065e4:	2300      	movne	r3, #0
 80065e6:	eba6 0807 	sub.w	r8, r6, r7
 80065ea:	608b      	str	r3, [r1, #8]
 80065ec:	f1b8 0f00 	cmp.w	r8, #0
 80065f0:	dde9      	ble.n	80065c6 <__sflush_r+0xae>
 80065f2:	6a21      	ldr	r1, [r4, #32]
 80065f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80065f6:	4643      	mov	r3, r8
 80065f8:	463a      	mov	r2, r7
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b0      	blx	r6
 80065fe:	2800      	cmp	r0, #0
 8006600:	dc08      	bgt.n	8006614 <__sflush_r+0xfc>
 8006602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800660a:	81a3      	strh	r3, [r4, #12]
 800660c:	f04f 30ff 	mov.w	r0, #4294967295
 8006610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006614:	4407      	add	r7, r0
 8006616:	eba8 0800 	sub.w	r8, r8, r0
 800661a:	e7e7      	b.n	80065ec <__sflush_r+0xd4>
 800661c:	20400001 	.word	0x20400001

08006620 <_fflush_r>:
 8006620:	b538      	push	{r3, r4, r5, lr}
 8006622:	690b      	ldr	r3, [r1, #16]
 8006624:	4605      	mov	r5, r0
 8006626:	460c      	mov	r4, r1
 8006628:	b913      	cbnz	r3, 8006630 <_fflush_r+0x10>
 800662a:	2500      	movs	r5, #0
 800662c:	4628      	mov	r0, r5
 800662e:	bd38      	pop	{r3, r4, r5, pc}
 8006630:	b118      	cbz	r0, 800663a <_fflush_r+0x1a>
 8006632:	6a03      	ldr	r3, [r0, #32]
 8006634:	b90b      	cbnz	r3, 800663a <_fflush_r+0x1a>
 8006636:	f7ff fa47 	bl	8005ac8 <__sinit>
 800663a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0f3      	beq.n	800662a <_fflush_r+0xa>
 8006642:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006644:	07d0      	lsls	r0, r2, #31
 8006646:	d404      	bmi.n	8006652 <_fflush_r+0x32>
 8006648:	0599      	lsls	r1, r3, #22
 800664a:	d402      	bmi.n	8006652 <_fflush_r+0x32>
 800664c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800664e:	f7ff fb50 	bl	8005cf2 <__retarget_lock_acquire_recursive>
 8006652:	4628      	mov	r0, r5
 8006654:	4621      	mov	r1, r4
 8006656:	f7ff ff5f 	bl	8006518 <__sflush_r>
 800665a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800665c:	07da      	lsls	r2, r3, #31
 800665e:	4605      	mov	r5, r0
 8006660:	d4e4      	bmi.n	800662c <_fflush_r+0xc>
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	059b      	lsls	r3, r3, #22
 8006666:	d4e1      	bmi.n	800662c <_fflush_r+0xc>
 8006668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800666a:	f7ff fb43 	bl	8005cf4 <__retarget_lock_release_recursive>
 800666e:	e7dd      	b.n	800662c <_fflush_r+0xc>

08006670 <fiprintf>:
 8006670:	b40e      	push	{r1, r2, r3}
 8006672:	b503      	push	{r0, r1, lr}
 8006674:	4601      	mov	r1, r0
 8006676:	ab03      	add	r3, sp, #12
 8006678:	4805      	ldr	r0, [pc, #20]	@ (8006690 <fiprintf+0x20>)
 800667a:	f853 2b04 	ldr.w	r2, [r3], #4
 800667e:	6800      	ldr	r0, [r0, #0]
 8006680:	9301      	str	r3, [sp, #4]
 8006682:	f000 f88f 	bl	80067a4 <_vfiprintf_r>
 8006686:	b002      	add	sp, #8
 8006688:	f85d eb04 	ldr.w	lr, [sp], #4
 800668c:	b003      	add	sp, #12
 800668e:	4770      	bx	lr
 8006690:	2000001c 	.word	0x2000001c

08006694 <memmove>:
 8006694:	4288      	cmp	r0, r1
 8006696:	b510      	push	{r4, lr}
 8006698:	eb01 0402 	add.w	r4, r1, r2
 800669c:	d902      	bls.n	80066a4 <memmove+0x10>
 800669e:	4284      	cmp	r4, r0
 80066a0:	4623      	mov	r3, r4
 80066a2:	d807      	bhi.n	80066b4 <memmove+0x20>
 80066a4:	1e43      	subs	r3, r0, #1
 80066a6:	42a1      	cmp	r1, r4
 80066a8:	d008      	beq.n	80066bc <memmove+0x28>
 80066aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066b2:	e7f8      	b.n	80066a6 <memmove+0x12>
 80066b4:	4402      	add	r2, r0
 80066b6:	4601      	mov	r1, r0
 80066b8:	428a      	cmp	r2, r1
 80066ba:	d100      	bne.n	80066be <memmove+0x2a>
 80066bc:	bd10      	pop	{r4, pc}
 80066be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066c6:	e7f7      	b.n	80066b8 <memmove+0x24>

080066c8 <_sbrk_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	4d06      	ldr	r5, [pc, #24]	@ (80066e4 <_sbrk_r+0x1c>)
 80066cc:	2300      	movs	r3, #0
 80066ce:	4604      	mov	r4, r0
 80066d0:	4608      	mov	r0, r1
 80066d2:	602b      	str	r3, [r5, #0]
 80066d4:	f7fa fabc 	bl	8000c50 <_sbrk>
 80066d8:	1c43      	adds	r3, r0, #1
 80066da:	d102      	bne.n	80066e2 <_sbrk_r+0x1a>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	b103      	cbz	r3, 80066e2 <_sbrk_r+0x1a>
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	200011c0 	.word	0x200011c0

080066e8 <abort>:
 80066e8:	b508      	push	{r3, lr}
 80066ea:	2006      	movs	r0, #6
 80066ec:	f000 fa2e 	bl	8006b4c <raise>
 80066f0:	2001      	movs	r0, #1
 80066f2:	f7fa fa35 	bl	8000b60 <_exit>

080066f6 <_realloc_r>:
 80066f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066fa:	4607      	mov	r7, r0
 80066fc:	4614      	mov	r4, r2
 80066fe:	460d      	mov	r5, r1
 8006700:	b921      	cbnz	r1, 800670c <_realloc_r+0x16>
 8006702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006706:	4611      	mov	r1, r2
 8006708:	f7ff bb96 	b.w	8005e38 <_malloc_r>
 800670c:	b92a      	cbnz	r2, 800671a <_realloc_r+0x24>
 800670e:	f7ff fb1f 	bl	8005d50 <_free_r>
 8006712:	4625      	mov	r5, r4
 8006714:	4628      	mov	r0, r5
 8006716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800671a:	f000 fa33 	bl	8006b84 <_malloc_usable_size_r>
 800671e:	4284      	cmp	r4, r0
 8006720:	4606      	mov	r6, r0
 8006722:	d802      	bhi.n	800672a <_realloc_r+0x34>
 8006724:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006728:	d8f4      	bhi.n	8006714 <_realloc_r+0x1e>
 800672a:	4621      	mov	r1, r4
 800672c:	4638      	mov	r0, r7
 800672e:	f7ff fb83 	bl	8005e38 <_malloc_r>
 8006732:	4680      	mov	r8, r0
 8006734:	b908      	cbnz	r0, 800673a <_realloc_r+0x44>
 8006736:	4645      	mov	r5, r8
 8006738:	e7ec      	b.n	8006714 <_realloc_r+0x1e>
 800673a:	42b4      	cmp	r4, r6
 800673c:	4622      	mov	r2, r4
 800673e:	4629      	mov	r1, r5
 8006740:	bf28      	it	cs
 8006742:	4632      	movcs	r2, r6
 8006744:	f7ff fad7 	bl	8005cf6 <memcpy>
 8006748:	4629      	mov	r1, r5
 800674a:	4638      	mov	r0, r7
 800674c:	f7ff fb00 	bl	8005d50 <_free_r>
 8006750:	e7f1      	b.n	8006736 <_realloc_r+0x40>

08006752 <__sfputc_r>:
 8006752:	6893      	ldr	r3, [r2, #8]
 8006754:	3b01      	subs	r3, #1
 8006756:	2b00      	cmp	r3, #0
 8006758:	b410      	push	{r4}
 800675a:	6093      	str	r3, [r2, #8]
 800675c:	da08      	bge.n	8006770 <__sfputc_r+0x1e>
 800675e:	6994      	ldr	r4, [r2, #24]
 8006760:	42a3      	cmp	r3, r4
 8006762:	db01      	blt.n	8006768 <__sfputc_r+0x16>
 8006764:	290a      	cmp	r1, #10
 8006766:	d103      	bne.n	8006770 <__sfputc_r+0x1e>
 8006768:	f85d 4b04 	ldr.w	r4, [sp], #4
 800676c:	f000 b932 	b.w	80069d4 <__swbuf_r>
 8006770:	6813      	ldr	r3, [r2, #0]
 8006772:	1c58      	adds	r0, r3, #1
 8006774:	6010      	str	r0, [r2, #0]
 8006776:	7019      	strb	r1, [r3, #0]
 8006778:	4608      	mov	r0, r1
 800677a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800677e:	4770      	bx	lr

08006780 <__sfputs_r>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	4606      	mov	r6, r0
 8006784:	460f      	mov	r7, r1
 8006786:	4614      	mov	r4, r2
 8006788:	18d5      	adds	r5, r2, r3
 800678a:	42ac      	cmp	r4, r5
 800678c:	d101      	bne.n	8006792 <__sfputs_r+0x12>
 800678e:	2000      	movs	r0, #0
 8006790:	e007      	b.n	80067a2 <__sfputs_r+0x22>
 8006792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006796:	463a      	mov	r2, r7
 8006798:	4630      	mov	r0, r6
 800679a:	f7ff ffda 	bl	8006752 <__sfputc_r>
 800679e:	1c43      	adds	r3, r0, #1
 80067a0:	d1f3      	bne.n	800678a <__sfputs_r+0xa>
 80067a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080067a4 <_vfiprintf_r>:
 80067a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a8:	460d      	mov	r5, r1
 80067aa:	b09d      	sub	sp, #116	@ 0x74
 80067ac:	4614      	mov	r4, r2
 80067ae:	4698      	mov	r8, r3
 80067b0:	4606      	mov	r6, r0
 80067b2:	b118      	cbz	r0, 80067bc <_vfiprintf_r+0x18>
 80067b4:	6a03      	ldr	r3, [r0, #32]
 80067b6:	b90b      	cbnz	r3, 80067bc <_vfiprintf_r+0x18>
 80067b8:	f7ff f986 	bl	8005ac8 <__sinit>
 80067bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067be:	07d9      	lsls	r1, r3, #31
 80067c0:	d405      	bmi.n	80067ce <_vfiprintf_r+0x2a>
 80067c2:	89ab      	ldrh	r3, [r5, #12]
 80067c4:	059a      	lsls	r2, r3, #22
 80067c6:	d402      	bmi.n	80067ce <_vfiprintf_r+0x2a>
 80067c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067ca:	f7ff fa92 	bl	8005cf2 <__retarget_lock_acquire_recursive>
 80067ce:	89ab      	ldrh	r3, [r5, #12]
 80067d0:	071b      	lsls	r3, r3, #28
 80067d2:	d501      	bpl.n	80067d8 <_vfiprintf_r+0x34>
 80067d4:	692b      	ldr	r3, [r5, #16]
 80067d6:	b99b      	cbnz	r3, 8006800 <_vfiprintf_r+0x5c>
 80067d8:	4629      	mov	r1, r5
 80067da:	4630      	mov	r0, r6
 80067dc:	f000 f938 	bl	8006a50 <__swsetup_r>
 80067e0:	b170      	cbz	r0, 8006800 <_vfiprintf_r+0x5c>
 80067e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067e4:	07dc      	lsls	r4, r3, #31
 80067e6:	d504      	bpl.n	80067f2 <_vfiprintf_r+0x4e>
 80067e8:	f04f 30ff 	mov.w	r0, #4294967295
 80067ec:	b01d      	add	sp, #116	@ 0x74
 80067ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f2:	89ab      	ldrh	r3, [r5, #12]
 80067f4:	0598      	lsls	r0, r3, #22
 80067f6:	d4f7      	bmi.n	80067e8 <_vfiprintf_r+0x44>
 80067f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067fa:	f7ff fa7b 	bl	8005cf4 <__retarget_lock_release_recursive>
 80067fe:	e7f3      	b.n	80067e8 <_vfiprintf_r+0x44>
 8006800:	2300      	movs	r3, #0
 8006802:	9309      	str	r3, [sp, #36]	@ 0x24
 8006804:	2320      	movs	r3, #32
 8006806:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800680a:	f8cd 800c 	str.w	r8, [sp, #12]
 800680e:	2330      	movs	r3, #48	@ 0x30
 8006810:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80069c0 <_vfiprintf_r+0x21c>
 8006814:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006818:	f04f 0901 	mov.w	r9, #1
 800681c:	4623      	mov	r3, r4
 800681e:	469a      	mov	sl, r3
 8006820:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006824:	b10a      	cbz	r2, 800682a <_vfiprintf_r+0x86>
 8006826:	2a25      	cmp	r2, #37	@ 0x25
 8006828:	d1f9      	bne.n	800681e <_vfiprintf_r+0x7a>
 800682a:	ebba 0b04 	subs.w	fp, sl, r4
 800682e:	d00b      	beq.n	8006848 <_vfiprintf_r+0xa4>
 8006830:	465b      	mov	r3, fp
 8006832:	4622      	mov	r2, r4
 8006834:	4629      	mov	r1, r5
 8006836:	4630      	mov	r0, r6
 8006838:	f7ff ffa2 	bl	8006780 <__sfputs_r>
 800683c:	3001      	adds	r0, #1
 800683e:	f000 80a7 	beq.w	8006990 <_vfiprintf_r+0x1ec>
 8006842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006844:	445a      	add	r2, fp
 8006846:	9209      	str	r2, [sp, #36]	@ 0x24
 8006848:	f89a 3000 	ldrb.w	r3, [sl]
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 809f 	beq.w	8006990 <_vfiprintf_r+0x1ec>
 8006852:	2300      	movs	r3, #0
 8006854:	f04f 32ff 	mov.w	r2, #4294967295
 8006858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800685c:	f10a 0a01 	add.w	sl, sl, #1
 8006860:	9304      	str	r3, [sp, #16]
 8006862:	9307      	str	r3, [sp, #28]
 8006864:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006868:	931a      	str	r3, [sp, #104]	@ 0x68
 800686a:	4654      	mov	r4, sl
 800686c:	2205      	movs	r2, #5
 800686e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006872:	4853      	ldr	r0, [pc, #332]	@ (80069c0 <_vfiprintf_r+0x21c>)
 8006874:	f7f9 fcb4 	bl	80001e0 <memchr>
 8006878:	9a04      	ldr	r2, [sp, #16]
 800687a:	b9d8      	cbnz	r0, 80068b4 <_vfiprintf_r+0x110>
 800687c:	06d1      	lsls	r1, r2, #27
 800687e:	bf44      	itt	mi
 8006880:	2320      	movmi	r3, #32
 8006882:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006886:	0713      	lsls	r3, r2, #28
 8006888:	bf44      	itt	mi
 800688a:	232b      	movmi	r3, #43	@ 0x2b
 800688c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006890:	f89a 3000 	ldrb.w	r3, [sl]
 8006894:	2b2a      	cmp	r3, #42	@ 0x2a
 8006896:	d015      	beq.n	80068c4 <_vfiprintf_r+0x120>
 8006898:	9a07      	ldr	r2, [sp, #28]
 800689a:	4654      	mov	r4, sl
 800689c:	2000      	movs	r0, #0
 800689e:	f04f 0c0a 	mov.w	ip, #10
 80068a2:	4621      	mov	r1, r4
 80068a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068a8:	3b30      	subs	r3, #48	@ 0x30
 80068aa:	2b09      	cmp	r3, #9
 80068ac:	d94b      	bls.n	8006946 <_vfiprintf_r+0x1a2>
 80068ae:	b1b0      	cbz	r0, 80068de <_vfiprintf_r+0x13a>
 80068b0:	9207      	str	r2, [sp, #28]
 80068b2:	e014      	b.n	80068de <_vfiprintf_r+0x13a>
 80068b4:	eba0 0308 	sub.w	r3, r0, r8
 80068b8:	fa09 f303 	lsl.w	r3, r9, r3
 80068bc:	4313      	orrs	r3, r2
 80068be:	9304      	str	r3, [sp, #16]
 80068c0:	46a2      	mov	sl, r4
 80068c2:	e7d2      	b.n	800686a <_vfiprintf_r+0xc6>
 80068c4:	9b03      	ldr	r3, [sp, #12]
 80068c6:	1d19      	adds	r1, r3, #4
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	9103      	str	r1, [sp, #12]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	bfbb      	ittet	lt
 80068d0:	425b      	neglt	r3, r3
 80068d2:	f042 0202 	orrlt.w	r2, r2, #2
 80068d6:	9307      	strge	r3, [sp, #28]
 80068d8:	9307      	strlt	r3, [sp, #28]
 80068da:	bfb8      	it	lt
 80068dc:	9204      	strlt	r2, [sp, #16]
 80068de:	7823      	ldrb	r3, [r4, #0]
 80068e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80068e2:	d10a      	bne.n	80068fa <_vfiprintf_r+0x156>
 80068e4:	7863      	ldrb	r3, [r4, #1]
 80068e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e8:	d132      	bne.n	8006950 <_vfiprintf_r+0x1ac>
 80068ea:	9b03      	ldr	r3, [sp, #12]
 80068ec:	1d1a      	adds	r2, r3, #4
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	9203      	str	r2, [sp, #12]
 80068f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068f6:	3402      	adds	r4, #2
 80068f8:	9305      	str	r3, [sp, #20]
 80068fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80069d0 <_vfiprintf_r+0x22c>
 80068fe:	7821      	ldrb	r1, [r4, #0]
 8006900:	2203      	movs	r2, #3
 8006902:	4650      	mov	r0, sl
 8006904:	f7f9 fc6c 	bl	80001e0 <memchr>
 8006908:	b138      	cbz	r0, 800691a <_vfiprintf_r+0x176>
 800690a:	9b04      	ldr	r3, [sp, #16]
 800690c:	eba0 000a 	sub.w	r0, r0, sl
 8006910:	2240      	movs	r2, #64	@ 0x40
 8006912:	4082      	lsls	r2, r0
 8006914:	4313      	orrs	r3, r2
 8006916:	3401      	adds	r4, #1
 8006918:	9304      	str	r3, [sp, #16]
 800691a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800691e:	4829      	ldr	r0, [pc, #164]	@ (80069c4 <_vfiprintf_r+0x220>)
 8006920:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006924:	2206      	movs	r2, #6
 8006926:	f7f9 fc5b 	bl	80001e0 <memchr>
 800692a:	2800      	cmp	r0, #0
 800692c:	d03f      	beq.n	80069ae <_vfiprintf_r+0x20a>
 800692e:	4b26      	ldr	r3, [pc, #152]	@ (80069c8 <_vfiprintf_r+0x224>)
 8006930:	bb1b      	cbnz	r3, 800697a <_vfiprintf_r+0x1d6>
 8006932:	9b03      	ldr	r3, [sp, #12]
 8006934:	3307      	adds	r3, #7
 8006936:	f023 0307 	bic.w	r3, r3, #7
 800693a:	3308      	adds	r3, #8
 800693c:	9303      	str	r3, [sp, #12]
 800693e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006940:	443b      	add	r3, r7
 8006942:	9309      	str	r3, [sp, #36]	@ 0x24
 8006944:	e76a      	b.n	800681c <_vfiprintf_r+0x78>
 8006946:	fb0c 3202 	mla	r2, ip, r2, r3
 800694a:	460c      	mov	r4, r1
 800694c:	2001      	movs	r0, #1
 800694e:	e7a8      	b.n	80068a2 <_vfiprintf_r+0xfe>
 8006950:	2300      	movs	r3, #0
 8006952:	3401      	adds	r4, #1
 8006954:	9305      	str	r3, [sp, #20]
 8006956:	4619      	mov	r1, r3
 8006958:	f04f 0c0a 	mov.w	ip, #10
 800695c:	4620      	mov	r0, r4
 800695e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006962:	3a30      	subs	r2, #48	@ 0x30
 8006964:	2a09      	cmp	r2, #9
 8006966:	d903      	bls.n	8006970 <_vfiprintf_r+0x1cc>
 8006968:	2b00      	cmp	r3, #0
 800696a:	d0c6      	beq.n	80068fa <_vfiprintf_r+0x156>
 800696c:	9105      	str	r1, [sp, #20]
 800696e:	e7c4      	b.n	80068fa <_vfiprintf_r+0x156>
 8006970:	fb0c 2101 	mla	r1, ip, r1, r2
 8006974:	4604      	mov	r4, r0
 8006976:	2301      	movs	r3, #1
 8006978:	e7f0      	b.n	800695c <_vfiprintf_r+0x1b8>
 800697a:	ab03      	add	r3, sp, #12
 800697c:	9300      	str	r3, [sp, #0]
 800697e:	462a      	mov	r2, r5
 8006980:	4b12      	ldr	r3, [pc, #72]	@ (80069cc <_vfiprintf_r+0x228>)
 8006982:	a904      	add	r1, sp, #16
 8006984:	4630      	mov	r0, r6
 8006986:	f3af 8000 	nop.w
 800698a:	4607      	mov	r7, r0
 800698c:	1c78      	adds	r0, r7, #1
 800698e:	d1d6      	bne.n	800693e <_vfiprintf_r+0x19a>
 8006990:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006992:	07d9      	lsls	r1, r3, #31
 8006994:	d405      	bmi.n	80069a2 <_vfiprintf_r+0x1fe>
 8006996:	89ab      	ldrh	r3, [r5, #12]
 8006998:	059a      	lsls	r2, r3, #22
 800699a:	d402      	bmi.n	80069a2 <_vfiprintf_r+0x1fe>
 800699c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800699e:	f7ff f9a9 	bl	8005cf4 <__retarget_lock_release_recursive>
 80069a2:	89ab      	ldrh	r3, [r5, #12]
 80069a4:	065b      	lsls	r3, r3, #25
 80069a6:	f53f af1f 	bmi.w	80067e8 <_vfiprintf_r+0x44>
 80069aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069ac:	e71e      	b.n	80067ec <_vfiprintf_r+0x48>
 80069ae:	ab03      	add	r3, sp, #12
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	462a      	mov	r2, r5
 80069b4:	4b05      	ldr	r3, [pc, #20]	@ (80069cc <_vfiprintf_r+0x228>)
 80069b6:	a904      	add	r1, sp, #16
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7ff fc8f 	bl	80062dc <_printf_i>
 80069be:	e7e4      	b.n	800698a <_vfiprintf_r+0x1e6>
 80069c0:	08006e57 	.word	0x08006e57
 80069c4:	08006e61 	.word	0x08006e61
 80069c8:	00000000 	.word	0x00000000
 80069cc:	08006781 	.word	0x08006781
 80069d0:	08006e5d 	.word	0x08006e5d

080069d4 <__swbuf_r>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	460e      	mov	r6, r1
 80069d8:	4614      	mov	r4, r2
 80069da:	4605      	mov	r5, r0
 80069dc:	b118      	cbz	r0, 80069e6 <__swbuf_r+0x12>
 80069de:	6a03      	ldr	r3, [r0, #32]
 80069e0:	b90b      	cbnz	r3, 80069e6 <__swbuf_r+0x12>
 80069e2:	f7ff f871 	bl	8005ac8 <__sinit>
 80069e6:	69a3      	ldr	r3, [r4, #24]
 80069e8:	60a3      	str	r3, [r4, #8]
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	071a      	lsls	r2, r3, #28
 80069ee:	d501      	bpl.n	80069f4 <__swbuf_r+0x20>
 80069f0:	6923      	ldr	r3, [r4, #16]
 80069f2:	b943      	cbnz	r3, 8006a06 <__swbuf_r+0x32>
 80069f4:	4621      	mov	r1, r4
 80069f6:	4628      	mov	r0, r5
 80069f8:	f000 f82a 	bl	8006a50 <__swsetup_r>
 80069fc:	b118      	cbz	r0, 8006a06 <__swbuf_r+0x32>
 80069fe:	f04f 37ff 	mov.w	r7, #4294967295
 8006a02:	4638      	mov	r0, r7
 8006a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	6922      	ldr	r2, [r4, #16]
 8006a0a:	1a98      	subs	r0, r3, r2
 8006a0c:	6963      	ldr	r3, [r4, #20]
 8006a0e:	b2f6      	uxtb	r6, r6
 8006a10:	4283      	cmp	r3, r0
 8006a12:	4637      	mov	r7, r6
 8006a14:	dc05      	bgt.n	8006a22 <__swbuf_r+0x4e>
 8006a16:	4621      	mov	r1, r4
 8006a18:	4628      	mov	r0, r5
 8006a1a:	f7ff fe01 	bl	8006620 <_fflush_r>
 8006a1e:	2800      	cmp	r0, #0
 8006a20:	d1ed      	bne.n	80069fe <__swbuf_r+0x2a>
 8006a22:	68a3      	ldr	r3, [r4, #8]
 8006a24:	3b01      	subs	r3, #1
 8006a26:	60a3      	str	r3, [r4, #8]
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	6022      	str	r2, [r4, #0]
 8006a2e:	701e      	strb	r6, [r3, #0]
 8006a30:	6962      	ldr	r2, [r4, #20]
 8006a32:	1c43      	adds	r3, r0, #1
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d004      	beq.n	8006a42 <__swbuf_r+0x6e>
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	07db      	lsls	r3, r3, #31
 8006a3c:	d5e1      	bpl.n	8006a02 <__swbuf_r+0x2e>
 8006a3e:	2e0a      	cmp	r6, #10
 8006a40:	d1df      	bne.n	8006a02 <__swbuf_r+0x2e>
 8006a42:	4621      	mov	r1, r4
 8006a44:	4628      	mov	r0, r5
 8006a46:	f7ff fdeb 	bl	8006620 <_fflush_r>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	d0d9      	beq.n	8006a02 <__swbuf_r+0x2e>
 8006a4e:	e7d6      	b.n	80069fe <__swbuf_r+0x2a>

08006a50 <__swsetup_r>:
 8006a50:	b538      	push	{r3, r4, r5, lr}
 8006a52:	4b29      	ldr	r3, [pc, #164]	@ (8006af8 <__swsetup_r+0xa8>)
 8006a54:	4605      	mov	r5, r0
 8006a56:	6818      	ldr	r0, [r3, #0]
 8006a58:	460c      	mov	r4, r1
 8006a5a:	b118      	cbz	r0, 8006a64 <__swsetup_r+0x14>
 8006a5c:	6a03      	ldr	r3, [r0, #32]
 8006a5e:	b90b      	cbnz	r3, 8006a64 <__swsetup_r+0x14>
 8006a60:	f7ff f832 	bl	8005ac8 <__sinit>
 8006a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a68:	0719      	lsls	r1, r3, #28
 8006a6a:	d422      	bmi.n	8006ab2 <__swsetup_r+0x62>
 8006a6c:	06da      	lsls	r2, r3, #27
 8006a6e:	d407      	bmi.n	8006a80 <__swsetup_r+0x30>
 8006a70:	2209      	movs	r2, #9
 8006a72:	602a      	str	r2, [r5, #0]
 8006a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a78:	81a3      	strh	r3, [r4, #12]
 8006a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7e:	e033      	b.n	8006ae8 <__swsetup_r+0x98>
 8006a80:	0758      	lsls	r0, r3, #29
 8006a82:	d512      	bpl.n	8006aaa <__swsetup_r+0x5a>
 8006a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a86:	b141      	cbz	r1, 8006a9a <__swsetup_r+0x4a>
 8006a88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a8c:	4299      	cmp	r1, r3
 8006a8e:	d002      	beq.n	8006a96 <__swsetup_r+0x46>
 8006a90:	4628      	mov	r0, r5
 8006a92:	f7ff f95d 	bl	8005d50 <_free_r>
 8006a96:	2300      	movs	r3, #0
 8006a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a9a:	89a3      	ldrh	r3, [r4, #12]
 8006a9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006aa0:	81a3      	strh	r3, [r4, #12]
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	6063      	str	r3, [r4, #4]
 8006aa6:	6923      	ldr	r3, [r4, #16]
 8006aa8:	6023      	str	r3, [r4, #0]
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	f043 0308 	orr.w	r3, r3, #8
 8006ab0:	81a3      	strh	r3, [r4, #12]
 8006ab2:	6923      	ldr	r3, [r4, #16]
 8006ab4:	b94b      	cbnz	r3, 8006aca <__swsetup_r+0x7a>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ac0:	d003      	beq.n	8006aca <__swsetup_r+0x7a>
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f000 f88b 	bl	8006be0 <__smakebuf_r>
 8006aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ace:	f013 0201 	ands.w	r2, r3, #1
 8006ad2:	d00a      	beq.n	8006aea <__swsetup_r+0x9a>
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	60a2      	str	r2, [r4, #8]
 8006ad8:	6962      	ldr	r2, [r4, #20]
 8006ada:	4252      	negs	r2, r2
 8006adc:	61a2      	str	r2, [r4, #24]
 8006ade:	6922      	ldr	r2, [r4, #16]
 8006ae0:	b942      	cbnz	r2, 8006af4 <__swsetup_r+0xa4>
 8006ae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ae6:	d1c5      	bne.n	8006a74 <__swsetup_r+0x24>
 8006ae8:	bd38      	pop	{r3, r4, r5, pc}
 8006aea:	0799      	lsls	r1, r3, #30
 8006aec:	bf58      	it	pl
 8006aee:	6962      	ldrpl	r2, [r4, #20]
 8006af0:	60a2      	str	r2, [r4, #8]
 8006af2:	e7f4      	b.n	8006ade <__swsetup_r+0x8e>
 8006af4:	2000      	movs	r0, #0
 8006af6:	e7f7      	b.n	8006ae8 <__swsetup_r+0x98>
 8006af8:	2000001c 	.word	0x2000001c

08006afc <_raise_r>:
 8006afc:	291f      	cmp	r1, #31
 8006afe:	b538      	push	{r3, r4, r5, lr}
 8006b00:	4605      	mov	r5, r0
 8006b02:	460c      	mov	r4, r1
 8006b04:	d904      	bls.n	8006b10 <_raise_r+0x14>
 8006b06:	2316      	movs	r3, #22
 8006b08:	6003      	str	r3, [r0, #0]
 8006b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0e:	bd38      	pop	{r3, r4, r5, pc}
 8006b10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006b12:	b112      	cbz	r2, 8006b1a <_raise_r+0x1e>
 8006b14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b18:	b94b      	cbnz	r3, 8006b2e <_raise_r+0x32>
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	f000 f830 	bl	8006b80 <_getpid_r>
 8006b20:	4622      	mov	r2, r4
 8006b22:	4601      	mov	r1, r0
 8006b24:	4628      	mov	r0, r5
 8006b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b2a:	f000 b817 	b.w	8006b5c <_kill_r>
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d00a      	beq.n	8006b48 <_raise_r+0x4c>
 8006b32:	1c59      	adds	r1, r3, #1
 8006b34:	d103      	bne.n	8006b3e <_raise_r+0x42>
 8006b36:	2316      	movs	r3, #22
 8006b38:	6003      	str	r3, [r0, #0]
 8006b3a:	2001      	movs	r0, #1
 8006b3c:	e7e7      	b.n	8006b0e <_raise_r+0x12>
 8006b3e:	2100      	movs	r1, #0
 8006b40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006b44:	4620      	mov	r0, r4
 8006b46:	4798      	blx	r3
 8006b48:	2000      	movs	r0, #0
 8006b4a:	e7e0      	b.n	8006b0e <_raise_r+0x12>

08006b4c <raise>:
 8006b4c:	4b02      	ldr	r3, [pc, #8]	@ (8006b58 <raise+0xc>)
 8006b4e:	4601      	mov	r1, r0
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	f7ff bfd3 	b.w	8006afc <_raise_r>
 8006b56:	bf00      	nop
 8006b58:	2000001c 	.word	0x2000001c

08006b5c <_kill_r>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	4d07      	ldr	r5, [pc, #28]	@ (8006b7c <_kill_r+0x20>)
 8006b60:	2300      	movs	r3, #0
 8006b62:	4604      	mov	r4, r0
 8006b64:	4608      	mov	r0, r1
 8006b66:	4611      	mov	r1, r2
 8006b68:	602b      	str	r3, [r5, #0]
 8006b6a:	f7f9 ffe9 	bl	8000b40 <_kill>
 8006b6e:	1c43      	adds	r3, r0, #1
 8006b70:	d102      	bne.n	8006b78 <_kill_r+0x1c>
 8006b72:	682b      	ldr	r3, [r5, #0]
 8006b74:	b103      	cbz	r3, 8006b78 <_kill_r+0x1c>
 8006b76:	6023      	str	r3, [r4, #0]
 8006b78:	bd38      	pop	{r3, r4, r5, pc}
 8006b7a:	bf00      	nop
 8006b7c:	200011c0 	.word	0x200011c0

08006b80 <_getpid_r>:
 8006b80:	f7f9 bfd6 	b.w	8000b30 <_getpid>

08006b84 <_malloc_usable_size_r>:
 8006b84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b88:	1f18      	subs	r0, r3, #4
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	bfbc      	itt	lt
 8006b8e:	580b      	ldrlt	r3, [r1, r0]
 8006b90:	18c0      	addlt	r0, r0, r3
 8006b92:	4770      	bx	lr

08006b94 <__swhatbuf_r>:
 8006b94:	b570      	push	{r4, r5, r6, lr}
 8006b96:	460c      	mov	r4, r1
 8006b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b9c:	2900      	cmp	r1, #0
 8006b9e:	b096      	sub	sp, #88	@ 0x58
 8006ba0:	4615      	mov	r5, r2
 8006ba2:	461e      	mov	r6, r3
 8006ba4:	da0d      	bge.n	8006bc2 <__swhatbuf_r+0x2e>
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006bac:	f04f 0100 	mov.w	r1, #0
 8006bb0:	bf14      	ite	ne
 8006bb2:	2340      	movne	r3, #64	@ 0x40
 8006bb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006bb8:	2000      	movs	r0, #0
 8006bba:	6031      	str	r1, [r6, #0]
 8006bbc:	602b      	str	r3, [r5, #0]
 8006bbe:	b016      	add	sp, #88	@ 0x58
 8006bc0:	bd70      	pop	{r4, r5, r6, pc}
 8006bc2:	466a      	mov	r2, sp
 8006bc4:	f000 f848 	bl	8006c58 <_fstat_r>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	dbec      	blt.n	8006ba6 <__swhatbuf_r+0x12>
 8006bcc:	9901      	ldr	r1, [sp, #4]
 8006bce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006bd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006bd6:	4259      	negs	r1, r3
 8006bd8:	4159      	adcs	r1, r3
 8006bda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006bde:	e7eb      	b.n	8006bb8 <__swhatbuf_r+0x24>

08006be0 <__smakebuf_r>:
 8006be0:	898b      	ldrh	r3, [r1, #12]
 8006be2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006be4:	079d      	lsls	r5, r3, #30
 8006be6:	4606      	mov	r6, r0
 8006be8:	460c      	mov	r4, r1
 8006bea:	d507      	bpl.n	8006bfc <__smakebuf_r+0x1c>
 8006bec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	6123      	str	r3, [r4, #16]
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	6163      	str	r3, [r4, #20]
 8006bf8:	b003      	add	sp, #12
 8006bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfc:	ab01      	add	r3, sp, #4
 8006bfe:	466a      	mov	r2, sp
 8006c00:	f7ff ffc8 	bl	8006b94 <__swhatbuf_r>
 8006c04:	9f00      	ldr	r7, [sp, #0]
 8006c06:	4605      	mov	r5, r0
 8006c08:	4639      	mov	r1, r7
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	f7ff f914 	bl	8005e38 <_malloc_r>
 8006c10:	b948      	cbnz	r0, 8006c26 <__smakebuf_r+0x46>
 8006c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c16:	059a      	lsls	r2, r3, #22
 8006c18:	d4ee      	bmi.n	8006bf8 <__smakebuf_r+0x18>
 8006c1a:	f023 0303 	bic.w	r3, r3, #3
 8006c1e:	f043 0302 	orr.w	r3, r3, #2
 8006c22:	81a3      	strh	r3, [r4, #12]
 8006c24:	e7e2      	b.n	8006bec <__smakebuf_r+0xc>
 8006c26:	89a3      	ldrh	r3, [r4, #12]
 8006c28:	6020      	str	r0, [r4, #0]
 8006c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2e:	81a3      	strh	r3, [r4, #12]
 8006c30:	9b01      	ldr	r3, [sp, #4]
 8006c32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006c36:	b15b      	cbz	r3, 8006c50 <__smakebuf_r+0x70>
 8006c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f000 f81d 	bl	8006c7c <_isatty_r>
 8006c42:	b128      	cbz	r0, 8006c50 <__smakebuf_r+0x70>
 8006c44:	89a3      	ldrh	r3, [r4, #12]
 8006c46:	f023 0303 	bic.w	r3, r3, #3
 8006c4a:	f043 0301 	orr.w	r3, r3, #1
 8006c4e:	81a3      	strh	r3, [r4, #12]
 8006c50:	89a3      	ldrh	r3, [r4, #12]
 8006c52:	431d      	orrs	r5, r3
 8006c54:	81a5      	strh	r5, [r4, #12]
 8006c56:	e7cf      	b.n	8006bf8 <__smakebuf_r+0x18>

08006c58 <_fstat_r>:
 8006c58:	b538      	push	{r3, r4, r5, lr}
 8006c5a:	4d07      	ldr	r5, [pc, #28]	@ (8006c78 <_fstat_r+0x20>)
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	4604      	mov	r4, r0
 8006c60:	4608      	mov	r0, r1
 8006c62:	4611      	mov	r1, r2
 8006c64:	602b      	str	r3, [r5, #0]
 8006c66:	f7f9 ffcb 	bl	8000c00 <_fstat>
 8006c6a:	1c43      	adds	r3, r0, #1
 8006c6c:	d102      	bne.n	8006c74 <_fstat_r+0x1c>
 8006c6e:	682b      	ldr	r3, [r5, #0]
 8006c70:	b103      	cbz	r3, 8006c74 <_fstat_r+0x1c>
 8006c72:	6023      	str	r3, [r4, #0]
 8006c74:	bd38      	pop	{r3, r4, r5, pc}
 8006c76:	bf00      	nop
 8006c78:	200011c0 	.word	0x200011c0

08006c7c <_isatty_r>:
 8006c7c:	b538      	push	{r3, r4, r5, lr}
 8006c7e:	4d06      	ldr	r5, [pc, #24]	@ (8006c98 <_isatty_r+0x1c>)
 8006c80:	2300      	movs	r3, #0
 8006c82:	4604      	mov	r4, r0
 8006c84:	4608      	mov	r0, r1
 8006c86:	602b      	str	r3, [r5, #0]
 8006c88:	f7f9 ffca 	bl	8000c20 <_isatty>
 8006c8c:	1c43      	adds	r3, r0, #1
 8006c8e:	d102      	bne.n	8006c96 <_isatty_r+0x1a>
 8006c90:	682b      	ldr	r3, [r5, #0]
 8006c92:	b103      	cbz	r3, 8006c96 <_isatty_r+0x1a>
 8006c94:	6023      	str	r3, [r4, #0]
 8006c96:	bd38      	pop	{r3, r4, r5, pc}
 8006c98:	200011c0 	.word	0x200011c0

08006c9c <_init>:
 8006c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c9e:	bf00      	nop
 8006ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ca2:	bc08      	pop	{r3}
 8006ca4:	469e      	mov	lr, r3
 8006ca6:	4770      	bx	lr

08006ca8 <_fini>:
 8006ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006caa:	bf00      	nop
 8006cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cae:	bc08      	pop	{r3}
 8006cb0:	469e      	mov	lr, r3
 8006cb2:	4770      	bx	lr
