$date
	Thu Sep 15 15:19:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fba_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module uut $end
$var wire 1 # c_in $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " c_out $end
$scope module stage0 $end
$var wire 1 # a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + c_in $end
$var wire 1 , s $end
$upscope $end
$scope module stage1 $end
$var wire 1 * a $end
$var wire 1 - b $end
$var wire 1 . c $end
$var wire 1 / c_in $end
$var wire 1 0 s $end
$upscope $end
$scope module stage2 $end
$var wire 1 . a $end
$var wire 1 1 b $end
$var wire 1 2 c $end
$var wire 1 3 c_in $end
$var wire 1 4 s $end
$upscope $end
$scope module stage3 $end
$var wire 1 2 a $end
$var wire 1 5 b $end
$var wire 1 " c $end
$var wire 1 6 c_in $end
$var wire 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
14
03
02
11
10
1/
0.
0-
0,
0+
0*
0)
b110 (
b10 '
b100 &
b10 %
b100 $
0#
0"
b110 !
$end
#20
1"
12
1*
10
04
b10 !
b10 (
07
1+
0/
13
16
1#
#40
