// Seed: 2449194364
module module_0;
  always_ff id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2[1 : 1] = id_1;
  module_0();
  wire id_4, id_5;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  assign id_2 = 1;
  id_7(
      .id_0(id_3), .id_1((id_1) - 1'b0)
  ); module_0();
endmodule
