
3_UartTx_printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023d0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002570  08002570  00003570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025bc  080025bc  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080025bc  080025bc  000035bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080025c4  080025c4  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025c4  080025c4  000035c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025c8  080025c8  000035c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080025cc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002634  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002634  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000067c9  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000125e  00000000  00000000  0000a861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000638  00000000  00000000  0000bac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004af  00000000  00000000  0000c0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000025d3  00000000  00000000  0000c5a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007774  00000000  00000000  0000eb7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088b46  00000000  00000000  000162ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ee34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002064  00000000  00000000  0009ee78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000a0edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002558 	.word	0x08002558

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002558 	.word	0x08002558

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <HAL_Init+0x40>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a0d      	ldr	r2, [pc, #52]	@ (80005ec <HAL_Init+0x40>)
 80005b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005bc:	4b0b      	ldr	r3, [pc, #44]	@ (80005ec <HAL_Init+0x40>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <HAL_Init+0x40>)
 80005c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c8:	4b08      	ldr	r3, [pc, #32]	@ (80005ec <HAL_Init+0x40>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a07      	ldr	r2, [pc, #28]	@ (80005ec <HAL_Init+0x40>)
 80005ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005d4:	2003      	movs	r0, #3
 80005d6:	f000 f939 	bl	800084c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005da:	200f      	movs	r0, #15
 80005dc:	f000 f810 	bl	8000600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e0:	f000 f806 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005e4:	2300      	movs	r3, #0
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40023c00 	.word	0x40023c00

080005f0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <HAL_InitTick+0x54>)
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	4b12      	ldr	r3, [pc, #72]	@ (8000658 <HAL_InitTick+0x58>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4619      	mov	r1, r3
 8000612:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000616:	fbb3 f3f1 	udiv	r3, r3, r1
 800061a:	fbb2 f3f3 	udiv	r3, r2, r3
 800061e:	4618      	mov	r0, r3
 8000620:	f000 f93b 	bl	800089a <HAL_SYSTICK_Config>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
 800062c:	e00e      	b.n	800064c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b0f      	cmp	r3, #15
 8000632:	d80a      	bhi.n	800064a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000634:	2200      	movs	r2, #0
 8000636:	6879      	ldr	r1, [r7, #4]
 8000638:	f04f 30ff 	mov.w	r0, #4294967295
 800063c:	f000 f911 	bl	8000862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000640:	4a06      	ldr	r2, [pc, #24]	@ (800065c <HAL_InitTick+0x5c>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000646:	2300      	movs	r3, #0
 8000648:	e000      	b.n	800064c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064a:	2301      	movs	r3, #1
}
 800064c:	4618      	mov	r0, r3
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000008 	.word	0x20000008
 8000658:	20000004 	.word	0x20000004
 800065c:	20000000 	.word	0x20000000

08000660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <HAL_IncTick+0x20>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	461a      	mov	r2, r3
 800066a:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <HAL_IncTick+0x24>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4413      	add	r3, r2
 8000670:	4a04      	ldr	r2, [pc, #16]	@ (8000684 <HAL_IncTick+0x24>)
 8000672:	6013      	str	r3, [r2, #0]
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	20000004 	.word	0x20000004
 8000684:	20000084 	.word	0x20000084

08000688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  return uwTick;
 800068c:	4b03      	ldr	r3, [pc, #12]	@ (800069c <HAL_GetTick+0x14>)
 800068e:	681b      	ldr	r3, [r3, #0]
}
 8000690:	4618      	mov	r0, r3
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	20000084 	.word	0x20000084

080006a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006a8:	f7ff ffee 	bl	8000688 <HAL_GetTick>
 80006ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006b8:	d005      	beq.n	80006c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006ba:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <HAL_Delay+0x44>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	461a      	mov	r2, r3
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	4413      	add	r3, r2
 80006c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006c6:	bf00      	nop
 80006c8:	f7ff ffde 	bl	8000688 <HAL_GetTick>
 80006cc:	4602      	mov	r2, r0
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	1ad3      	subs	r3, r2, r3
 80006d2:	68fa      	ldr	r2, [r7, #12]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d8f7      	bhi.n	80006c8 <HAL_Delay+0x28>
  {
  }
}
 80006d8:	bf00      	nop
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000004 	.word	0x20000004

080006e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f8:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <__NVIC_SetPriorityGrouping+0x44>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000710:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800071a:	4a04      	ldr	r2, [pc, #16]	@ (800072c <__NVIC_SetPriorityGrouping+0x44>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60d3      	str	r3, [r2, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000734:	4b04      	ldr	r3, [pc, #16]	@ (8000748 <__NVIC_GetPriorityGrouping+0x18>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	f003 0307 	and.w	r3, r3, #7
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	6039      	str	r1, [r7, #0]
 8000756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	2b00      	cmp	r3, #0
 800075e:	db0a      	blt.n	8000776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	490c      	ldr	r1, [pc, #48]	@ (8000798 <__NVIC_SetPriority+0x4c>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	440b      	add	r3, r1
 8000770:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000774:	e00a      	b.n	800078c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4908      	ldr	r1, [pc, #32]	@ (800079c <__NVIC_SetPriority+0x50>)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	3b04      	subs	r3, #4
 8000784:	0112      	lsls	r2, r2, #4
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	440b      	add	r3, r1
 800078a:	761a      	strb	r2, [r3, #24]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	e000e100 	.word	0xe000e100
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b089      	sub	sp, #36	@ 0x24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	f1c3 0307 	rsb	r3, r3, #7
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	bf28      	it	cs
 80007be:	2304      	movcs	r3, #4
 80007c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3304      	adds	r3, #4
 80007c6:	2b06      	cmp	r3, #6
 80007c8:	d902      	bls.n	80007d0 <NVIC_EncodePriority+0x30>
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3b03      	subs	r3, #3
 80007ce:	e000      	b.n	80007d2 <NVIC_EncodePriority+0x32>
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	f04f 32ff 	mov.w	r2, #4294967295
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	43da      	mvns	r2, r3
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	43d9      	mvns	r1, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f8:	4313      	orrs	r3, r2
         );
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3724      	adds	r7, #36	@ 0x24
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3b01      	subs	r3, #1
 8000814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000818:	d301      	bcc.n	800081e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800081a:	2301      	movs	r3, #1
 800081c:	e00f      	b.n	800083e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081e:	4a0a      	ldr	r2, [pc, #40]	@ (8000848 <SysTick_Config+0x40>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000826:	210f      	movs	r1, #15
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
 800082c:	f7ff ff8e 	bl	800074c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000830:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <SysTick_Config+0x40>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000836:	4b04      	ldr	r3, [pc, #16]	@ (8000848 <SysTick_Config+0x40>)
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	e000e010 	.word	0xe000e010

0800084c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff47 	bl	80006e8 <__NVIC_SetPriorityGrouping>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000862:	b580      	push	{r7, lr}
 8000864:	b086      	sub	sp, #24
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	60b9      	str	r1, [r7, #8]
 800086c:	607a      	str	r2, [r7, #4]
 800086e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000874:	f7ff ff5c 	bl	8000730 <__NVIC_GetPriorityGrouping>
 8000878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	68b9      	ldr	r1, [r7, #8]
 800087e:	6978      	ldr	r0, [r7, #20]
 8000880:	f7ff ff8e 	bl	80007a0 <NVIC_EncodePriority>
 8000884:	4602      	mov	r2, r0
 8000886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff5d 	bl	800074c <__NVIC_SetPriority>
}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008a2:	6878      	ldr	r0, [r7, #4]
 80008a4:	f7ff ffb0 	bl	8000808 <SysTick_Config>
 80008a8:	4603      	mov	r3, r0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b089      	sub	sp, #36	@ 0x24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e159      	b.n	8000b84 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008d0:	2201      	movs	r2, #1
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	697a      	ldr	r2, [r7, #20]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	f040 8148 	bne.w	8000b7e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	f003 0303 	and.w	r3, r3, #3
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d005      	beq.n	8000906 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000902:	2b02      	cmp	r3, #2
 8000904:	d130      	bne.n	8000968 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	2203      	movs	r2, #3
 8000912:	fa02 f303 	lsl.w	r3, r2, r3
 8000916:	43db      	mvns	r3, r3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	4013      	ands	r3, r2
 800091c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	68da      	ldr	r2, [r3, #12]
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	69ba      	ldr	r2, [r7, #24]
 800092c:	4313      	orrs	r3, r2
 800092e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800093c:	2201      	movs	r2, #1
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	43db      	mvns	r3, r3
 8000946:	69ba      	ldr	r2, [r7, #24]
 8000948:	4013      	ands	r3, r2
 800094a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	091b      	lsrs	r3, r3, #4
 8000952:	f003 0201 	and.w	r2, r3, #1
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	4313      	orrs	r3, r2
 8000960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	69ba      	ldr	r2, [r7, #24]
 8000966:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	f003 0303 	and.w	r3, r3, #3
 8000970:	2b03      	cmp	r3, #3
 8000972:	d017      	beq.n	80009a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	2203      	movs	r2, #3
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	43db      	mvns	r3, r3
 8000986:	69ba      	ldr	r2, [r7, #24]
 8000988:	4013      	ands	r3, r2
 800098a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	689a      	ldr	r2, [r3, #8]
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	fa02 f303 	lsl.w	r3, r2, r3
 8000998:	69ba      	ldr	r2, [r7, #24]
 800099a:	4313      	orrs	r3, r2
 800099c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	69ba      	ldr	r2, [r7, #24]
 80009a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f003 0303 	and.w	r3, r3, #3
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	d123      	bne.n	80009f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	f003 0307 	and.w	r3, r3, #7
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	220f      	movs	r2, #15
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	4013      	ands	r3, r2
 80009d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	691a      	ldr	r2, [r3, #16]
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	69ba      	ldr	r2, [r7, #24]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	08da      	lsrs	r2, r3, #3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3208      	adds	r2, #8
 80009f2:	69b9      	ldr	r1, [r7, #24]
 80009f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 0203 	and.w	r2, r3, #3
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f000 80a2 	beq.w	8000b7e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b57      	ldr	r3, [pc, #348]	@ (8000b9c <HAL_GPIO_Init+0x2e8>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a42:	4a56      	ldr	r2, [pc, #344]	@ (8000b9c <HAL_GPIO_Init+0x2e8>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a4a:	4b54      	ldr	r3, [pc, #336]	@ (8000b9c <HAL_GPIO_Init+0x2e8>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a56:	4a52      	ldr	r2, [pc, #328]	@ (8000ba0 <HAL_GPIO_Init+0x2ec>)
 8000a58:	69fb      	ldr	r3, [r7, #28]
 8000a5a:	089b      	lsrs	r3, r3, #2
 8000a5c:	3302      	adds	r3, #2
 8000a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	f003 0303 	and.w	r3, r3, #3
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	220f      	movs	r2, #15
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4013      	ands	r3, r2
 8000a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a49      	ldr	r2, [pc, #292]	@ (8000ba4 <HAL_GPIO_Init+0x2f0>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d019      	beq.n	8000ab6 <HAL_GPIO_Init+0x202>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a48      	ldr	r2, [pc, #288]	@ (8000ba8 <HAL_GPIO_Init+0x2f4>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d013      	beq.n	8000ab2 <HAL_GPIO_Init+0x1fe>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a47      	ldr	r2, [pc, #284]	@ (8000bac <HAL_GPIO_Init+0x2f8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d00d      	beq.n	8000aae <HAL_GPIO_Init+0x1fa>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a46      	ldr	r2, [pc, #280]	@ (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d007      	beq.n	8000aaa <HAL_GPIO_Init+0x1f6>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a45      	ldr	r2, [pc, #276]	@ (8000bb4 <HAL_GPIO_Init+0x300>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d101      	bne.n	8000aa6 <HAL_GPIO_Init+0x1f2>
 8000aa2:	2304      	movs	r3, #4
 8000aa4:	e008      	b.n	8000ab8 <HAL_GPIO_Init+0x204>
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	e006      	b.n	8000ab8 <HAL_GPIO_Init+0x204>
 8000aaa:	2303      	movs	r3, #3
 8000aac:	e004      	b.n	8000ab8 <HAL_GPIO_Init+0x204>
 8000aae:	2302      	movs	r3, #2
 8000ab0:	e002      	b.n	8000ab8 <HAL_GPIO_Init+0x204>
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e000      	b.n	8000ab8 <HAL_GPIO_Init+0x204>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	69fa      	ldr	r2, [r7, #28]
 8000aba:	f002 0203 	and.w	r2, r2, #3
 8000abe:	0092      	lsls	r2, r2, #2
 8000ac0:	4093      	lsls	r3, r2
 8000ac2:	69ba      	ldr	r2, [r7, #24]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ac8:	4935      	ldr	r1, [pc, #212]	@ (8000ba0 <HAL_GPIO_Init+0x2ec>)
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	089b      	lsrs	r3, r3, #2
 8000ace:	3302      	adds	r3, #2
 8000ad0:	69ba      	ldr	r2, [r7, #24]
 8000ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ad6:	4b38      	ldr	r3, [pc, #224]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	69ba      	ldr	r2, [r7, #24]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d003      	beq.n	8000afa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000af2:	69ba      	ldr	r2, [r7, #24]
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000afa:	4a2f      	ldr	r2, [pc, #188]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b00:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	69ba      	ldr	r2, [r7, #24]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d003      	beq.n	8000b24 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000b1c:	69ba      	ldr	r2, [r7, #24]
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b24:	4a24      	ldr	r2, [pc, #144]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000b2a:	4b23      	ldr	r3, [pc, #140]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	43db      	mvns	r3, r3
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	4013      	ands	r3, r2
 8000b38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b54:	4b18      	ldr	r3, [pc, #96]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	43db      	mvns	r3, r3
 8000b5e:	69ba      	ldr	r2, [r7, #24]
 8000b60:	4013      	ands	r3, r2
 8000b62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d003      	beq.n	8000b78 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000b70:	69ba      	ldr	r2, [r7, #24]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b78:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb8 <HAL_GPIO_Init+0x304>)
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	3301      	adds	r3, #1
 8000b82:	61fb      	str	r3, [r7, #28]
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	2b0f      	cmp	r3, #15
 8000b88:	f67f aea2 	bls.w	80008d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3724      	adds	r7, #36	@ 0x24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	40013800 	.word	0x40013800
 8000ba4:	40020000 	.word	0x40020000
 8000ba8:	40020400 	.word	0x40020400
 8000bac:	40020800 	.word	0x40020800
 8000bb0:	40020c00 	.word	0x40020c00
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	40013c00 	.word	0x40013c00

08000bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	20000008 	.word	0x20000008

08000bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000bd8:	f7ff fff0 	bl	8000bbc <HAL_RCC_GetHCLKFreq>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	0a9b      	lsrs	r3, r3, #10
 8000be4:	f003 0307 	and.w	r3, r3, #7
 8000be8:	4903      	ldr	r1, [pc, #12]	@ (8000bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000bea:	5ccb      	ldrb	r3, [r1, r3]
 8000bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	08002580 	.word	0x08002580

08000bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c00:	f7ff ffdc 	bl	8000bbc <HAL_RCC_GetHCLKFreq>
 8000c04:	4602      	mov	r2, r0
 8000c06:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	0b5b      	lsrs	r3, r3, #13
 8000c0c:	f003 0307 	and.w	r3, r3, #7
 8000c10:	4903      	ldr	r1, [pc, #12]	@ (8000c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000c12:	5ccb      	ldrb	r3, [r1, r3]
 8000c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	08002580 	.word	0x08002580

08000c24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000c32:	2301      	movs	r3, #1
 8000c34:	e042      	b.n	8000cbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d106      	bne.n	8000c50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 f83a 	bl	8000cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2224      	movs	r2, #36	@ 0x24
 8000c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	68da      	ldr	r2, [r3, #12]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000c66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 f97d 	bl	8000f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	691a      	ldr	r2, [r3, #16]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000c7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	695a      	ldr	r2, [r3, #20]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000c8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000c9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2220      	movs	r2, #32
 8000cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	@ 0x28
 8000cdc:	af02      	add	r7, sp, #8
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b20      	cmp	r3, #32
 8000cf6:	d175      	bne.n	8000de4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d002      	beq.n	8000d04 <HAL_UART_Transmit+0x2c>
 8000cfe:	88fb      	ldrh	r3, [r7, #6]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d101      	bne.n	8000d08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e06e      	b.n	8000de6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	2221      	movs	r2, #33	@ 0x21
 8000d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000d16:	f7ff fcb7 	bl	8000688 <HAL_GetTick>
 8000d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	88fa      	ldrh	r2, [r7, #6]
 8000d20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	88fa      	ldrh	r2, [r7, #6]
 8000d26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d30:	d108      	bne.n	8000d44 <HAL_UART_Transmit+0x6c>
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	691b      	ldr	r3, [r3, #16]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d104      	bne.n	8000d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	61bb      	str	r3, [r7, #24]
 8000d42:	e003      	b.n	8000d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8000d4c:	e02e      	b.n	8000dac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2200      	movs	r2, #0
 8000d56:	2180      	movs	r1, #128	@ 0x80
 8000d58:	68f8      	ldr	r0, [r7, #12]
 8000d5a:	f000 f848 	bl	8000dee <UART_WaitOnFlagUntilTimeout>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d005      	beq.n	8000d70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2220      	movs	r2, #32
 8000d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	e03a      	b.n	8000de6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d10b      	bne.n	8000d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	3302      	adds	r3, #2
 8000d8a:	61bb      	str	r3, [r7, #24]
 8000d8c:	e007      	b.n	8000d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	781a      	ldrb	r2, [r3, #0]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	3b01      	subs	r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1cb      	bne.n	8000d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2140      	movs	r1, #64	@ 0x40
 8000dc0:	68f8      	ldr	r0, [r7, #12]
 8000dc2:	f000 f814 	bl	8000dee <UART_WaitOnFlagUntilTimeout>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d005      	beq.n	8000dd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2220      	movs	r2, #32
 8000dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e006      	b.n	8000de6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2220      	movs	r2, #32
 8000ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e000      	b.n	8000de6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8000de4:	2302      	movs	r3, #2
  }
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3720      	adds	r7, #32
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b086      	sub	sp, #24
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	60f8      	str	r0, [r7, #12]
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000dfe:	e03b      	b.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000e00:	6a3b      	ldr	r3, [r7, #32]
 8000e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e06:	d037      	beq.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000e08:	f7ff fc3e 	bl	8000688 <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	6a3a      	ldr	r2, [r7, #32]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d302      	bcc.n	8000e1e <UART_WaitOnFlagUntilTimeout+0x30>
 8000e18:	6a3b      	ldr	r3, [r7, #32]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e03a      	b.n	8000e98 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	f003 0304 	and.w	r3, r3, #4
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d023      	beq.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	2b80      	cmp	r3, #128	@ 0x80
 8000e34:	d020      	beq.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	2b40      	cmp	r3, #64	@ 0x40
 8000e3a:	d01d      	beq.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	2b08      	cmp	r3, #8
 8000e48:	d116      	bne.n	8000e78 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8000e60:	68f8      	ldr	r0, [r7, #12]
 8000e62:	f000 f81d 	bl	8000ea0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2208      	movs	r2, #8
 8000e6a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e00f      	b.n	8000e98 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	4013      	ands	r3, r2
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	bf0c      	ite	eq
 8000e88:	2301      	moveq	r3, #1
 8000e8a:	2300      	movne	r3, #0
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	461a      	mov	r2, r3
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d0b4      	beq.n	8000e00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8000e96:	2300      	movs	r3, #0
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3718      	adds	r7, #24
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b095      	sub	sp, #84	@ 0x54
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	330c      	adds	r3, #12
 8000eae:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eb2:	e853 3f00 	ldrex	r3, [r3]
 8000eb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8000eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000eba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8000ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	330c      	adds	r3, #12
 8000ec6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ec8:	643a      	str	r2, [r7, #64]	@ 0x40
 8000eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000ecc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000ece:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ed0:	e841 2300 	strex	r3, r2, [r1]
 8000ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8000ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1e5      	bne.n	8000ea8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	3314      	adds	r3, #20
 8000ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000ee4:	6a3b      	ldr	r3, [r7, #32]
 8000ee6:	e853 3f00 	ldrex	r3, [r3]
 8000eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f023 0301 	bic.w	r3, r3, #1
 8000ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	3314      	adds	r3, #20
 8000efa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000f00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f04:	e841 2300 	strex	r3, r2, [r1]
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1e5      	bne.n	8000edc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d119      	bne.n	8000f4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	330c      	adds	r3, #12
 8000f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	e853 3f00 	ldrex	r3, [r3]
 8000f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	f023 0310 	bic.w	r3, r3, #16
 8000f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	330c      	adds	r3, #12
 8000f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000f38:	61ba      	str	r2, [r7, #24]
 8000f3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000f3c:	6979      	ldr	r1, [r7, #20]
 8000f3e:	69ba      	ldr	r2, [r7, #24]
 8000f40:	e841 2300 	strex	r3, r2, [r1]
 8000f44:	613b      	str	r3, [r7, #16]
   return(result);
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1e5      	bne.n	8000f18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2220      	movs	r2, #32
 8000f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000f5a:	bf00      	nop
 8000f5c:	3754      	adds	r7, #84	@ 0x54
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f6c:	b0c0      	sub	sp, #256	@ 0x100
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	691b      	ldr	r3, [r3, #16]
 8000f7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8000f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f84:	68d9      	ldr	r1, [r3, #12]
 8000f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	ea40 0301 	orr.w	r3, r0, r1
 8000f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f96:	689a      	ldr	r2, [r3, #8]
 8000f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000f9c:	691b      	ldr	r3, [r3, #16]
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8000fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8000fc0:	f021 010c 	bic.w	r1, r1, #12
 8000fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000fce:	430b      	orrs	r3, r1
 8000fd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8000fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fe2:	6999      	ldr	r1, [r3, #24]
 8000fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	ea40 0301 	orr.w	r3, r0, r1
 8000fee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4b8f      	ldr	r3, [pc, #572]	@ (8001234 <UART_SetConfig+0x2cc>)
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d005      	beq.n	8001008 <UART_SetConfig+0xa0>
 8000ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	4b8d      	ldr	r3, [pc, #564]	@ (8001238 <UART_SetConfig+0x2d0>)
 8001004:	429a      	cmp	r2, r3
 8001006:	d104      	bne.n	8001012 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001008:	f7ff fdf8 	bl	8000bfc <HAL_RCC_GetPCLK2Freq>
 800100c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001010:	e003      	b.n	800101a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001012:	f7ff fddf 	bl	8000bd4 <HAL_RCC_GetPCLK1Freq>
 8001016:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800101a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001024:	f040 810c 	bne.w	8001240 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800102c:	2200      	movs	r2, #0
 800102e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001032:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001036:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800103a:	4622      	mov	r2, r4
 800103c:	462b      	mov	r3, r5
 800103e:	1891      	adds	r1, r2, r2
 8001040:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001042:	415b      	adcs	r3, r3
 8001044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001046:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800104a:	4621      	mov	r1, r4
 800104c:	eb12 0801 	adds.w	r8, r2, r1
 8001050:	4629      	mov	r1, r5
 8001052:	eb43 0901 	adc.w	r9, r3, r1
 8001056:	f04f 0200 	mov.w	r2, #0
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800106a:	4690      	mov	r8, r2
 800106c:	4699      	mov	r9, r3
 800106e:	4623      	mov	r3, r4
 8001070:	eb18 0303 	adds.w	r3, r8, r3
 8001074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001078:	462b      	mov	r3, r5
 800107a:	eb49 0303 	adc.w	r3, r9, r3
 800107e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800108e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001096:	460b      	mov	r3, r1
 8001098:	18db      	adds	r3, r3, r3
 800109a:	653b      	str	r3, [r7, #80]	@ 0x50
 800109c:	4613      	mov	r3, r2
 800109e:	eb42 0303 	adc.w	r3, r2, r3
 80010a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80010a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80010a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80010ac:	f7ff f8e8 	bl	8000280 <__aeabi_uldivmod>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4b61      	ldr	r3, [pc, #388]	@ (800123c <UART_SetConfig+0x2d4>)
 80010b6:	fba3 2302 	umull	r2, r3, r3, r2
 80010ba:	095b      	lsrs	r3, r3, #5
 80010bc:	011c      	lsls	r4, r3, #4
 80010be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80010c2:	2200      	movs	r2, #0
 80010c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80010c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80010cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80010d0:	4642      	mov	r2, r8
 80010d2:	464b      	mov	r3, r9
 80010d4:	1891      	adds	r1, r2, r2
 80010d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80010d8:	415b      	adcs	r3, r3
 80010da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80010e0:	4641      	mov	r1, r8
 80010e2:	eb12 0a01 	adds.w	sl, r2, r1
 80010e6:	4649      	mov	r1, r9
 80010e8:	eb43 0b01 	adc.w	fp, r3, r1
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	f04f 0300 	mov.w	r3, #0
 80010f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80010f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80010fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001100:	4692      	mov	sl, r2
 8001102:	469b      	mov	fp, r3
 8001104:	4643      	mov	r3, r8
 8001106:	eb1a 0303 	adds.w	r3, sl, r3
 800110a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800110e:	464b      	mov	r3, r9
 8001110:	eb4b 0303 	adc.w	r3, fp, r3
 8001114:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001124:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001128:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800112c:	460b      	mov	r3, r1
 800112e:	18db      	adds	r3, r3, r3
 8001130:	643b      	str	r3, [r7, #64]	@ 0x40
 8001132:	4613      	mov	r3, r2
 8001134:	eb42 0303 	adc.w	r3, r2, r3
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
 800113a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800113e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001142:	f7ff f89d 	bl	8000280 <__aeabi_uldivmod>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4611      	mov	r1, r2
 800114c:	4b3b      	ldr	r3, [pc, #236]	@ (800123c <UART_SetConfig+0x2d4>)
 800114e:	fba3 2301 	umull	r2, r3, r3, r1
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	2264      	movs	r2, #100	@ 0x64
 8001156:	fb02 f303 	mul.w	r3, r2, r3
 800115a:	1acb      	subs	r3, r1, r3
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001162:	4b36      	ldr	r3, [pc, #216]	@ (800123c <UART_SetConfig+0x2d4>)
 8001164:	fba3 2302 	umull	r2, r3, r3, r2
 8001168:	095b      	lsrs	r3, r3, #5
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001170:	441c      	add	r4, r3
 8001172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001176:	2200      	movs	r2, #0
 8001178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800117c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001180:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001184:	4642      	mov	r2, r8
 8001186:	464b      	mov	r3, r9
 8001188:	1891      	adds	r1, r2, r2
 800118a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800118c:	415b      	adcs	r3, r3
 800118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001194:	4641      	mov	r1, r8
 8001196:	1851      	adds	r1, r2, r1
 8001198:	6339      	str	r1, [r7, #48]	@ 0x30
 800119a:	4649      	mov	r1, r9
 800119c:	414b      	adcs	r3, r1
 800119e:	637b      	str	r3, [r7, #52]	@ 0x34
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80011ac:	4659      	mov	r1, fp
 80011ae:	00cb      	lsls	r3, r1, #3
 80011b0:	4651      	mov	r1, sl
 80011b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80011b6:	4651      	mov	r1, sl
 80011b8:	00ca      	lsls	r2, r1, #3
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	4603      	mov	r3, r0
 80011c0:	4642      	mov	r2, r8
 80011c2:	189b      	adds	r3, r3, r2
 80011c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80011c8:	464b      	mov	r3, r9
 80011ca:	460a      	mov	r2, r1
 80011cc:	eb42 0303 	adc.w	r3, r2, r3
 80011d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80011d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80011e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80011e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80011e8:	460b      	mov	r3, r1
 80011ea:	18db      	adds	r3, r3, r3
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011ee:	4613      	mov	r3, r2
 80011f0:	eb42 0303 	adc.w	r3, r2, r3
 80011f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80011fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80011fe:	f7ff f83f 	bl	8000280 <__aeabi_uldivmod>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4b0d      	ldr	r3, [pc, #52]	@ (800123c <UART_SetConfig+0x2d4>)
 8001208:	fba3 1302 	umull	r1, r3, r3, r2
 800120c:	095b      	lsrs	r3, r3, #5
 800120e:	2164      	movs	r1, #100	@ 0x64
 8001210:	fb01 f303 	mul.w	r3, r1, r3
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	3332      	adds	r3, #50	@ 0x32
 800121a:	4a08      	ldr	r2, [pc, #32]	@ (800123c <UART_SetConfig+0x2d4>)
 800121c:	fba2 2303 	umull	r2, r3, r2, r3
 8001220:	095b      	lsrs	r3, r3, #5
 8001222:	f003 0207 	and.w	r2, r3, #7
 8001226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4422      	add	r2, r4
 800122e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001230:	e106      	b.n	8001440 <UART_SetConfig+0x4d8>
 8001232:	bf00      	nop
 8001234:	40011000 	.word	0x40011000
 8001238:	40011400 	.word	0x40011400
 800123c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001244:	2200      	movs	r2, #0
 8001246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800124a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800124e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001252:	4642      	mov	r2, r8
 8001254:	464b      	mov	r3, r9
 8001256:	1891      	adds	r1, r2, r2
 8001258:	6239      	str	r1, [r7, #32]
 800125a:	415b      	adcs	r3, r3
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
 800125e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001262:	4641      	mov	r1, r8
 8001264:	1854      	adds	r4, r2, r1
 8001266:	4649      	mov	r1, r9
 8001268:	eb43 0501 	adc.w	r5, r3, r1
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	00eb      	lsls	r3, r5, #3
 8001276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800127a:	00e2      	lsls	r2, r4, #3
 800127c:	4614      	mov	r4, r2
 800127e:	461d      	mov	r5, r3
 8001280:	4643      	mov	r3, r8
 8001282:	18e3      	adds	r3, r4, r3
 8001284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001288:	464b      	mov	r3, r9
 800128a:	eb45 0303 	adc.w	r3, r5, r3
 800128e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800129e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80012ae:	4629      	mov	r1, r5
 80012b0:	008b      	lsls	r3, r1, #2
 80012b2:	4621      	mov	r1, r4
 80012b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80012b8:	4621      	mov	r1, r4
 80012ba:	008a      	lsls	r2, r1, #2
 80012bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80012c0:	f7fe ffde 	bl	8000280 <__aeabi_uldivmod>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4b60      	ldr	r3, [pc, #384]	@ (800144c <UART_SetConfig+0x4e4>)
 80012ca:	fba3 2302 	umull	r2, r3, r3, r2
 80012ce:	095b      	lsrs	r3, r3, #5
 80012d0:	011c      	lsls	r4, r3, #4
 80012d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80012d6:	2200      	movs	r2, #0
 80012d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80012dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80012e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80012e4:	4642      	mov	r2, r8
 80012e6:	464b      	mov	r3, r9
 80012e8:	1891      	adds	r1, r2, r2
 80012ea:	61b9      	str	r1, [r7, #24]
 80012ec:	415b      	adcs	r3, r3
 80012ee:	61fb      	str	r3, [r7, #28]
 80012f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012f4:	4641      	mov	r1, r8
 80012f6:	1851      	adds	r1, r2, r1
 80012f8:	6139      	str	r1, [r7, #16]
 80012fa:	4649      	mov	r1, r9
 80012fc:	414b      	adcs	r3, r1
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800130c:	4659      	mov	r1, fp
 800130e:	00cb      	lsls	r3, r1, #3
 8001310:	4651      	mov	r1, sl
 8001312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001316:	4651      	mov	r1, sl
 8001318:	00ca      	lsls	r2, r1, #3
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	4603      	mov	r3, r0
 8001320:	4642      	mov	r2, r8
 8001322:	189b      	adds	r3, r3, r2
 8001324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001328:	464b      	mov	r3, r9
 800132a:	460a      	mov	r2, r1
 800132c:	eb42 0303 	adc.w	r3, r2, r3
 8001330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800133e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	f04f 0300 	mov.w	r3, #0
 8001348:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800134c:	4649      	mov	r1, r9
 800134e:	008b      	lsls	r3, r1, #2
 8001350:	4641      	mov	r1, r8
 8001352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001356:	4641      	mov	r1, r8
 8001358:	008a      	lsls	r2, r1, #2
 800135a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800135e:	f7fe ff8f 	bl	8000280 <__aeabi_uldivmod>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4611      	mov	r1, r2
 8001368:	4b38      	ldr	r3, [pc, #224]	@ (800144c <UART_SetConfig+0x4e4>)
 800136a:	fba3 2301 	umull	r2, r3, r3, r1
 800136e:	095b      	lsrs	r3, r3, #5
 8001370:	2264      	movs	r2, #100	@ 0x64
 8001372:	fb02 f303 	mul.w	r3, r2, r3
 8001376:	1acb      	subs	r3, r1, r3
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	3332      	adds	r3, #50	@ 0x32
 800137c:	4a33      	ldr	r2, [pc, #204]	@ (800144c <UART_SetConfig+0x4e4>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	095b      	lsrs	r3, r3, #5
 8001384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001388:	441c      	add	r4, r3
 800138a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800138e:	2200      	movs	r2, #0
 8001390:	673b      	str	r3, [r7, #112]	@ 0x70
 8001392:	677a      	str	r2, [r7, #116]	@ 0x74
 8001394:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001398:	4642      	mov	r2, r8
 800139a:	464b      	mov	r3, r9
 800139c:	1891      	adds	r1, r2, r2
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	415b      	adcs	r3, r3
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013a8:	4641      	mov	r1, r8
 80013aa:	1851      	adds	r1, r2, r1
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	4649      	mov	r1, r9
 80013b0:	414b      	adcs	r3, r1
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	f04f 0300 	mov.w	r3, #0
 80013bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80013c0:	4659      	mov	r1, fp
 80013c2:	00cb      	lsls	r3, r1, #3
 80013c4:	4651      	mov	r1, sl
 80013c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013ca:	4651      	mov	r1, sl
 80013cc:	00ca      	lsls	r2, r1, #3
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	4603      	mov	r3, r0
 80013d4:	4642      	mov	r2, r8
 80013d6:	189b      	adds	r3, r3, r2
 80013d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80013da:	464b      	mov	r3, r9
 80013dc:	460a      	mov	r2, r1
 80013de:	eb42 0303 	adc.w	r3, r2, r3
 80013e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80013e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80013ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80013fc:	4649      	mov	r1, r9
 80013fe:	008b      	lsls	r3, r1, #2
 8001400:	4641      	mov	r1, r8
 8001402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001406:	4641      	mov	r1, r8
 8001408:	008a      	lsls	r2, r1, #2
 800140a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800140e:	f7fe ff37 	bl	8000280 <__aeabi_uldivmod>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <UART_SetConfig+0x4e4>)
 8001418:	fba3 1302 	umull	r1, r3, r3, r2
 800141c:	095b      	lsrs	r3, r3, #5
 800141e:	2164      	movs	r1, #100	@ 0x64
 8001420:	fb01 f303 	mul.w	r3, r1, r3
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	011b      	lsls	r3, r3, #4
 8001428:	3332      	adds	r3, #50	@ 0x32
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <UART_SetConfig+0x4e4>)
 800142c:	fba2 2303 	umull	r2, r3, r2, r3
 8001430:	095b      	lsrs	r3, r3, #5
 8001432:	f003 020f 	and.w	r2, r3, #15
 8001436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4422      	add	r2, r4
 800143e:	609a      	str	r2, [r3, #8]
}
 8001440:	bf00      	nop
 8001442:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001446:	46bd      	mov	sp, r7
 8001448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800144c:	51eb851f 	.word	0x51eb851f

08001450 <__io_putchar>:

void uart_init(void);

char message[] = "Hello From STM32\r\n";

int __io_putchar(int ch){
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t *)&ch,1,10);
 8001458:	1d39      	adds	r1, r7, #4
 800145a:	230a      	movs	r3, #10
 800145c:	2201      	movs	r2, #1
 800145e:	4804      	ldr	r0, [pc, #16]	@ (8001470 <__io_putchar+0x20>)
 8001460:	f7ff fc3a 	bl	8000cd8 <HAL_UART_Transmit>
	return ch;
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000088 	.word	0x20000088

08001474 <main>:
int main(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
    HAL_Init();
 8001478:	f7ff f898 	bl	80005ac <HAL_Init>
    uart_init();
 800147c:	f000 f810 	bl	80014a0 <uart_init>

    while (1)
    {
    	printf("Printf is used");
 8001480:	4803      	ldr	r0, [pc, #12]	@ (8001490 <main+0x1c>)
 8001482:	f000 f9fd 	bl	8001880 <iprintf>
    	HAL_Delay(10);
 8001486:	200a      	movs	r0, #10
 8001488:	f7ff f90a 	bl	80006a0 <HAL_Delay>
    	printf("Printf is used");
 800148c:	bf00      	nop
 800148e:	e7f7      	b.n	8001480 <main+0xc>
 8001490:	08002570 	.word	0x08002570

08001494 <SysTick_Handler>:
    }
}

void SysTick_Handler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8001498:	f7ff f8e2 	bl	8000660 <HAL_IncTick>
}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}

080014a0 <uart_init>:

void uart_init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	4b25      	ldr	r3, [pc, #148]	@ (8001550 <uart_init+0xb0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a24      	ldr	r2, [pc, #144]	@ (8001550 <uart_init+0xb0>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b22      	ldr	r3, [pc, #136]	@ (8001550 <uart_init+0xb0>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <uart_init+0xb0>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014da:	4a1d      	ldr	r2, [pc, #116]	@ (8001550 <uart_init+0xb0>)
 80014dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <uart_init+0xb0>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80014ee:	230c      	movs	r3, #12
 80014f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fa:	2303      	movs	r3, #3
 80014fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014fe:	2307      	movs	r3, #7
 8001500:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 030c 	add.w	r3, r7, #12
 8001506:	4619      	mov	r1, r3
 8001508:	4812      	ldr	r0, [pc, #72]	@ (8001554 <uart_init+0xb4>)
 800150a:	f7ff f9d3 	bl	80008b4 <HAL_GPIO_Init>

    huart2.Instance = USART2;
 800150e:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <uart_init+0xb8>)
 8001510:	4a12      	ldr	r2, [pc, #72]	@ (800155c <uart_init+0xbc>)
 8001512:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001514:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <uart_init+0xb8>)
 8001516:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800151a:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800151c:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <uart_init+0xb8>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001522:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <uart_init+0xb8>)
 8001524:	2200      	movs	r2, #0
 8001526:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <uart_init+0xb8>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX;
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <uart_init+0xb8>)
 8001530:	2208      	movs	r2, #8
 8001532:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001534:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <uart_init+0xb8>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800153a:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <uart_init+0xb8>)
 800153c:	2200      	movs	r2, #0
 800153e:	61da      	str	r2, [r3, #28]

    HAL_UART_Init(&huart2);
 8001540:	4805      	ldr	r0, [pc, #20]	@ (8001558 <uart_init+0xb8>)
 8001542:	f7ff fb6f 	bl	8000c24 <HAL_UART_Init>
}
 8001546:	bf00      	nop
 8001548:	3720      	adds	r7, #32
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40023800 	.word	0x40023800
 8001554:	40020000 	.word	0x40020000
 8001558:	20000088 	.word	0x20000088
 800155c:	40004400 	.word	0x40004400

08001560 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
 8001570:	e00a      	b.n	8001588 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001572:	f3af 8000 	nop.w
 8001576:	4601      	mov	r1, r0
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	1c5a      	adds	r2, r3, #1
 800157c:	60ba      	str	r2, [r7, #8]
 800157e:	b2ca      	uxtb	r2, r1
 8001580:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	3301      	adds	r3, #1
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	697a      	ldr	r2, [r7, #20]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	429a      	cmp	r2, r3
 800158e:	dbf0      	blt.n	8001572 <_read+0x12>
  }

  return len;
 8001590:	687b      	ldr	r3, [r7, #4]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]
 80015aa:	e009      	b.n	80015c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	1c5a      	adds	r2, r3, #1
 80015b0:	60ba      	str	r2, [r7, #8]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ff4b 	bl	8001450 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbf1      	blt.n	80015ac <_write+0x12>
  }
  return len;
 80015c8:	687b      	ldr	r3, [r7, #4]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <_close>:

int _close(int file)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015fa:	605a      	str	r2, [r3, #4]
  return 0;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <_isatty>:

int _isatty(int file)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001612:	2301      	movs	r3, #1
}
 8001614:	4618      	mov	r0, r3
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001644:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <_sbrk+0x5c>)
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <_sbrk+0x60>)
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d102      	bne.n	800165e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <_sbrk+0x64>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <_sbrk+0x68>)
 800165c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <_sbrk+0x64>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	429a      	cmp	r2, r3
 800166a:	d207      	bcs.n	800167c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800166c:	f000 f9ac 	bl	80019c8 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	220c      	movs	r2, #12
 8001674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	e009      	b.n	8001690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <_sbrk+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <_sbrk+0x64>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <_sbrk+0x64>)
 800168c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800168e:	68fb      	ldr	r3, [r7, #12]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20020000 	.word	0x20020000
 800169c:	00000400 	.word	0x00000400
 80016a0:	200000d0 	.word	0x200000d0
 80016a4:	20000220 	.word	0x20000220

080016a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016a8:	480d      	ldr	r0, [pc, #52]	@ (80016e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016ac:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80016b2:	490d      	ldr	r1, [pc, #52]	@ (80016e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <LoopForever+0xe>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b8:	e002      	b.n	80016c0 <LoopCopyDataInit>

080016ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016be:	3304      	adds	r3, #4

080016c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c4:	d3f9      	bcc.n	80016ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016c8:	4c0a      	ldr	r4, [pc, #40]	@ (80016f4 <LoopForever+0x16>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016cc:	e001      	b.n	80016d2 <LoopFillZerobss>

080016ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d0:	3204      	adds	r2, #4

080016d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d4:	d3fb      	bcc.n	80016ce <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80016d6:	f000 f97d 	bl	80019d4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80016da:	f7ff fecb 	bl	8001474 <main>

080016de <LoopForever>:

LoopForever:
  b LoopForever
 80016de:	e7fe      	b.n	80016de <LoopForever>
  ldr   r0, =_estack
 80016e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80016ec:	080025cc 	.word	0x080025cc
  ldr r2, =_sbss
 80016f0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80016f4:	20000220 	.word	0x20000220

080016f8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016f8:	e7fe      	b.n	80016f8 <ADC_IRQHandler>
	...

080016fc <std>:
 80016fc:	2300      	movs	r3, #0
 80016fe:	b510      	push	{r4, lr}
 8001700:	4604      	mov	r4, r0
 8001702:	e9c0 3300 	strd	r3, r3, [r0]
 8001706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800170a:	6083      	str	r3, [r0, #8]
 800170c:	8181      	strh	r1, [r0, #12]
 800170e:	6643      	str	r3, [r0, #100]	@ 0x64
 8001710:	81c2      	strh	r2, [r0, #14]
 8001712:	6183      	str	r3, [r0, #24]
 8001714:	4619      	mov	r1, r3
 8001716:	2208      	movs	r2, #8
 8001718:	305c      	adds	r0, #92	@ 0x5c
 800171a:	f000 f906 	bl	800192a <memset>
 800171e:	4b0d      	ldr	r3, [pc, #52]	@ (8001754 <std+0x58>)
 8001720:	6263      	str	r3, [r4, #36]	@ 0x24
 8001722:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <std+0x5c>)
 8001724:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <std+0x60>)
 8001728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800172a:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <std+0x64>)
 800172c:	6323      	str	r3, [r4, #48]	@ 0x30
 800172e:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <std+0x68>)
 8001730:	6224      	str	r4, [r4, #32]
 8001732:	429c      	cmp	r4, r3
 8001734:	d006      	beq.n	8001744 <std+0x48>
 8001736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800173a:	4294      	cmp	r4, r2
 800173c:	d002      	beq.n	8001744 <std+0x48>
 800173e:	33d0      	adds	r3, #208	@ 0xd0
 8001740:	429c      	cmp	r4, r3
 8001742:	d105      	bne.n	8001750 <std+0x54>
 8001744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800174c:	f000 b966 	b.w	8001a1c <__retarget_lock_init_recursive>
 8001750:	bd10      	pop	{r4, pc}
 8001752:	bf00      	nop
 8001754:	080018a5 	.word	0x080018a5
 8001758:	080018c7 	.word	0x080018c7
 800175c:	080018ff 	.word	0x080018ff
 8001760:	08001923 	.word	0x08001923
 8001764:	200000d4 	.word	0x200000d4

08001768 <stdio_exit_handler>:
 8001768:	4a02      	ldr	r2, [pc, #8]	@ (8001774 <stdio_exit_handler+0xc>)
 800176a:	4903      	ldr	r1, [pc, #12]	@ (8001778 <stdio_exit_handler+0x10>)
 800176c:	4803      	ldr	r0, [pc, #12]	@ (800177c <stdio_exit_handler+0x14>)
 800176e:	f000 b869 	b.w	8001844 <_fwalk_sglue>
 8001772:	bf00      	nop
 8001774:	2000000c 	.word	0x2000000c
 8001778:	080022b9 	.word	0x080022b9
 800177c:	2000001c 	.word	0x2000001c

08001780 <cleanup_stdio>:
 8001780:	6841      	ldr	r1, [r0, #4]
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <cleanup_stdio+0x34>)
 8001784:	4299      	cmp	r1, r3
 8001786:	b510      	push	{r4, lr}
 8001788:	4604      	mov	r4, r0
 800178a:	d001      	beq.n	8001790 <cleanup_stdio+0x10>
 800178c:	f000 fd94 	bl	80022b8 <_fflush_r>
 8001790:	68a1      	ldr	r1, [r4, #8]
 8001792:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <cleanup_stdio+0x38>)
 8001794:	4299      	cmp	r1, r3
 8001796:	d002      	beq.n	800179e <cleanup_stdio+0x1e>
 8001798:	4620      	mov	r0, r4
 800179a:	f000 fd8d 	bl	80022b8 <_fflush_r>
 800179e:	68e1      	ldr	r1, [r4, #12]
 80017a0:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <cleanup_stdio+0x3c>)
 80017a2:	4299      	cmp	r1, r3
 80017a4:	d004      	beq.n	80017b0 <cleanup_stdio+0x30>
 80017a6:	4620      	mov	r0, r4
 80017a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017ac:	f000 bd84 	b.w	80022b8 <_fflush_r>
 80017b0:	bd10      	pop	{r4, pc}
 80017b2:	bf00      	nop
 80017b4:	200000d4 	.word	0x200000d4
 80017b8:	2000013c 	.word	0x2000013c
 80017bc:	200001a4 	.word	0x200001a4

080017c0 <global_stdio_init.part.0>:
 80017c0:	b510      	push	{r4, lr}
 80017c2:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <global_stdio_init.part.0+0x30>)
 80017c4:	4c0b      	ldr	r4, [pc, #44]	@ (80017f4 <global_stdio_init.part.0+0x34>)
 80017c6:	4a0c      	ldr	r2, [pc, #48]	@ (80017f8 <global_stdio_init.part.0+0x38>)
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	4620      	mov	r0, r4
 80017cc:	2200      	movs	r2, #0
 80017ce:	2104      	movs	r1, #4
 80017d0:	f7ff ff94 	bl	80016fc <std>
 80017d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80017d8:	2201      	movs	r2, #1
 80017da:	2109      	movs	r1, #9
 80017dc:	f7ff ff8e 	bl	80016fc <std>
 80017e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80017e4:	2202      	movs	r2, #2
 80017e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017ea:	2112      	movs	r1, #18
 80017ec:	f7ff bf86 	b.w	80016fc <std>
 80017f0:	2000020c 	.word	0x2000020c
 80017f4:	200000d4 	.word	0x200000d4
 80017f8:	08001769 	.word	0x08001769

080017fc <__sfp_lock_acquire>:
 80017fc:	4801      	ldr	r0, [pc, #4]	@ (8001804 <__sfp_lock_acquire+0x8>)
 80017fe:	f000 b90e 	b.w	8001a1e <__retarget_lock_acquire_recursive>
 8001802:	bf00      	nop
 8001804:	20000215 	.word	0x20000215

08001808 <__sfp_lock_release>:
 8001808:	4801      	ldr	r0, [pc, #4]	@ (8001810 <__sfp_lock_release+0x8>)
 800180a:	f000 b909 	b.w	8001a20 <__retarget_lock_release_recursive>
 800180e:	bf00      	nop
 8001810:	20000215 	.word	0x20000215

08001814 <__sinit>:
 8001814:	b510      	push	{r4, lr}
 8001816:	4604      	mov	r4, r0
 8001818:	f7ff fff0 	bl	80017fc <__sfp_lock_acquire>
 800181c:	6a23      	ldr	r3, [r4, #32]
 800181e:	b11b      	cbz	r3, 8001828 <__sinit+0x14>
 8001820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001824:	f7ff bff0 	b.w	8001808 <__sfp_lock_release>
 8001828:	4b04      	ldr	r3, [pc, #16]	@ (800183c <__sinit+0x28>)
 800182a:	6223      	str	r3, [r4, #32]
 800182c:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <__sinit+0x2c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1f5      	bne.n	8001820 <__sinit+0xc>
 8001834:	f7ff ffc4 	bl	80017c0 <global_stdio_init.part.0>
 8001838:	e7f2      	b.n	8001820 <__sinit+0xc>
 800183a:	bf00      	nop
 800183c:	08001781 	.word	0x08001781
 8001840:	2000020c 	.word	0x2000020c

08001844 <_fwalk_sglue>:
 8001844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001848:	4607      	mov	r7, r0
 800184a:	4688      	mov	r8, r1
 800184c:	4614      	mov	r4, r2
 800184e:	2600      	movs	r6, #0
 8001850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001854:	f1b9 0901 	subs.w	r9, r9, #1
 8001858:	d505      	bpl.n	8001866 <_fwalk_sglue+0x22>
 800185a:	6824      	ldr	r4, [r4, #0]
 800185c:	2c00      	cmp	r4, #0
 800185e:	d1f7      	bne.n	8001850 <_fwalk_sglue+0xc>
 8001860:	4630      	mov	r0, r6
 8001862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001866:	89ab      	ldrh	r3, [r5, #12]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d907      	bls.n	800187c <_fwalk_sglue+0x38>
 800186c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001870:	3301      	adds	r3, #1
 8001872:	d003      	beq.n	800187c <_fwalk_sglue+0x38>
 8001874:	4629      	mov	r1, r5
 8001876:	4638      	mov	r0, r7
 8001878:	47c0      	blx	r8
 800187a:	4306      	orrs	r6, r0
 800187c:	3568      	adds	r5, #104	@ 0x68
 800187e:	e7e9      	b.n	8001854 <_fwalk_sglue+0x10>

08001880 <iprintf>:
 8001880:	b40f      	push	{r0, r1, r2, r3}
 8001882:	b507      	push	{r0, r1, r2, lr}
 8001884:	4906      	ldr	r1, [pc, #24]	@ (80018a0 <iprintf+0x20>)
 8001886:	ab04      	add	r3, sp, #16
 8001888:	6808      	ldr	r0, [r1, #0]
 800188a:	f853 2b04 	ldr.w	r2, [r3], #4
 800188e:	6881      	ldr	r1, [r0, #8]
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	f000 f9e9 	bl	8001c68 <_vfiprintf_r>
 8001896:	b003      	add	sp, #12
 8001898:	f85d eb04 	ldr.w	lr, [sp], #4
 800189c:	b004      	add	sp, #16
 800189e:	4770      	bx	lr
 80018a0:	20000018 	.word	0x20000018

080018a4 <__sread>:
 80018a4:	b510      	push	{r4, lr}
 80018a6:	460c      	mov	r4, r1
 80018a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018ac:	f000 f868 	bl	8001980 <_read_r>
 80018b0:	2800      	cmp	r0, #0
 80018b2:	bfab      	itete	ge
 80018b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80018b6:	89a3      	ldrhlt	r3, [r4, #12]
 80018b8:	181b      	addge	r3, r3, r0
 80018ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80018be:	bfac      	ite	ge
 80018c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80018c2:	81a3      	strhlt	r3, [r4, #12]
 80018c4:	bd10      	pop	{r4, pc}

080018c6 <__swrite>:
 80018c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018ca:	461f      	mov	r7, r3
 80018cc:	898b      	ldrh	r3, [r1, #12]
 80018ce:	05db      	lsls	r3, r3, #23
 80018d0:	4605      	mov	r5, r0
 80018d2:	460c      	mov	r4, r1
 80018d4:	4616      	mov	r6, r2
 80018d6:	d505      	bpl.n	80018e4 <__swrite+0x1e>
 80018d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018dc:	2302      	movs	r3, #2
 80018de:	2200      	movs	r2, #0
 80018e0:	f000 f83c 	bl	800195c <_lseek_r>
 80018e4:	89a3      	ldrh	r3, [r4, #12]
 80018e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80018ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018ee:	81a3      	strh	r3, [r4, #12]
 80018f0:	4632      	mov	r2, r6
 80018f2:	463b      	mov	r3, r7
 80018f4:	4628      	mov	r0, r5
 80018f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80018fa:	f000 b853 	b.w	80019a4 <_write_r>

080018fe <__sseek>:
 80018fe:	b510      	push	{r4, lr}
 8001900:	460c      	mov	r4, r1
 8001902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001906:	f000 f829 	bl	800195c <_lseek_r>
 800190a:	1c43      	adds	r3, r0, #1
 800190c:	89a3      	ldrh	r3, [r4, #12]
 800190e:	bf15      	itete	ne
 8001910:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001912:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001916:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800191a:	81a3      	strheq	r3, [r4, #12]
 800191c:	bf18      	it	ne
 800191e:	81a3      	strhne	r3, [r4, #12]
 8001920:	bd10      	pop	{r4, pc}

08001922 <__sclose>:
 8001922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001926:	f000 b809 	b.w	800193c <_close_r>

0800192a <memset>:
 800192a:	4402      	add	r2, r0
 800192c:	4603      	mov	r3, r0
 800192e:	4293      	cmp	r3, r2
 8001930:	d100      	bne.n	8001934 <memset+0xa>
 8001932:	4770      	bx	lr
 8001934:	f803 1b01 	strb.w	r1, [r3], #1
 8001938:	e7f9      	b.n	800192e <memset+0x4>
	...

0800193c <_close_r>:
 800193c:	b538      	push	{r3, r4, r5, lr}
 800193e:	4d06      	ldr	r5, [pc, #24]	@ (8001958 <_close_r+0x1c>)
 8001940:	2300      	movs	r3, #0
 8001942:	4604      	mov	r4, r0
 8001944:	4608      	mov	r0, r1
 8001946:	602b      	str	r3, [r5, #0]
 8001948:	f7ff fe43 	bl	80015d2 <_close>
 800194c:	1c43      	adds	r3, r0, #1
 800194e:	d102      	bne.n	8001956 <_close_r+0x1a>
 8001950:	682b      	ldr	r3, [r5, #0]
 8001952:	b103      	cbz	r3, 8001956 <_close_r+0x1a>
 8001954:	6023      	str	r3, [r4, #0]
 8001956:	bd38      	pop	{r3, r4, r5, pc}
 8001958:	20000210 	.word	0x20000210

0800195c <_lseek_r>:
 800195c:	b538      	push	{r3, r4, r5, lr}
 800195e:	4d07      	ldr	r5, [pc, #28]	@ (800197c <_lseek_r+0x20>)
 8001960:	4604      	mov	r4, r0
 8001962:	4608      	mov	r0, r1
 8001964:	4611      	mov	r1, r2
 8001966:	2200      	movs	r2, #0
 8001968:	602a      	str	r2, [r5, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	f7ff fe58 	bl	8001620 <_lseek>
 8001970:	1c43      	adds	r3, r0, #1
 8001972:	d102      	bne.n	800197a <_lseek_r+0x1e>
 8001974:	682b      	ldr	r3, [r5, #0]
 8001976:	b103      	cbz	r3, 800197a <_lseek_r+0x1e>
 8001978:	6023      	str	r3, [r4, #0]
 800197a:	bd38      	pop	{r3, r4, r5, pc}
 800197c:	20000210 	.word	0x20000210

08001980 <_read_r>:
 8001980:	b538      	push	{r3, r4, r5, lr}
 8001982:	4d07      	ldr	r5, [pc, #28]	@ (80019a0 <_read_r+0x20>)
 8001984:	4604      	mov	r4, r0
 8001986:	4608      	mov	r0, r1
 8001988:	4611      	mov	r1, r2
 800198a:	2200      	movs	r2, #0
 800198c:	602a      	str	r2, [r5, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	f7ff fde6 	bl	8001560 <_read>
 8001994:	1c43      	adds	r3, r0, #1
 8001996:	d102      	bne.n	800199e <_read_r+0x1e>
 8001998:	682b      	ldr	r3, [r5, #0]
 800199a:	b103      	cbz	r3, 800199e <_read_r+0x1e>
 800199c:	6023      	str	r3, [r4, #0]
 800199e:	bd38      	pop	{r3, r4, r5, pc}
 80019a0:	20000210 	.word	0x20000210

080019a4 <_write_r>:
 80019a4:	b538      	push	{r3, r4, r5, lr}
 80019a6:	4d07      	ldr	r5, [pc, #28]	@ (80019c4 <_write_r+0x20>)
 80019a8:	4604      	mov	r4, r0
 80019aa:	4608      	mov	r0, r1
 80019ac:	4611      	mov	r1, r2
 80019ae:	2200      	movs	r2, #0
 80019b0:	602a      	str	r2, [r5, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	f7ff fdf1 	bl	800159a <_write>
 80019b8:	1c43      	adds	r3, r0, #1
 80019ba:	d102      	bne.n	80019c2 <_write_r+0x1e>
 80019bc:	682b      	ldr	r3, [r5, #0]
 80019be:	b103      	cbz	r3, 80019c2 <_write_r+0x1e>
 80019c0:	6023      	str	r3, [r4, #0]
 80019c2:	bd38      	pop	{r3, r4, r5, pc}
 80019c4:	20000210 	.word	0x20000210

080019c8 <__errno>:
 80019c8:	4b01      	ldr	r3, [pc, #4]	@ (80019d0 <__errno+0x8>)
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	20000018 	.word	0x20000018

080019d4 <__libc_init_array>:
 80019d4:	b570      	push	{r4, r5, r6, lr}
 80019d6:	4d0d      	ldr	r5, [pc, #52]	@ (8001a0c <__libc_init_array+0x38>)
 80019d8:	4c0d      	ldr	r4, [pc, #52]	@ (8001a10 <__libc_init_array+0x3c>)
 80019da:	1b64      	subs	r4, r4, r5
 80019dc:	10a4      	asrs	r4, r4, #2
 80019de:	2600      	movs	r6, #0
 80019e0:	42a6      	cmp	r6, r4
 80019e2:	d109      	bne.n	80019f8 <__libc_init_array+0x24>
 80019e4:	4d0b      	ldr	r5, [pc, #44]	@ (8001a14 <__libc_init_array+0x40>)
 80019e6:	4c0c      	ldr	r4, [pc, #48]	@ (8001a18 <__libc_init_array+0x44>)
 80019e8:	f000 fdb6 	bl	8002558 <_init>
 80019ec:	1b64      	subs	r4, r4, r5
 80019ee:	10a4      	asrs	r4, r4, #2
 80019f0:	2600      	movs	r6, #0
 80019f2:	42a6      	cmp	r6, r4
 80019f4:	d105      	bne.n	8001a02 <__libc_init_array+0x2e>
 80019f6:	bd70      	pop	{r4, r5, r6, pc}
 80019f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80019fc:	4798      	blx	r3
 80019fe:	3601      	adds	r6, #1
 8001a00:	e7ee      	b.n	80019e0 <__libc_init_array+0xc>
 8001a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a06:	4798      	blx	r3
 8001a08:	3601      	adds	r6, #1
 8001a0a:	e7f2      	b.n	80019f2 <__libc_init_array+0x1e>
 8001a0c:	080025c4 	.word	0x080025c4
 8001a10:	080025c4 	.word	0x080025c4
 8001a14:	080025c4 	.word	0x080025c4
 8001a18:	080025c8 	.word	0x080025c8

08001a1c <__retarget_lock_init_recursive>:
 8001a1c:	4770      	bx	lr

08001a1e <__retarget_lock_acquire_recursive>:
 8001a1e:	4770      	bx	lr

08001a20 <__retarget_lock_release_recursive>:
 8001a20:	4770      	bx	lr
	...

08001a24 <_free_r>:
 8001a24:	b538      	push	{r3, r4, r5, lr}
 8001a26:	4605      	mov	r5, r0
 8001a28:	2900      	cmp	r1, #0
 8001a2a:	d041      	beq.n	8001ab0 <_free_r+0x8c>
 8001a2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a30:	1f0c      	subs	r4, r1, #4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	bfb8      	it	lt
 8001a36:	18e4      	addlt	r4, r4, r3
 8001a38:	f000 f8e0 	bl	8001bfc <__malloc_lock>
 8001a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ab4 <_free_r+0x90>)
 8001a3e:	6813      	ldr	r3, [r2, #0]
 8001a40:	b933      	cbnz	r3, 8001a50 <_free_r+0x2c>
 8001a42:	6063      	str	r3, [r4, #4]
 8001a44:	6014      	str	r4, [r2, #0]
 8001a46:	4628      	mov	r0, r5
 8001a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a4c:	f000 b8dc 	b.w	8001c08 <__malloc_unlock>
 8001a50:	42a3      	cmp	r3, r4
 8001a52:	d908      	bls.n	8001a66 <_free_r+0x42>
 8001a54:	6820      	ldr	r0, [r4, #0]
 8001a56:	1821      	adds	r1, r4, r0
 8001a58:	428b      	cmp	r3, r1
 8001a5a:	bf01      	itttt	eq
 8001a5c:	6819      	ldreq	r1, [r3, #0]
 8001a5e:	685b      	ldreq	r3, [r3, #4]
 8001a60:	1809      	addeq	r1, r1, r0
 8001a62:	6021      	streq	r1, [r4, #0]
 8001a64:	e7ed      	b.n	8001a42 <_free_r+0x1e>
 8001a66:	461a      	mov	r2, r3
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	b10b      	cbz	r3, 8001a70 <_free_r+0x4c>
 8001a6c:	42a3      	cmp	r3, r4
 8001a6e:	d9fa      	bls.n	8001a66 <_free_r+0x42>
 8001a70:	6811      	ldr	r1, [r2, #0]
 8001a72:	1850      	adds	r0, r2, r1
 8001a74:	42a0      	cmp	r0, r4
 8001a76:	d10b      	bne.n	8001a90 <_free_r+0x6c>
 8001a78:	6820      	ldr	r0, [r4, #0]
 8001a7a:	4401      	add	r1, r0
 8001a7c:	1850      	adds	r0, r2, r1
 8001a7e:	4283      	cmp	r3, r0
 8001a80:	6011      	str	r1, [r2, #0]
 8001a82:	d1e0      	bne.n	8001a46 <_free_r+0x22>
 8001a84:	6818      	ldr	r0, [r3, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	6053      	str	r3, [r2, #4]
 8001a8a:	4408      	add	r0, r1
 8001a8c:	6010      	str	r0, [r2, #0]
 8001a8e:	e7da      	b.n	8001a46 <_free_r+0x22>
 8001a90:	d902      	bls.n	8001a98 <_free_r+0x74>
 8001a92:	230c      	movs	r3, #12
 8001a94:	602b      	str	r3, [r5, #0]
 8001a96:	e7d6      	b.n	8001a46 <_free_r+0x22>
 8001a98:	6820      	ldr	r0, [r4, #0]
 8001a9a:	1821      	adds	r1, r4, r0
 8001a9c:	428b      	cmp	r3, r1
 8001a9e:	bf04      	itt	eq
 8001aa0:	6819      	ldreq	r1, [r3, #0]
 8001aa2:	685b      	ldreq	r3, [r3, #4]
 8001aa4:	6063      	str	r3, [r4, #4]
 8001aa6:	bf04      	itt	eq
 8001aa8:	1809      	addeq	r1, r1, r0
 8001aaa:	6021      	streq	r1, [r4, #0]
 8001aac:	6054      	str	r4, [r2, #4]
 8001aae:	e7ca      	b.n	8001a46 <_free_r+0x22>
 8001ab0:	bd38      	pop	{r3, r4, r5, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000021c 	.word	0x2000021c

08001ab8 <sbrk_aligned>:
 8001ab8:	b570      	push	{r4, r5, r6, lr}
 8001aba:	4e0f      	ldr	r6, [pc, #60]	@ (8001af8 <sbrk_aligned+0x40>)
 8001abc:	460c      	mov	r4, r1
 8001abe:	6831      	ldr	r1, [r6, #0]
 8001ac0:	4605      	mov	r5, r0
 8001ac2:	b911      	cbnz	r1, 8001aca <sbrk_aligned+0x12>
 8001ac4:	f000 fcb4 	bl	8002430 <_sbrk_r>
 8001ac8:	6030      	str	r0, [r6, #0]
 8001aca:	4621      	mov	r1, r4
 8001acc:	4628      	mov	r0, r5
 8001ace:	f000 fcaf 	bl	8002430 <_sbrk_r>
 8001ad2:	1c43      	adds	r3, r0, #1
 8001ad4:	d103      	bne.n	8001ade <sbrk_aligned+0x26>
 8001ad6:	f04f 34ff 	mov.w	r4, #4294967295
 8001ada:	4620      	mov	r0, r4
 8001adc:	bd70      	pop	{r4, r5, r6, pc}
 8001ade:	1cc4      	adds	r4, r0, #3
 8001ae0:	f024 0403 	bic.w	r4, r4, #3
 8001ae4:	42a0      	cmp	r0, r4
 8001ae6:	d0f8      	beq.n	8001ada <sbrk_aligned+0x22>
 8001ae8:	1a21      	subs	r1, r4, r0
 8001aea:	4628      	mov	r0, r5
 8001aec:	f000 fca0 	bl	8002430 <_sbrk_r>
 8001af0:	3001      	adds	r0, #1
 8001af2:	d1f2      	bne.n	8001ada <sbrk_aligned+0x22>
 8001af4:	e7ef      	b.n	8001ad6 <sbrk_aligned+0x1e>
 8001af6:	bf00      	nop
 8001af8:	20000218 	.word	0x20000218

08001afc <_malloc_r>:
 8001afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b00:	1ccd      	adds	r5, r1, #3
 8001b02:	f025 0503 	bic.w	r5, r5, #3
 8001b06:	3508      	adds	r5, #8
 8001b08:	2d0c      	cmp	r5, #12
 8001b0a:	bf38      	it	cc
 8001b0c:	250c      	movcc	r5, #12
 8001b0e:	2d00      	cmp	r5, #0
 8001b10:	4606      	mov	r6, r0
 8001b12:	db01      	blt.n	8001b18 <_malloc_r+0x1c>
 8001b14:	42a9      	cmp	r1, r5
 8001b16:	d904      	bls.n	8001b22 <_malloc_r+0x26>
 8001b18:	230c      	movs	r3, #12
 8001b1a:	6033      	str	r3, [r6, #0]
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001bf8 <_malloc_r+0xfc>
 8001b26:	f000 f869 	bl	8001bfc <__malloc_lock>
 8001b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8001b2e:	461c      	mov	r4, r3
 8001b30:	bb44      	cbnz	r4, 8001b84 <_malloc_r+0x88>
 8001b32:	4629      	mov	r1, r5
 8001b34:	4630      	mov	r0, r6
 8001b36:	f7ff ffbf 	bl	8001ab8 <sbrk_aligned>
 8001b3a:	1c43      	adds	r3, r0, #1
 8001b3c:	4604      	mov	r4, r0
 8001b3e:	d158      	bne.n	8001bf2 <_malloc_r+0xf6>
 8001b40:	f8d8 4000 	ldr.w	r4, [r8]
 8001b44:	4627      	mov	r7, r4
 8001b46:	2f00      	cmp	r7, #0
 8001b48:	d143      	bne.n	8001bd2 <_malloc_r+0xd6>
 8001b4a:	2c00      	cmp	r4, #0
 8001b4c:	d04b      	beq.n	8001be6 <_malloc_r+0xea>
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	4639      	mov	r1, r7
 8001b52:	4630      	mov	r0, r6
 8001b54:	eb04 0903 	add.w	r9, r4, r3
 8001b58:	f000 fc6a 	bl	8002430 <_sbrk_r>
 8001b5c:	4581      	cmp	r9, r0
 8001b5e:	d142      	bne.n	8001be6 <_malloc_r+0xea>
 8001b60:	6821      	ldr	r1, [r4, #0]
 8001b62:	1a6d      	subs	r5, r5, r1
 8001b64:	4629      	mov	r1, r5
 8001b66:	4630      	mov	r0, r6
 8001b68:	f7ff ffa6 	bl	8001ab8 <sbrk_aligned>
 8001b6c:	3001      	adds	r0, #1
 8001b6e:	d03a      	beq.n	8001be6 <_malloc_r+0xea>
 8001b70:	6823      	ldr	r3, [r4, #0]
 8001b72:	442b      	add	r3, r5
 8001b74:	6023      	str	r3, [r4, #0]
 8001b76:	f8d8 3000 	ldr.w	r3, [r8]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	bb62      	cbnz	r2, 8001bd8 <_malloc_r+0xdc>
 8001b7e:	f8c8 7000 	str.w	r7, [r8]
 8001b82:	e00f      	b.n	8001ba4 <_malloc_r+0xa8>
 8001b84:	6822      	ldr	r2, [r4, #0]
 8001b86:	1b52      	subs	r2, r2, r5
 8001b88:	d420      	bmi.n	8001bcc <_malloc_r+0xd0>
 8001b8a:	2a0b      	cmp	r2, #11
 8001b8c:	d917      	bls.n	8001bbe <_malloc_r+0xc2>
 8001b8e:	1961      	adds	r1, r4, r5
 8001b90:	42a3      	cmp	r3, r4
 8001b92:	6025      	str	r5, [r4, #0]
 8001b94:	bf18      	it	ne
 8001b96:	6059      	strne	r1, [r3, #4]
 8001b98:	6863      	ldr	r3, [r4, #4]
 8001b9a:	bf08      	it	eq
 8001b9c:	f8c8 1000 	streq.w	r1, [r8]
 8001ba0:	5162      	str	r2, [r4, r5]
 8001ba2:	604b      	str	r3, [r1, #4]
 8001ba4:	4630      	mov	r0, r6
 8001ba6:	f000 f82f 	bl	8001c08 <__malloc_unlock>
 8001baa:	f104 000b 	add.w	r0, r4, #11
 8001bae:	1d23      	adds	r3, r4, #4
 8001bb0:	f020 0007 	bic.w	r0, r0, #7
 8001bb4:	1ac2      	subs	r2, r0, r3
 8001bb6:	bf1c      	itt	ne
 8001bb8:	1a1b      	subne	r3, r3, r0
 8001bba:	50a3      	strne	r3, [r4, r2]
 8001bbc:	e7af      	b.n	8001b1e <_malloc_r+0x22>
 8001bbe:	6862      	ldr	r2, [r4, #4]
 8001bc0:	42a3      	cmp	r3, r4
 8001bc2:	bf0c      	ite	eq
 8001bc4:	f8c8 2000 	streq.w	r2, [r8]
 8001bc8:	605a      	strne	r2, [r3, #4]
 8001bca:	e7eb      	b.n	8001ba4 <_malloc_r+0xa8>
 8001bcc:	4623      	mov	r3, r4
 8001bce:	6864      	ldr	r4, [r4, #4]
 8001bd0:	e7ae      	b.n	8001b30 <_malloc_r+0x34>
 8001bd2:	463c      	mov	r4, r7
 8001bd4:	687f      	ldr	r7, [r7, #4]
 8001bd6:	e7b6      	b.n	8001b46 <_malloc_r+0x4a>
 8001bd8:	461a      	mov	r2, r3
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	42a3      	cmp	r3, r4
 8001bde:	d1fb      	bne.n	8001bd8 <_malloc_r+0xdc>
 8001be0:	2300      	movs	r3, #0
 8001be2:	6053      	str	r3, [r2, #4]
 8001be4:	e7de      	b.n	8001ba4 <_malloc_r+0xa8>
 8001be6:	230c      	movs	r3, #12
 8001be8:	6033      	str	r3, [r6, #0]
 8001bea:	4630      	mov	r0, r6
 8001bec:	f000 f80c 	bl	8001c08 <__malloc_unlock>
 8001bf0:	e794      	b.n	8001b1c <_malloc_r+0x20>
 8001bf2:	6005      	str	r5, [r0, #0]
 8001bf4:	e7d6      	b.n	8001ba4 <_malloc_r+0xa8>
 8001bf6:	bf00      	nop
 8001bf8:	2000021c 	.word	0x2000021c

08001bfc <__malloc_lock>:
 8001bfc:	4801      	ldr	r0, [pc, #4]	@ (8001c04 <__malloc_lock+0x8>)
 8001bfe:	f7ff bf0e 	b.w	8001a1e <__retarget_lock_acquire_recursive>
 8001c02:	bf00      	nop
 8001c04:	20000214 	.word	0x20000214

08001c08 <__malloc_unlock>:
 8001c08:	4801      	ldr	r0, [pc, #4]	@ (8001c10 <__malloc_unlock+0x8>)
 8001c0a:	f7ff bf09 	b.w	8001a20 <__retarget_lock_release_recursive>
 8001c0e:	bf00      	nop
 8001c10:	20000214 	.word	0x20000214

08001c14 <__sfputc_r>:
 8001c14:	6893      	ldr	r3, [r2, #8]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	b410      	push	{r4}
 8001c1c:	6093      	str	r3, [r2, #8]
 8001c1e:	da08      	bge.n	8001c32 <__sfputc_r+0x1e>
 8001c20:	6994      	ldr	r4, [r2, #24]
 8001c22:	42a3      	cmp	r3, r4
 8001c24:	db01      	blt.n	8001c2a <__sfputc_r+0x16>
 8001c26:	290a      	cmp	r1, #10
 8001c28:	d103      	bne.n	8001c32 <__sfputc_r+0x1e>
 8001c2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c2e:	f000 bb6b 	b.w	8002308 <__swbuf_r>
 8001c32:	6813      	ldr	r3, [r2, #0]
 8001c34:	1c58      	adds	r0, r3, #1
 8001c36:	6010      	str	r0, [r2, #0]
 8001c38:	7019      	strb	r1, [r3, #0]
 8001c3a:	4608      	mov	r0, r1
 8001c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <__sfputs_r>:
 8001c42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c44:	4606      	mov	r6, r0
 8001c46:	460f      	mov	r7, r1
 8001c48:	4614      	mov	r4, r2
 8001c4a:	18d5      	adds	r5, r2, r3
 8001c4c:	42ac      	cmp	r4, r5
 8001c4e:	d101      	bne.n	8001c54 <__sfputs_r+0x12>
 8001c50:	2000      	movs	r0, #0
 8001c52:	e007      	b.n	8001c64 <__sfputs_r+0x22>
 8001c54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c58:	463a      	mov	r2, r7
 8001c5a:	4630      	mov	r0, r6
 8001c5c:	f7ff ffda 	bl	8001c14 <__sfputc_r>
 8001c60:	1c43      	adds	r3, r0, #1
 8001c62:	d1f3      	bne.n	8001c4c <__sfputs_r+0xa>
 8001c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c68 <_vfiprintf_r>:
 8001c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c6c:	460d      	mov	r5, r1
 8001c6e:	b09d      	sub	sp, #116	@ 0x74
 8001c70:	4614      	mov	r4, r2
 8001c72:	4698      	mov	r8, r3
 8001c74:	4606      	mov	r6, r0
 8001c76:	b118      	cbz	r0, 8001c80 <_vfiprintf_r+0x18>
 8001c78:	6a03      	ldr	r3, [r0, #32]
 8001c7a:	b90b      	cbnz	r3, 8001c80 <_vfiprintf_r+0x18>
 8001c7c:	f7ff fdca 	bl	8001814 <__sinit>
 8001c80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c82:	07d9      	lsls	r1, r3, #31
 8001c84:	d405      	bmi.n	8001c92 <_vfiprintf_r+0x2a>
 8001c86:	89ab      	ldrh	r3, [r5, #12]
 8001c88:	059a      	lsls	r2, r3, #22
 8001c8a:	d402      	bmi.n	8001c92 <_vfiprintf_r+0x2a>
 8001c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c8e:	f7ff fec6 	bl	8001a1e <__retarget_lock_acquire_recursive>
 8001c92:	89ab      	ldrh	r3, [r5, #12]
 8001c94:	071b      	lsls	r3, r3, #28
 8001c96:	d501      	bpl.n	8001c9c <_vfiprintf_r+0x34>
 8001c98:	692b      	ldr	r3, [r5, #16]
 8001c9a:	b99b      	cbnz	r3, 8001cc4 <_vfiprintf_r+0x5c>
 8001c9c:	4629      	mov	r1, r5
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	f000 fb70 	bl	8002384 <__swsetup_r>
 8001ca4:	b170      	cbz	r0, 8001cc4 <_vfiprintf_r+0x5c>
 8001ca6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ca8:	07dc      	lsls	r4, r3, #31
 8001caa:	d504      	bpl.n	8001cb6 <_vfiprintf_r+0x4e>
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	b01d      	add	sp, #116	@ 0x74
 8001cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cb6:	89ab      	ldrh	r3, [r5, #12]
 8001cb8:	0598      	lsls	r0, r3, #22
 8001cba:	d4f7      	bmi.n	8001cac <_vfiprintf_r+0x44>
 8001cbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001cbe:	f7ff feaf 	bl	8001a20 <__retarget_lock_release_recursive>
 8001cc2:	e7f3      	b.n	8001cac <_vfiprintf_r+0x44>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8001cc8:	2320      	movs	r3, #32
 8001cca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001cce:	f8cd 800c 	str.w	r8, [sp, #12]
 8001cd2:	2330      	movs	r3, #48	@ 0x30
 8001cd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001e84 <_vfiprintf_r+0x21c>
 8001cd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001cdc:	f04f 0901 	mov.w	r9, #1
 8001ce0:	4623      	mov	r3, r4
 8001ce2:	469a      	mov	sl, r3
 8001ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001ce8:	b10a      	cbz	r2, 8001cee <_vfiprintf_r+0x86>
 8001cea:	2a25      	cmp	r2, #37	@ 0x25
 8001cec:	d1f9      	bne.n	8001ce2 <_vfiprintf_r+0x7a>
 8001cee:	ebba 0b04 	subs.w	fp, sl, r4
 8001cf2:	d00b      	beq.n	8001d0c <_vfiprintf_r+0xa4>
 8001cf4:	465b      	mov	r3, fp
 8001cf6:	4622      	mov	r2, r4
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	4630      	mov	r0, r6
 8001cfc:	f7ff ffa1 	bl	8001c42 <__sfputs_r>
 8001d00:	3001      	adds	r0, #1
 8001d02:	f000 80a7 	beq.w	8001e54 <_vfiprintf_r+0x1ec>
 8001d06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001d08:	445a      	add	r2, fp
 8001d0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8001d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	f000 809f 	beq.w	8001e54 <_vfiprintf_r+0x1ec>
 8001d16:	2300      	movs	r3, #0
 8001d18:	f04f 32ff 	mov.w	r2, #4294967295
 8001d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001d20:	f10a 0a01 	add.w	sl, sl, #1
 8001d24:	9304      	str	r3, [sp, #16]
 8001d26:	9307      	str	r3, [sp, #28]
 8001d28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001d2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8001d2e:	4654      	mov	r4, sl
 8001d30:	2205      	movs	r2, #5
 8001d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d36:	4853      	ldr	r0, [pc, #332]	@ (8001e84 <_vfiprintf_r+0x21c>)
 8001d38:	f7fe fa52 	bl	80001e0 <memchr>
 8001d3c:	9a04      	ldr	r2, [sp, #16]
 8001d3e:	b9d8      	cbnz	r0, 8001d78 <_vfiprintf_r+0x110>
 8001d40:	06d1      	lsls	r1, r2, #27
 8001d42:	bf44      	itt	mi
 8001d44:	2320      	movmi	r3, #32
 8001d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d4a:	0713      	lsls	r3, r2, #28
 8001d4c:	bf44      	itt	mi
 8001d4e:	232b      	movmi	r3, #43	@ 0x2b
 8001d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d54:	f89a 3000 	ldrb.w	r3, [sl]
 8001d58:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d5a:	d015      	beq.n	8001d88 <_vfiprintf_r+0x120>
 8001d5c:	9a07      	ldr	r2, [sp, #28]
 8001d5e:	4654      	mov	r4, sl
 8001d60:	2000      	movs	r0, #0
 8001d62:	f04f 0c0a 	mov.w	ip, #10
 8001d66:	4621      	mov	r1, r4
 8001d68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d6c:	3b30      	subs	r3, #48	@ 0x30
 8001d6e:	2b09      	cmp	r3, #9
 8001d70:	d94b      	bls.n	8001e0a <_vfiprintf_r+0x1a2>
 8001d72:	b1b0      	cbz	r0, 8001da2 <_vfiprintf_r+0x13a>
 8001d74:	9207      	str	r2, [sp, #28]
 8001d76:	e014      	b.n	8001da2 <_vfiprintf_r+0x13a>
 8001d78:	eba0 0308 	sub.w	r3, r0, r8
 8001d7c:	fa09 f303 	lsl.w	r3, r9, r3
 8001d80:	4313      	orrs	r3, r2
 8001d82:	9304      	str	r3, [sp, #16]
 8001d84:	46a2      	mov	sl, r4
 8001d86:	e7d2      	b.n	8001d2e <_vfiprintf_r+0xc6>
 8001d88:	9b03      	ldr	r3, [sp, #12]
 8001d8a:	1d19      	adds	r1, r3, #4
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	9103      	str	r1, [sp, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	bfbb      	ittet	lt
 8001d94:	425b      	neglt	r3, r3
 8001d96:	f042 0202 	orrlt.w	r2, r2, #2
 8001d9a:	9307      	strge	r3, [sp, #28]
 8001d9c:	9307      	strlt	r3, [sp, #28]
 8001d9e:	bfb8      	it	lt
 8001da0:	9204      	strlt	r2, [sp, #16]
 8001da2:	7823      	ldrb	r3, [r4, #0]
 8001da4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001da6:	d10a      	bne.n	8001dbe <_vfiprintf_r+0x156>
 8001da8:	7863      	ldrb	r3, [r4, #1]
 8001daa:	2b2a      	cmp	r3, #42	@ 0x2a
 8001dac:	d132      	bne.n	8001e14 <_vfiprintf_r+0x1ac>
 8001dae:	9b03      	ldr	r3, [sp, #12]
 8001db0:	1d1a      	adds	r2, r3, #4
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	9203      	str	r2, [sp, #12]
 8001db6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001dba:	3402      	adds	r4, #2
 8001dbc:	9305      	str	r3, [sp, #20]
 8001dbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001e94 <_vfiprintf_r+0x22c>
 8001dc2:	7821      	ldrb	r1, [r4, #0]
 8001dc4:	2203      	movs	r2, #3
 8001dc6:	4650      	mov	r0, sl
 8001dc8:	f7fe fa0a 	bl	80001e0 <memchr>
 8001dcc:	b138      	cbz	r0, 8001dde <_vfiprintf_r+0x176>
 8001dce:	9b04      	ldr	r3, [sp, #16]
 8001dd0:	eba0 000a 	sub.w	r0, r0, sl
 8001dd4:	2240      	movs	r2, #64	@ 0x40
 8001dd6:	4082      	lsls	r2, r0
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	3401      	adds	r4, #1
 8001ddc:	9304      	str	r3, [sp, #16]
 8001dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001de2:	4829      	ldr	r0, [pc, #164]	@ (8001e88 <_vfiprintf_r+0x220>)
 8001de4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001de8:	2206      	movs	r2, #6
 8001dea:	f7fe f9f9 	bl	80001e0 <memchr>
 8001dee:	2800      	cmp	r0, #0
 8001df0:	d03f      	beq.n	8001e72 <_vfiprintf_r+0x20a>
 8001df2:	4b26      	ldr	r3, [pc, #152]	@ (8001e8c <_vfiprintf_r+0x224>)
 8001df4:	bb1b      	cbnz	r3, 8001e3e <_vfiprintf_r+0x1d6>
 8001df6:	9b03      	ldr	r3, [sp, #12]
 8001df8:	3307      	adds	r3, #7
 8001dfa:	f023 0307 	bic.w	r3, r3, #7
 8001dfe:	3308      	adds	r3, #8
 8001e00:	9303      	str	r3, [sp, #12]
 8001e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001e04:	443b      	add	r3, r7
 8001e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e08:	e76a      	b.n	8001ce0 <_vfiprintf_r+0x78>
 8001e0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8001e0e:	460c      	mov	r4, r1
 8001e10:	2001      	movs	r0, #1
 8001e12:	e7a8      	b.n	8001d66 <_vfiprintf_r+0xfe>
 8001e14:	2300      	movs	r3, #0
 8001e16:	3401      	adds	r4, #1
 8001e18:	9305      	str	r3, [sp, #20]
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f04f 0c0a 	mov.w	ip, #10
 8001e20:	4620      	mov	r0, r4
 8001e22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e26:	3a30      	subs	r2, #48	@ 0x30
 8001e28:	2a09      	cmp	r2, #9
 8001e2a:	d903      	bls.n	8001e34 <_vfiprintf_r+0x1cc>
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0c6      	beq.n	8001dbe <_vfiprintf_r+0x156>
 8001e30:	9105      	str	r1, [sp, #20]
 8001e32:	e7c4      	b.n	8001dbe <_vfiprintf_r+0x156>
 8001e34:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e38:	4604      	mov	r4, r0
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e7f0      	b.n	8001e20 <_vfiprintf_r+0x1b8>
 8001e3e:	ab03      	add	r3, sp, #12
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	462a      	mov	r2, r5
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <_vfiprintf_r+0x228>)
 8001e46:	a904      	add	r1, sp, #16
 8001e48:	4630      	mov	r0, r6
 8001e4a:	f3af 8000 	nop.w
 8001e4e:	4607      	mov	r7, r0
 8001e50:	1c78      	adds	r0, r7, #1
 8001e52:	d1d6      	bne.n	8001e02 <_vfiprintf_r+0x19a>
 8001e54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e56:	07d9      	lsls	r1, r3, #31
 8001e58:	d405      	bmi.n	8001e66 <_vfiprintf_r+0x1fe>
 8001e5a:	89ab      	ldrh	r3, [r5, #12]
 8001e5c:	059a      	lsls	r2, r3, #22
 8001e5e:	d402      	bmi.n	8001e66 <_vfiprintf_r+0x1fe>
 8001e60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e62:	f7ff fddd 	bl	8001a20 <__retarget_lock_release_recursive>
 8001e66:	89ab      	ldrh	r3, [r5, #12]
 8001e68:	065b      	lsls	r3, r3, #25
 8001e6a:	f53f af1f 	bmi.w	8001cac <_vfiprintf_r+0x44>
 8001e6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001e70:	e71e      	b.n	8001cb0 <_vfiprintf_r+0x48>
 8001e72:	ab03      	add	r3, sp, #12
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	462a      	mov	r2, r5
 8001e78:	4b05      	ldr	r3, [pc, #20]	@ (8001e90 <_vfiprintf_r+0x228>)
 8001e7a:	a904      	add	r1, sp, #16
 8001e7c:	4630      	mov	r0, r6
 8001e7e:	f000 f879 	bl	8001f74 <_printf_i>
 8001e82:	e7e4      	b.n	8001e4e <_vfiprintf_r+0x1e6>
 8001e84:	08002588 	.word	0x08002588
 8001e88:	08002592 	.word	0x08002592
 8001e8c:	00000000 	.word	0x00000000
 8001e90:	08001c43 	.word	0x08001c43
 8001e94:	0800258e 	.word	0x0800258e

08001e98 <_printf_common>:
 8001e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e9c:	4616      	mov	r6, r2
 8001e9e:	4698      	mov	r8, r3
 8001ea0:	688a      	ldr	r2, [r1, #8]
 8001ea2:	690b      	ldr	r3, [r1, #16]
 8001ea4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	bfb8      	it	lt
 8001eac:	4613      	movlt	r3, r2
 8001eae:	6033      	str	r3, [r6, #0]
 8001eb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001eb4:	4607      	mov	r7, r0
 8001eb6:	460c      	mov	r4, r1
 8001eb8:	b10a      	cbz	r2, 8001ebe <_printf_common+0x26>
 8001eba:	3301      	adds	r3, #1
 8001ebc:	6033      	str	r3, [r6, #0]
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	0699      	lsls	r1, r3, #26
 8001ec2:	bf42      	ittt	mi
 8001ec4:	6833      	ldrmi	r3, [r6, #0]
 8001ec6:	3302      	addmi	r3, #2
 8001ec8:	6033      	strmi	r3, [r6, #0]
 8001eca:	6825      	ldr	r5, [r4, #0]
 8001ecc:	f015 0506 	ands.w	r5, r5, #6
 8001ed0:	d106      	bne.n	8001ee0 <_printf_common+0x48>
 8001ed2:	f104 0a19 	add.w	sl, r4, #25
 8001ed6:	68e3      	ldr	r3, [r4, #12]
 8001ed8:	6832      	ldr	r2, [r6, #0]
 8001eda:	1a9b      	subs	r3, r3, r2
 8001edc:	42ab      	cmp	r3, r5
 8001ede:	dc26      	bgt.n	8001f2e <_printf_common+0x96>
 8001ee0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001ee4:	6822      	ldr	r2, [r4, #0]
 8001ee6:	3b00      	subs	r3, #0
 8001ee8:	bf18      	it	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	0692      	lsls	r2, r2, #26
 8001eee:	d42b      	bmi.n	8001f48 <_printf_common+0xb0>
 8001ef0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	4638      	mov	r0, r7
 8001ef8:	47c8      	blx	r9
 8001efa:	3001      	adds	r0, #1
 8001efc:	d01e      	beq.n	8001f3c <_printf_common+0xa4>
 8001efe:	6823      	ldr	r3, [r4, #0]
 8001f00:	6922      	ldr	r2, [r4, #16]
 8001f02:	f003 0306 	and.w	r3, r3, #6
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	bf02      	ittt	eq
 8001f0a:	68e5      	ldreq	r5, [r4, #12]
 8001f0c:	6833      	ldreq	r3, [r6, #0]
 8001f0e:	1aed      	subeq	r5, r5, r3
 8001f10:	68a3      	ldr	r3, [r4, #8]
 8001f12:	bf0c      	ite	eq
 8001f14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f18:	2500      	movne	r5, #0
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	bfc4      	itt	gt
 8001f1e:	1a9b      	subgt	r3, r3, r2
 8001f20:	18ed      	addgt	r5, r5, r3
 8001f22:	2600      	movs	r6, #0
 8001f24:	341a      	adds	r4, #26
 8001f26:	42b5      	cmp	r5, r6
 8001f28:	d11a      	bne.n	8001f60 <_printf_common+0xc8>
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	e008      	b.n	8001f40 <_printf_common+0xa8>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	4652      	mov	r2, sl
 8001f32:	4641      	mov	r1, r8
 8001f34:	4638      	mov	r0, r7
 8001f36:	47c8      	blx	r9
 8001f38:	3001      	adds	r0, #1
 8001f3a:	d103      	bne.n	8001f44 <_printf_common+0xac>
 8001f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f44:	3501      	adds	r5, #1
 8001f46:	e7c6      	b.n	8001ed6 <_printf_common+0x3e>
 8001f48:	18e1      	adds	r1, r4, r3
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	2030      	movs	r0, #48	@ 0x30
 8001f4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001f52:	4422      	add	r2, r4
 8001f54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001f58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	e7c7      	b.n	8001ef0 <_printf_common+0x58>
 8001f60:	2301      	movs	r3, #1
 8001f62:	4622      	mov	r2, r4
 8001f64:	4641      	mov	r1, r8
 8001f66:	4638      	mov	r0, r7
 8001f68:	47c8      	blx	r9
 8001f6a:	3001      	adds	r0, #1
 8001f6c:	d0e6      	beq.n	8001f3c <_printf_common+0xa4>
 8001f6e:	3601      	adds	r6, #1
 8001f70:	e7d9      	b.n	8001f26 <_printf_common+0x8e>
	...

08001f74 <_printf_i>:
 8001f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f78:	7e0f      	ldrb	r7, [r1, #24]
 8001f7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001f7c:	2f78      	cmp	r7, #120	@ 0x78
 8001f7e:	4691      	mov	r9, r2
 8001f80:	4680      	mov	r8, r0
 8001f82:	460c      	mov	r4, r1
 8001f84:	469a      	mov	sl, r3
 8001f86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001f8a:	d807      	bhi.n	8001f9c <_printf_i+0x28>
 8001f8c:	2f62      	cmp	r7, #98	@ 0x62
 8001f8e:	d80a      	bhi.n	8001fa6 <_printf_i+0x32>
 8001f90:	2f00      	cmp	r7, #0
 8001f92:	f000 80d1 	beq.w	8002138 <_printf_i+0x1c4>
 8001f96:	2f58      	cmp	r7, #88	@ 0x58
 8001f98:	f000 80b8 	beq.w	800210c <_printf_i+0x198>
 8001f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001fa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001fa4:	e03a      	b.n	800201c <_printf_i+0xa8>
 8001fa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001faa:	2b15      	cmp	r3, #21
 8001fac:	d8f6      	bhi.n	8001f9c <_printf_i+0x28>
 8001fae:	a101      	add	r1, pc, #4	@ (adr r1, 8001fb4 <_printf_i+0x40>)
 8001fb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001fb4:	0800200d 	.word	0x0800200d
 8001fb8:	08002021 	.word	0x08002021
 8001fbc:	08001f9d 	.word	0x08001f9d
 8001fc0:	08001f9d 	.word	0x08001f9d
 8001fc4:	08001f9d 	.word	0x08001f9d
 8001fc8:	08001f9d 	.word	0x08001f9d
 8001fcc:	08002021 	.word	0x08002021
 8001fd0:	08001f9d 	.word	0x08001f9d
 8001fd4:	08001f9d 	.word	0x08001f9d
 8001fd8:	08001f9d 	.word	0x08001f9d
 8001fdc:	08001f9d 	.word	0x08001f9d
 8001fe0:	0800211f 	.word	0x0800211f
 8001fe4:	0800204b 	.word	0x0800204b
 8001fe8:	080020d9 	.word	0x080020d9
 8001fec:	08001f9d 	.word	0x08001f9d
 8001ff0:	08001f9d 	.word	0x08001f9d
 8001ff4:	08002141 	.word	0x08002141
 8001ff8:	08001f9d 	.word	0x08001f9d
 8001ffc:	0800204b 	.word	0x0800204b
 8002000:	08001f9d 	.word	0x08001f9d
 8002004:	08001f9d 	.word	0x08001f9d
 8002008:	080020e1 	.word	0x080020e1
 800200c:	6833      	ldr	r3, [r6, #0]
 800200e:	1d1a      	adds	r2, r3, #4
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6032      	str	r2, [r6, #0]
 8002014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800201c:	2301      	movs	r3, #1
 800201e:	e09c      	b.n	800215a <_printf_i+0x1e6>
 8002020:	6833      	ldr	r3, [r6, #0]
 8002022:	6820      	ldr	r0, [r4, #0]
 8002024:	1d19      	adds	r1, r3, #4
 8002026:	6031      	str	r1, [r6, #0]
 8002028:	0606      	lsls	r6, r0, #24
 800202a:	d501      	bpl.n	8002030 <_printf_i+0xbc>
 800202c:	681d      	ldr	r5, [r3, #0]
 800202e:	e003      	b.n	8002038 <_printf_i+0xc4>
 8002030:	0645      	lsls	r5, r0, #25
 8002032:	d5fb      	bpl.n	800202c <_printf_i+0xb8>
 8002034:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002038:	2d00      	cmp	r5, #0
 800203a:	da03      	bge.n	8002044 <_printf_i+0xd0>
 800203c:	232d      	movs	r3, #45	@ 0x2d
 800203e:	426d      	negs	r5, r5
 8002040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002044:	4858      	ldr	r0, [pc, #352]	@ (80021a8 <_printf_i+0x234>)
 8002046:	230a      	movs	r3, #10
 8002048:	e011      	b.n	800206e <_printf_i+0xfa>
 800204a:	6821      	ldr	r1, [r4, #0]
 800204c:	6833      	ldr	r3, [r6, #0]
 800204e:	0608      	lsls	r0, r1, #24
 8002050:	f853 5b04 	ldr.w	r5, [r3], #4
 8002054:	d402      	bmi.n	800205c <_printf_i+0xe8>
 8002056:	0649      	lsls	r1, r1, #25
 8002058:	bf48      	it	mi
 800205a:	b2ad      	uxthmi	r5, r5
 800205c:	2f6f      	cmp	r7, #111	@ 0x6f
 800205e:	4852      	ldr	r0, [pc, #328]	@ (80021a8 <_printf_i+0x234>)
 8002060:	6033      	str	r3, [r6, #0]
 8002062:	bf14      	ite	ne
 8002064:	230a      	movne	r3, #10
 8002066:	2308      	moveq	r3, #8
 8002068:	2100      	movs	r1, #0
 800206a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800206e:	6866      	ldr	r6, [r4, #4]
 8002070:	60a6      	str	r6, [r4, #8]
 8002072:	2e00      	cmp	r6, #0
 8002074:	db05      	blt.n	8002082 <_printf_i+0x10e>
 8002076:	6821      	ldr	r1, [r4, #0]
 8002078:	432e      	orrs	r6, r5
 800207a:	f021 0104 	bic.w	r1, r1, #4
 800207e:	6021      	str	r1, [r4, #0]
 8002080:	d04b      	beq.n	800211a <_printf_i+0x1a6>
 8002082:	4616      	mov	r6, r2
 8002084:	fbb5 f1f3 	udiv	r1, r5, r3
 8002088:	fb03 5711 	mls	r7, r3, r1, r5
 800208c:	5dc7      	ldrb	r7, [r0, r7]
 800208e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002092:	462f      	mov	r7, r5
 8002094:	42bb      	cmp	r3, r7
 8002096:	460d      	mov	r5, r1
 8002098:	d9f4      	bls.n	8002084 <_printf_i+0x110>
 800209a:	2b08      	cmp	r3, #8
 800209c:	d10b      	bne.n	80020b6 <_printf_i+0x142>
 800209e:	6823      	ldr	r3, [r4, #0]
 80020a0:	07df      	lsls	r7, r3, #31
 80020a2:	d508      	bpl.n	80020b6 <_printf_i+0x142>
 80020a4:	6923      	ldr	r3, [r4, #16]
 80020a6:	6861      	ldr	r1, [r4, #4]
 80020a8:	4299      	cmp	r1, r3
 80020aa:	bfde      	ittt	le
 80020ac:	2330      	movle	r3, #48	@ 0x30
 80020ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80020b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80020b6:	1b92      	subs	r2, r2, r6
 80020b8:	6122      	str	r2, [r4, #16]
 80020ba:	f8cd a000 	str.w	sl, [sp]
 80020be:	464b      	mov	r3, r9
 80020c0:	aa03      	add	r2, sp, #12
 80020c2:	4621      	mov	r1, r4
 80020c4:	4640      	mov	r0, r8
 80020c6:	f7ff fee7 	bl	8001e98 <_printf_common>
 80020ca:	3001      	adds	r0, #1
 80020cc:	d14a      	bne.n	8002164 <_printf_i+0x1f0>
 80020ce:	f04f 30ff 	mov.w	r0, #4294967295
 80020d2:	b004      	add	sp, #16
 80020d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	f043 0320 	orr.w	r3, r3, #32
 80020de:	6023      	str	r3, [r4, #0]
 80020e0:	4832      	ldr	r0, [pc, #200]	@ (80021ac <_printf_i+0x238>)
 80020e2:	2778      	movs	r7, #120	@ 0x78
 80020e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80020e8:	6823      	ldr	r3, [r4, #0]
 80020ea:	6831      	ldr	r1, [r6, #0]
 80020ec:	061f      	lsls	r7, r3, #24
 80020ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80020f2:	d402      	bmi.n	80020fa <_printf_i+0x186>
 80020f4:	065f      	lsls	r7, r3, #25
 80020f6:	bf48      	it	mi
 80020f8:	b2ad      	uxthmi	r5, r5
 80020fa:	6031      	str	r1, [r6, #0]
 80020fc:	07d9      	lsls	r1, r3, #31
 80020fe:	bf44      	itt	mi
 8002100:	f043 0320 	orrmi.w	r3, r3, #32
 8002104:	6023      	strmi	r3, [r4, #0]
 8002106:	b11d      	cbz	r5, 8002110 <_printf_i+0x19c>
 8002108:	2310      	movs	r3, #16
 800210a:	e7ad      	b.n	8002068 <_printf_i+0xf4>
 800210c:	4826      	ldr	r0, [pc, #152]	@ (80021a8 <_printf_i+0x234>)
 800210e:	e7e9      	b.n	80020e4 <_printf_i+0x170>
 8002110:	6823      	ldr	r3, [r4, #0]
 8002112:	f023 0320 	bic.w	r3, r3, #32
 8002116:	6023      	str	r3, [r4, #0]
 8002118:	e7f6      	b.n	8002108 <_printf_i+0x194>
 800211a:	4616      	mov	r6, r2
 800211c:	e7bd      	b.n	800209a <_printf_i+0x126>
 800211e:	6833      	ldr	r3, [r6, #0]
 8002120:	6825      	ldr	r5, [r4, #0]
 8002122:	6961      	ldr	r1, [r4, #20]
 8002124:	1d18      	adds	r0, r3, #4
 8002126:	6030      	str	r0, [r6, #0]
 8002128:	062e      	lsls	r6, r5, #24
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	d501      	bpl.n	8002132 <_printf_i+0x1be>
 800212e:	6019      	str	r1, [r3, #0]
 8002130:	e002      	b.n	8002138 <_printf_i+0x1c4>
 8002132:	0668      	lsls	r0, r5, #25
 8002134:	d5fb      	bpl.n	800212e <_printf_i+0x1ba>
 8002136:	8019      	strh	r1, [r3, #0]
 8002138:	2300      	movs	r3, #0
 800213a:	6123      	str	r3, [r4, #16]
 800213c:	4616      	mov	r6, r2
 800213e:	e7bc      	b.n	80020ba <_printf_i+0x146>
 8002140:	6833      	ldr	r3, [r6, #0]
 8002142:	1d1a      	adds	r2, r3, #4
 8002144:	6032      	str	r2, [r6, #0]
 8002146:	681e      	ldr	r6, [r3, #0]
 8002148:	6862      	ldr	r2, [r4, #4]
 800214a:	2100      	movs	r1, #0
 800214c:	4630      	mov	r0, r6
 800214e:	f7fe f847 	bl	80001e0 <memchr>
 8002152:	b108      	cbz	r0, 8002158 <_printf_i+0x1e4>
 8002154:	1b80      	subs	r0, r0, r6
 8002156:	6060      	str	r0, [r4, #4]
 8002158:	6863      	ldr	r3, [r4, #4]
 800215a:	6123      	str	r3, [r4, #16]
 800215c:	2300      	movs	r3, #0
 800215e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002162:	e7aa      	b.n	80020ba <_printf_i+0x146>
 8002164:	6923      	ldr	r3, [r4, #16]
 8002166:	4632      	mov	r2, r6
 8002168:	4649      	mov	r1, r9
 800216a:	4640      	mov	r0, r8
 800216c:	47d0      	blx	sl
 800216e:	3001      	adds	r0, #1
 8002170:	d0ad      	beq.n	80020ce <_printf_i+0x15a>
 8002172:	6823      	ldr	r3, [r4, #0]
 8002174:	079b      	lsls	r3, r3, #30
 8002176:	d413      	bmi.n	80021a0 <_printf_i+0x22c>
 8002178:	68e0      	ldr	r0, [r4, #12]
 800217a:	9b03      	ldr	r3, [sp, #12]
 800217c:	4298      	cmp	r0, r3
 800217e:	bfb8      	it	lt
 8002180:	4618      	movlt	r0, r3
 8002182:	e7a6      	b.n	80020d2 <_printf_i+0x15e>
 8002184:	2301      	movs	r3, #1
 8002186:	4632      	mov	r2, r6
 8002188:	4649      	mov	r1, r9
 800218a:	4640      	mov	r0, r8
 800218c:	47d0      	blx	sl
 800218e:	3001      	adds	r0, #1
 8002190:	d09d      	beq.n	80020ce <_printf_i+0x15a>
 8002192:	3501      	adds	r5, #1
 8002194:	68e3      	ldr	r3, [r4, #12]
 8002196:	9903      	ldr	r1, [sp, #12]
 8002198:	1a5b      	subs	r3, r3, r1
 800219a:	42ab      	cmp	r3, r5
 800219c:	dcf2      	bgt.n	8002184 <_printf_i+0x210>
 800219e:	e7eb      	b.n	8002178 <_printf_i+0x204>
 80021a0:	2500      	movs	r5, #0
 80021a2:	f104 0619 	add.w	r6, r4, #25
 80021a6:	e7f5      	b.n	8002194 <_printf_i+0x220>
 80021a8:	08002599 	.word	0x08002599
 80021ac:	080025aa 	.word	0x080025aa

080021b0 <__sflush_r>:
 80021b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80021b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021b8:	0716      	lsls	r6, r2, #28
 80021ba:	4605      	mov	r5, r0
 80021bc:	460c      	mov	r4, r1
 80021be:	d454      	bmi.n	800226a <__sflush_r+0xba>
 80021c0:	684b      	ldr	r3, [r1, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	dc02      	bgt.n	80021cc <__sflush_r+0x1c>
 80021c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	dd48      	ble.n	800225e <__sflush_r+0xae>
 80021cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021ce:	2e00      	cmp	r6, #0
 80021d0:	d045      	beq.n	800225e <__sflush_r+0xae>
 80021d2:	2300      	movs	r3, #0
 80021d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80021d8:	682f      	ldr	r7, [r5, #0]
 80021da:	6a21      	ldr	r1, [r4, #32]
 80021dc:	602b      	str	r3, [r5, #0]
 80021de:	d030      	beq.n	8002242 <__sflush_r+0x92>
 80021e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021e2:	89a3      	ldrh	r3, [r4, #12]
 80021e4:	0759      	lsls	r1, r3, #29
 80021e6:	d505      	bpl.n	80021f4 <__sflush_r+0x44>
 80021e8:	6863      	ldr	r3, [r4, #4]
 80021ea:	1ad2      	subs	r2, r2, r3
 80021ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80021ee:	b10b      	cbz	r3, 80021f4 <__sflush_r+0x44>
 80021f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021f2:	1ad2      	subs	r2, r2, r3
 80021f4:	2300      	movs	r3, #0
 80021f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021f8:	6a21      	ldr	r1, [r4, #32]
 80021fa:	4628      	mov	r0, r5
 80021fc:	47b0      	blx	r6
 80021fe:	1c43      	adds	r3, r0, #1
 8002200:	89a3      	ldrh	r3, [r4, #12]
 8002202:	d106      	bne.n	8002212 <__sflush_r+0x62>
 8002204:	6829      	ldr	r1, [r5, #0]
 8002206:	291d      	cmp	r1, #29
 8002208:	d82b      	bhi.n	8002262 <__sflush_r+0xb2>
 800220a:	4a2a      	ldr	r2, [pc, #168]	@ (80022b4 <__sflush_r+0x104>)
 800220c:	40ca      	lsrs	r2, r1
 800220e:	07d6      	lsls	r6, r2, #31
 8002210:	d527      	bpl.n	8002262 <__sflush_r+0xb2>
 8002212:	2200      	movs	r2, #0
 8002214:	6062      	str	r2, [r4, #4]
 8002216:	04d9      	lsls	r1, r3, #19
 8002218:	6922      	ldr	r2, [r4, #16]
 800221a:	6022      	str	r2, [r4, #0]
 800221c:	d504      	bpl.n	8002228 <__sflush_r+0x78>
 800221e:	1c42      	adds	r2, r0, #1
 8002220:	d101      	bne.n	8002226 <__sflush_r+0x76>
 8002222:	682b      	ldr	r3, [r5, #0]
 8002224:	b903      	cbnz	r3, 8002228 <__sflush_r+0x78>
 8002226:	6560      	str	r0, [r4, #84]	@ 0x54
 8002228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800222a:	602f      	str	r7, [r5, #0]
 800222c:	b1b9      	cbz	r1, 800225e <__sflush_r+0xae>
 800222e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002232:	4299      	cmp	r1, r3
 8002234:	d002      	beq.n	800223c <__sflush_r+0x8c>
 8002236:	4628      	mov	r0, r5
 8002238:	f7ff fbf4 	bl	8001a24 <_free_r>
 800223c:	2300      	movs	r3, #0
 800223e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002240:	e00d      	b.n	800225e <__sflush_r+0xae>
 8002242:	2301      	movs	r3, #1
 8002244:	4628      	mov	r0, r5
 8002246:	47b0      	blx	r6
 8002248:	4602      	mov	r2, r0
 800224a:	1c50      	adds	r0, r2, #1
 800224c:	d1c9      	bne.n	80021e2 <__sflush_r+0x32>
 800224e:	682b      	ldr	r3, [r5, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0c6      	beq.n	80021e2 <__sflush_r+0x32>
 8002254:	2b1d      	cmp	r3, #29
 8002256:	d001      	beq.n	800225c <__sflush_r+0xac>
 8002258:	2b16      	cmp	r3, #22
 800225a:	d11e      	bne.n	800229a <__sflush_r+0xea>
 800225c:	602f      	str	r7, [r5, #0]
 800225e:	2000      	movs	r0, #0
 8002260:	e022      	b.n	80022a8 <__sflush_r+0xf8>
 8002262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002266:	b21b      	sxth	r3, r3
 8002268:	e01b      	b.n	80022a2 <__sflush_r+0xf2>
 800226a:	690f      	ldr	r7, [r1, #16]
 800226c:	2f00      	cmp	r7, #0
 800226e:	d0f6      	beq.n	800225e <__sflush_r+0xae>
 8002270:	0793      	lsls	r3, r2, #30
 8002272:	680e      	ldr	r6, [r1, #0]
 8002274:	bf08      	it	eq
 8002276:	694b      	ldreq	r3, [r1, #20]
 8002278:	600f      	str	r7, [r1, #0]
 800227a:	bf18      	it	ne
 800227c:	2300      	movne	r3, #0
 800227e:	eba6 0807 	sub.w	r8, r6, r7
 8002282:	608b      	str	r3, [r1, #8]
 8002284:	f1b8 0f00 	cmp.w	r8, #0
 8002288:	dde9      	ble.n	800225e <__sflush_r+0xae>
 800228a:	6a21      	ldr	r1, [r4, #32]
 800228c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800228e:	4643      	mov	r3, r8
 8002290:	463a      	mov	r2, r7
 8002292:	4628      	mov	r0, r5
 8002294:	47b0      	blx	r6
 8002296:	2800      	cmp	r0, #0
 8002298:	dc08      	bgt.n	80022ac <__sflush_r+0xfc>
 800229a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800229e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022a2:	81a3      	strh	r3, [r4, #12]
 80022a4:	f04f 30ff 	mov.w	r0, #4294967295
 80022a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022ac:	4407      	add	r7, r0
 80022ae:	eba8 0800 	sub.w	r8, r8, r0
 80022b2:	e7e7      	b.n	8002284 <__sflush_r+0xd4>
 80022b4:	20400001 	.word	0x20400001

080022b8 <_fflush_r>:
 80022b8:	b538      	push	{r3, r4, r5, lr}
 80022ba:	690b      	ldr	r3, [r1, #16]
 80022bc:	4605      	mov	r5, r0
 80022be:	460c      	mov	r4, r1
 80022c0:	b913      	cbnz	r3, 80022c8 <_fflush_r+0x10>
 80022c2:	2500      	movs	r5, #0
 80022c4:	4628      	mov	r0, r5
 80022c6:	bd38      	pop	{r3, r4, r5, pc}
 80022c8:	b118      	cbz	r0, 80022d2 <_fflush_r+0x1a>
 80022ca:	6a03      	ldr	r3, [r0, #32]
 80022cc:	b90b      	cbnz	r3, 80022d2 <_fflush_r+0x1a>
 80022ce:	f7ff faa1 	bl	8001814 <__sinit>
 80022d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f3      	beq.n	80022c2 <_fflush_r+0xa>
 80022da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80022dc:	07d0      	lsls	r0, r2, #31
 80022de:	d404      	bmi.n	80022ea <_fflush_r+0x32>
 80022e0:	0599      	lsls	r1, r3, #22
 80022e2:	d402      	bmi.n	80022ea <_fflush_r+0x32>
 80022e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022e6:	f7ff fb9a 	bl	8001a1e <__retarget_lock_acquire_recursive>
 80022ea:	4628      	mov	r0, r5
 80022ec:	4621      	mov	r1, r4
 80022ee:	f7ff ff5f 	bl	80021b0 <__sflush_r>
 80022f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022f4:	07da      	lsls	r2, r3, #31
 80022f6:	4605      	mov	r5, r0
 80022f8:	d4e4      	bmi.n	80022c4 <_fflush_r+0xc>
 80022fa:	89a3      	ldrh	r3, [r4, #12]
 80022fc:	059b      	lsls	r3, r3, #22
 80022fe:	d4e1      	bmi.n	80022c4 <_fflush_r+0xc>
 8002300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002302:	f7ff fb8d 	bl	8001a20 <__retarget_lock_release_recursive>
 8002306:	e7dd      	b.n	80022c4 <_fflush_r+0xc>

08002308 <__swbuf_r>:
 8002308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800230a:	460e      	mov	r6, r1
 800230c:	4614      	mov	r4, r2
 800230e:	4605      	mov	r5, r0
 8002310:	b118      	cbz	r0, 800231a <__swbuf_r+0x12>
 8002312:	6a03      	ldr	r3, [r0, #32]
 8002314:	b90b      	cbnz	r3, 800231a <__swbuf_r+0x12>
 8002316:	f7ff fa7d 	bl	8001814 <__sinit>
 800231a:	69a3      	ldr	r3, [r4, #24]
 800231c:	60a3      	str	r3, [r4, #8]
 800231e:	89a3      	ldrh	r3, [r4, #12]
 8002320:	071a      	lsls	r2, r3, #28
 8002322:	d501      	bpl.n	8002328 <__swbuf_r+0x20>
 8002324:	6923      	ldr	r3, [r4, #16]
 8002326:	b943      	cbnz	r3, 800233a <__swbuf_r+0x32>
 8002328:	4621      	mov	r1, r4
 800232a:	4628      	mov	r0, r5
 800232c:	f000 f82a 	bl	8002384 <__swsetup_r>
 8002330:	b118      	cbz	r0, 800233a <__swbuf_r+0x32>
 8002332:	f04f 37ff 	mov.w	r7, #4294967295
 8002336:	4638      	mov	r0, r7
 8002338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800233a:	6823      	ldr	r3, [r4, #0]
 800233c:	6922      	ldr	r2, [r4, #16]
 800233e:	1a98      	subs	r0, r3, r2
 8002340:	6963      	ldr	r3, [r4, #20]
 8002342:	b2f6      	uxtb	r6, r6
 8002344:	4283      	cmp	r3, r0
 8002346:	4637      	mov	r7, r6
 8002348:	dc05      	bgt.n	8002356 <__swbuf_r+0x4e>
 800234a:	4621      	mov	r1, r4
 800234c:	4628      	mov	r0, r5
 800234e:	f7ff ffb3 	bl	80022b8 <_fflush_r>
 8002352:	2800      	cmp	r0, #0
 8002354:	d1ed      	bne.n	8002332 <__swbuf_r+0x2a>
 8002356:	68a3      	ldr	r3, [r4, #8]
 8002358:	3b01      	subs	r3, #1
 800235a:	60a3      	str	r3, [r4, #8]
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	1c5a      	adds	r2, r3, #1
 8002360:	6022      	str	r2, [r4, #0]
 8002362:	701e      	strb	r6, [r3, #0]
 8002364:	6962      	ldr	r2, [r4, #20]
 8002366:	1c43      	adds	r3, r0, #1
 8002368:	429a      	cmp	r2, r3
 800236a:	d004      	beq.n	8002376 <__swbuf_r+0x6e>
 800236c:	89a3      	ldrh	r3, [r4, #12]
 800236e:	07db      	lsls	r3, r3, #31
 8002370:	d5e1      	bpl.n	8002336 <__swbuf_r+0x2e>
 8002372:	2e0a      	cmp	r6, #10
 8002374:	d1df      	bne.n	8002336 <__swbuf_r+0x2e>
 8002376:	4621      	mov	r1, r4
 8002378:	4628      	mov	r0, r5
 800237a:	f7ff ff9d 	bl	80022b8 <_fflush_r>
 800237e:	2800      	cmp	r0, #0
 8002380:	d0d9      	beq.n	8002336 <__swbuf_r+0x2e>
 8002382:	e7d6      	b.n	8002332 <__swbuf_r+0x2a>

08002384 <__swsetup_r>:
 8002384:	b538      	push	{r3, r4, r5, lr}
 8002386:	4b29      	ldr	r3, [pc, #164]	@ (800242c <__swsetup_r+0xa8>)
 8002388:	4605      	mov	r5, r0
 800238a:	6818      	ldr	r0, [r3, #0]
 800238c:	460c      	mov	r4, r1
 800238e:	b118      	cbz	r0, 8002398 <__swsetup_r+0x14>
 8002390:	6a03      	ldr	r3, [r0, #32]
 8002392:	b90b      	cbnz	r3, 8002398 <__swsetup_r+0x14>
 8002394:	f7ff fa3e 	bl	8001814 <__sinit>
 8002398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800239c:	0719      	lsls	r1, r3, #28
 800239e:	d422      	bmi.n	80023e6 <__swsetup_r+0x62>
 80023a0:	06da      	lsls	r2, r3, #27
 80023a2:	d407      	bmi.n	80023b4 <__swsetup_r+0x30>
 80023a4:	2209      	movs	r2, #9
 80023a6:	602a      	str	r2, [r5, #0]
 80023a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023ac:	81a3      	strh	r3, [r4, #12]
 80023ae:	f04f 30ff 	mov.w	r0, #4294967295
 80023b2:	e033      	b.n	800241c <__swsetup_r+0x98>
 80023b4:	0758      	lsls	r0, r3, #29
 80023b6:	d512      	bpl.n	80023de <__swsetup_r+0x5a>
 80023b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80023ba:	b141      	cbz	r1, 80023ce <__swsetup_r+0x4a>
 80023bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80023c0:	4299      	cmp	r1, r3
 80023c2:	d002      	beq.n	80023ca <__swsetup_r+0x46>
 80023c4:	4628      	mov	r0, r5
 80023c6:	f7ff fb2d 	bl	8001a24 <_free_r>
 80023ca:	2300      	movs	r3, #0
 80023cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80023ce:	89a3      	ldrh	r3, [r4, #12]
 80023d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80023d4:	81a3      	strh	r3, [r4, #12]
 80023d6:	2300      	movs	r3, #0
 80023d8:	6063      	str	r3, [r4, #4]
 80023da:	6923      	ldr	r3, [r4, #16]
 80023dc:	6023      	str	r3, [r4, #0]
 80023de:	89a3      	ldrh	r3, [r4, #12]
 80023e0:	f043 0308 	orr.w	r3, r3, #8
 80023e4:	81a3      	strh	r3, [r4, #12]
 80023e6:	6923      	ldr	r3, [r4, #16]
 80023e8:	b94b      	cbnz	r3, 80023fe <__swsetup_r+0x7a>
 80023ea:	89a3      	ldrh	r3, [r4, #12]
 80023ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80023f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023f4:	d003      	beq.n	80023fe <__swsetup_r+0x7a>
 80023f6:	4621      	mov	r1, r4
 80023f8:	4628      	mov	r0, r5
 80023fa:	f000 f84f 	bl	800249c <__smakebuf_r>
 80023fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002402:	f013 0201 	ands.w	r2, r3, #1
 8002406:	d00a      	beq.n	800241e <__swsetup_r+0x9a>
 8002408:	2200      	movs	r2, #0
 800240a:	60a2      	str	r2, [r4, #8]
 800240c:	6962      	ldr	r2, [r4, #20]
 800240e:	4252      	negs	r2, r2
 8002410:	61a2      	str	r2, [r4, #24]
 8002412:	6922      	ldr	r2, [r4, #16]
 8002414:	b942      	cbnz	r2, 8002428 <__swsetup_r+0xa4>
 8002416:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800241a:	d1c5      	bne.n	80023a8 <__swsetup_r+0x24>
 800241c:	bd38      	pop	{r3, r4, r5, pc}
 800241e:	0799      	lsls	r1, r3, #30
 8002420:	bf58      	it	pl
 8002422:	6962      	ldrpl	r2, [r4, #20]
 8002424:	60a2      	str	r2, [r4, #8]
 8002426:	e7f4      	b.n	8002412 <__swsetup_r+0x8e>
 8002428:	2000      	movs	r0, #0
 800242a:	e7f7      	b.n	800241c <__swsetup_r+0x98>
 800242c:	20000018 	.word	0x20000018

08002430 <_sbrk_r>:
 8002430:	b538      	push	{r3, r4, r5, lr}
 8002432:	4d06      	ldr	r5, [pc, #24]	@ (800244c <_sbrk_r+0x1c>)
 8002434:	2300      	movs	r3, #0
 8002436:	4604      	mov	r4, r0
 8002438:	4608      	mov	r0, r1
 800243a:	602b      	str	r3, [r5, #0]
 800243c:	f7ff f8fe 	bl	800163c <_sbrk>
 8002440:	1c43      	adds	r3, r0, #1
 8002442:	d102      	bne.n	800244a <_sbrk_r+0x1a>
 8002444:	682b      	ldr	r3, [r5, #0]
 8002446:	b103      	cbz	r3, 800244a <_sbrk_r+0x1a>
 8002448:	6023      	str	r3, [r4, #0]
 800244a:	bd38      	pop	{r3, r4, r5, pc}
 800244c:	20000210 	.word	0x20000210

08002450 <__swhatbuf_r>:
 8002450:	b570      	push	{r4, r5, r6, lr}
 8002452:	460c      	mov	r4, r1
 8002454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002458:	2900      	cmp	r1, #0
 800245a:	b096      	sub	sp, #88	@ 0x58
 800245c:	4615      	mov	r5, r2
 800245e:	461e      	mov	r6, r3
 8002460:	da0d      	bge.n	800247e <__swhatbuf_r+0x2e>
 8002462:	89a3      	ldrh	r3, [r4, #12]
 8002464:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002468:	f04f 0100 	mov.w	r1, #0
 800246c:	bf14      	ite	ne
 800246e:	2340      	movne	r3, #64	@ 0x40
 8002470:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002474:	2000      	movs	r0, #0
 8002476:	6031      	str	r1, [r6, #0]
 8002478:	602b      	str	r3, [r5, #0]
 800247a:	b016      	add	sp, #88	@ 0x58
 800247c:	bd70      	pop	{r4, r5, r6, pc}
 800247e:	466a      	mov	r2, sp
 8002480:	f000 f848 	bl	8002514 <_fstat_r>
 8002484:	2800      	cmp	r0, #0
 8002486:	dbec      	blt.n	8002462 <__swhatbuf_r+0x12>
 8002488:	9901      	ldr	r1, [sp, #4]
 800248a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800248e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002492:	4259      	negs	r1, r3
 8002494:	4159      	adcs	r1, r3
 8002496:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800249a:	e7eb      	b.n	8002474 <__swhatbuf_r+0x24>

0800249c <__smakebuf_r>:
 800249c:	898b      	ldrh	r3, [r1, #12]
 800249e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024a0:	079d      	lsls	r5, r3, #30
 80024a2:	4606      	mov	r6, r0
 80024a4:	460c      	mov	r4, r1
 80024a6:	d507      	bpl.n	80024b8 <__smakebuf_r+0x1c>
 80024a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80024ac:	6023      	str	r3, [r4, #0]
 80024ae:	6123      	str	r3, [r4, #16]
 80024b0:	2301      	movs	r3, #1
 80024b2:	6163      	str	r3, [r4, #20]
 80024b4:	b003      	add	sp, #12
 80024b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024b8:	ab01      	add	r3, sp, #4
 80024ba:	466a      	mov	r2, sp
 80024bc:	f7ff ffc8 	bl	8002450 <__swhatbuf_r>
 80024c0:	9f00      	ldr	r7, [sp, #0]
 80024c2:	4605      	mov	r5, r0
 80024c4:	4639      	mov	r1, r7
 80024c6:	4630      	mov	r0, r6
 80024c8:	f7ff fb18 	bl	8001afc <_malloc_r>
 80024cc:	b948      	cbnz	r0, 80024e2 <__smakebuf_r+0x46>
 80024ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024d2:	059a      	lsls	r2, r3, #22
 80024d4:	d4ee      	bmi.n	80024b4 <__smakebuf_r+0x18>
 80024d6:	f023 0303 	bic.w	r3, r3, #3
 80024da:	f043 0302 	orr.w	r3, r3, #2
 80024de:	81a3      	strh	r3, [r4, #12]
 80024e0:	e7e2      	b.n	80024a8 <__smakebuf_r+0xc>
 80024e2:	89a3      	ldrh	r3, [r4, #12]
 80024e4:	6020      	str	r0, [r4, #0]
 80024e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ea:	81a3      	strh	r3, [r4, #12]
 80024ec:	9b01      	ldr	r3, [sp, #4]
 80024ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80024f2:	b15b      	cbz	r3, 800250c <__smakebuf_r+0x70>
 80024f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024f8:	4630      	mov	r0, r6
 80024fa:	f000 f81d 	bl	8002538 <_isatty_r>
 80024fe:	b128      	cbz	r0, 800250c <__smakebuf_r+0x70>
 8002500:	89a3      	ldrh	r3, [r4, #12]
 8002502:	f023 0303 	bic.w	r3, r3, #3
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	81a3      	strh	r3, [r4, #12]
 800250c:	89a3      	ldrh	r3, [r4, #12]
 800250e:	431d      	orrs	r5, r3
 8002510:	81a5      	strh	r5, [r4, #12]
 8002512:	e7cf      	b.n	80024b4 <__smakebuf_r+0x18>

08002514 <_fstat_r>:
 8002514:	b538      	push	{r3, r4, r5, lr}
 8002516:	4d07      	ldr	r5, [pc, #28]	@ (8002534 <_fstat_r+0x20>)
 8002518:	2300      	movs	r3, #0
 800251a:	4604      	mov	r4, r0
 800251c:	4608      	mov	r0, r1
 800251e:	4611      	mov	r1, r2
 8002520:	602b      	str	r3, [r5, #0]
 8002522:	f7ff f862 	bl	80015ea <_fstat>
 8002526:	1c43      	adds	r3, r0, #1
 8002528:	d102      	bne.n	8002530 <_fstat_r+0x1c>
 800252a:	682b      	ldr	r3, [r5, #0]
 800252c:	b103      	cbz	r3, 8002530 <_fstat_r+0x1c>
 800252e:	6023      	str	r3, [r4, #0]
 8002530:	bd38      	pop	{r3, r4, r5, pc}
 8002532:	bf00      	nop
 8002534:	20000210 	.word	0x20000210

08002538 <_isatty_r>:
 8002538:	b538      	push	{r3, r4, r5, lr}
 800253a:	4d06      	ldr	r5, [pc, #24]	@ (8002554 <_isatty_r+0x1c>)
 800253c:	2300      	movs	r3, #0
 800253e:	4604      	mov	r4, r0
 8002540:	4608      	mov	r0, r1
 8002542:	602b      	str	r3, [r5, #0]
 8002544:	f7ff f861 	bl	800160a <_isatty>
 8002548:	1c43      	adds	r3, r0, #1
 800254a:	d102      	bne.n	8002552 <_isatty_r+0x1a>
 800254c:	682b      	ldr	r3, [r5, #0]
 800254e:	b103      	cbz	r3, 8002552 <_isatty_r+0x1a>
 8002550:	6023      	str	r3, [r4, #0]
 8002552:	bd38      	pop	{r3, r4, r5, pc}
 8002554:	20000210 	.word	0x20000210

08002558 <_init>:
 8002558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255a:	bf00      	nop
 800255c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800255e:	bc08      	pop	{r3}
 8002560:	469e      	mov	lr, r3
 8002562:	4770      	bx	lr

08002564 <_fini>:
 8002564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002566:	bf00      	nop
 8002568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800256a:	bc08      	pop	{r3}
 800256c:	469e      	mov	lr, r3
 800256e:	4770      	bx	lr
