$date
	Sun Oct 23 02:34:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#372715
b10100 !
1"
#372718
b10100 &
b10100 %
1$
#372719
0"
#372722
b1010 &
b1010 %
#372726
b101 &
b101 %
#372730
b10000 &
b10000 %
#372734
b1000 &
b1000 %
#372738
b100 &
b100 %
#372742
b10 &
b10 %
#372746
b1 &
b1 %
1#
#372750
b0 &
0#
b0 %
0$
#1319799
b10 !
1"
#1319802
b10 &
b10 %
1$
#1319803
0"
#1319806
b1 &
1#
b1 %
#1319810
b0 &
b0 %
0#
0$
#2352535
b1000 !
1"
#2352538
b1000 &
b1000 %
1$
#2352539
0"
#2352542
b100 &
b100 %
#2352546
b10 &
b10 %
#2352550
b1 &
1#
b1 %
#2352554
b0 &
b0 %
0#
0$
#4500012
