Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Mon Mar 25 19:10:22 2019
| Host             : YuanJiacai running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.408 |
| Dynamic (W)              | 1.256 |
| Device Static (W)        | 0.152 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.8  |
| Junction Temperature (C) | 41.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     2497 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      844 |     53200 |            1.59 |
|   LUT as Distributed RAM |    <0.001 |      192 |     17400 |            1.10 |
|   Register               |    <0.001 |      922 |    106400 |            0.87 |
|   CARRY4                 |    <0.001 |       82 |     13300 |            0.62 |
|   F7/F8 Muxes            |    <0.001 |       25 |     53200 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   Others                 |     0.000 |      186 |       --- |             --- |
| Signals                  |    <0.001 |     1874 |       --- |             --- |
| I/O                      |    <0.001 |       34 |       125 |           27.20 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.408 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.013 |       0.000 |      0.013 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |          1000.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| system_wrapper                                   |     1.256 |
|   system_i                                       |     1.256 |
|     processing_system7_0                         |     1.256 |
|       inst                                       |     1.256 |
|     processing_system7_0_axi_periph              |    <0.001 |
|       s00_couplers                               |    <0.001 |
|         auto_pc                                  |    <0.001 |
|           inst                                   |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |    <0.001 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_processing_system7_0_1M                  |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     sram_control_0                               |    <0.001 |
|       inst                                       |    <0.001 |
|         sram_control_v1_0_S00_AXI_inst           |    <0.001 |
|           u_sram_ctrl                            |    <0.001 |
|             inner_reg_reg_0_63_0_2               |    <0.001 |
|             inner_reg_reg_0_63_3_5               |    <0.001 |
|             inner_reg_reg_0_63_6_6               |    <0.001 |
|             inner_reg_reg_0_63_7_7               |    <0.001 |
|             inner_reg_reg_128_191_0_2            |    <0.001 |
|             inner_reg_reg_128_191_3_5            |    <0.001 |
|             inner_reg_reg_128_191_6_6            |    <0.001 |
|             inner_reg_reg_128_191_7_7            |    <0.001 |
|             inner_reg_reg_192_255_0_2            |    <0.001 |
|             inner_reg_reg_192_255_3_5            |    <0.001 |
|             inner_reg_reg_192_255_6_6            |    <0.001 |
|             inner_reg_reg_192_255_7_7            |    <0.001 |
|             inner_reg_reg_256_319_0_2            |    <0.001 |
|             inner_reg_reg_256_319_3_5            |    <0.001 |
|             inner_reg_reg_256_319_6_6            |    <0.001 |
|             inner_reg_reg_256_319_7_7            |    <0.001 |
|             inner_reg_reg_320_383_0_2            |    <0.001 |
|             inner_reg_reg_320_383_3_5            |    <0.001 |
|             inner_reg_reg_320_383_6_6            |    <0.001 |
|             inner_reg_reg_320_383_7_7            |    <0.001 |
|             inner_reg_reg_384_447_0_2            |    <0.001 |
|             inner_reg_reg_384_447_3_5            |    <0.001 |
|             inner_reg_reg_384_447_6_6            |    <0.001 |
|             inner_reg_reg_384_447_7_7            |    <0.001 |
|             inner_reg_reg_448_511_0_2            |    <0.001 |
|             inner_reg_reg_448_511_3_5            |    <0.001 |
|             inner_reg_reg_448_511_6_6            |    <0.001 |
|             inner_reg_reg_448_511_7_7            |    <0.001 |
|             inner_reg_reg_512_575_0_2            |    <0.001 |
|             inner_reg_reg_512_575_3_5            |    <0.001 |
|             inner_reg_reg_512_575_6_6            |    <0.001 |
|             inner_reg_reg_512_575_7_7            |    <0.001 |
|             inner_reg_reg_576_639_0_2            |    <0.001 |
|             inner_reg_reg_576_639_3_5            |    <0.001 |
|             inner_reg_reg_576_639_6_6            |    <0.001 |
|             inner_reg_reg_576_639_7_7            |    <0.001 |
|             inner_reg_reg_640_703_0_2            |    <0.001 |
|             inner_reg_reg_640_703_3_5            |    <0.001 |
|             inner_reg_reg_640_703_6_6            |    <0.001 |
|             inner_reg_reg_640_703_7_7            |    <0.001 |
|             inner_reg_reg_64_127_0_2             |    <0.001 |
|             inner_reg_reg_64_127_3_5             |    <0.001 |
|             inner_reg_reg_64_127_6_6             |    <0.001 |
|             inner_reg_reg_64_127_7_7             |    <0.001 |
|             inner_reg_reg_704_767_0_2            |    <0.001 |
|             inner_reg_reg_704_767_3_5            |    <0.001 |
|             inner_reg_reg_704_767_6_6            |    <0.001 |
|             inner_reg_reg_704_767_7_7            |    <0.001 |
|             inner_reg_reg_768_831_0_2            |    <0.001 |
|             inner_reg_reg_768_831_3_5            |    <0.001 |
|             inner_reg_reg_768_831_6_6            |    <0.001 |
|             inner_reg_reg_768_831_7_7            |    <0.001 |
|             inner_reg_reg_832_895_0_2            |    <0.001 |
|             inner_reg_reg_832_895_3_5            |    <0.001 |
|             inner_reg_reg_832_895_6_6            |    <0.001 |
|             inner_reg_reg_832_895_7_7            |    <0.001 |
|             inner_reg_reg_896_959_0_2            |    <0.001 |
|             inner_reg_reg_896_959_3_5            |    <0.001 |
|             inner_reg_reg_896_959_6_6            |    <0.001 |
|             inner_reg_reg_896_959_7_7            |    <0.001 |
|             inner_reg_reg_960_1023_0_2           |    <0.001 |
|             inner_reg_reg_960_1023_3_5           |    <0.001 |
|             inner_reg_reg_960_1023_6_6           |    <0.001 |
|             inner_reg_reg_960_1023_7_7           |    <0.001 |
|     util_ds_buf_0                                |     0.000 |
|       U0                                         |     0.000 |
+--------------------------------------------------+-----------+


