Implementation of CMOS Full adder in LTspice using 180nm technology.
With proper sizing of each transistor, the delay measured is 130ps and the average power dissipated is 12Î¼W
