<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"><html><head><style type="text/css">body{border:0; margin-top:10px;}table{font-family:Tahoma;font-size:13px;border-bottom:2px solid #565656;margin:2 0 0 0;width:500px;}tr{height:18px;}td{color:#333333;padding-left:5px;vertical-align:middle;}caption{background-color:#565656;line-height:20px;text-align:center;padding-left:5px;color:#FFFFFF;height:20px;font-weight:bold;text-transform:uppercase;font-size:11px;}th{font-size:11px;height:20px;background-color:#565656;color:#FFFFFF;vertical-align:middle;text-align:left;text-transform:uppercase;}
a{text-decoration:none;color:000000;}a:visited{color:000000;}a:hover{color:#3399ff;}.vcell{border-left:1px solid #E6E6E6;color:#000000;}#tt td{border-left:1px solid #E6E6E6;color:#333333;padding-left:2px;}#tt td.ttFcell{padding-left:5px;border-left:none;}#tt th{text-transform:none;}.thFcell{padding-left:5px;}.ttTH{width:38px;padding-left:0px;}</style></head><body bgColor=#FFFFFF topMargin=20>
<table cellSpacing=0 cellPadding=0 align=center><caption>Manufacturing Description</caption><col><col width=150>
<tr bgColor=#E6E6E6><td>Module Manufacturer:</td><td class=vcell>Hynix</td></tr>
<tr bgColor=#F9F9F9><td>Module Part Number:</td><td class=vcell>HMA81GU6DJR8N-XN</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Manufacturer:</td><td class=vcell>Hynix</td></tr>
<tr bgColor=#F9F9F9><td>DRAM Components:</td><td class=vcell>H5AN8G8NDJR-XNC</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Die Revision / Process Node:</td><td class=vcell>D / 17 nm</td></tr>
<tr bgColor=#F9F9F9><td>Module Manufacturing Date:</td><td class=vcell>Week 50, 2021</td></tr>
<tr bgColor=#E6E6E6><td>Manufacturing Date Decoded:</td><td class=vcell>December 13-17, 2021</td></tr>
<tr bgColor=#F9F9F9><td>Module Manufacturing Location:</td><td class=vcell>Ichon, Korea</td></tr>
<tr bgColor=#E6E6E6><td>Module Serial Number:</td><td class=vcell>362E2D16h</td></tr>
<tr bgColor=#F9F9F9><td>Manufacturing Identification Number (Lot Number):</td><td class=vcell>WNACN6448N10</td></tr>
<tr bgColor=#E6E6E6><td>Module PCB Revision:</td><td class=vcell>00h</td></tr>
</table>
<table cellSpacing=0 cellPadding=0 align=center><caption>Physical & Logical Attributes</caption><col><col width=150>
<tr bgColor=#F9F9F9><td>Fundamental Memory Class:</td><td class=vcell>DDR4 SDRAM</td></tr>
<tr bgColor=#E6E6E6><td>Module Speed Grade:</td><td class=vcell>DDR4-3200AA</td></tr>
<tr bgColor=#F9F9F9><td>Base Module Type:</td><td class=vcell>UDIMM (133,35 mm)</td></tr>
<tr bgColor=#E6E6E6><td>Module Capacity:</td><td class=vcell>8 GB</td></tr>
<tr bgColor=#F9F9F9><td>Reference Raw Card:</td><td class=vcell>A2 (8 layers)</td></tr>
<tr bgColor=#E6E6E6><td>JEDEC Raw Card Designer:</td><td class=vcell>SK hynix</td></tr>
<tr bgColor=#F9F9F9><td>Module Nominal Height:</td><td class=vcell>31 < H <= 32 mm</td></tr>
<tr bgColor=#E6E6E6><td>Module Thickness Maximum, Front:</td><td class=vcell>1 < T <= 2 mm</td></tr>
<tr bgColor=#F9F9F9><td>Module Thickness Maximum, Back:</td><td class=vcell>T <= 1 mm</td></tr>
<tr bgColor=#E6E6E6><td>Number of DIMM Ranks:</td><td class=vcell>1</td></tr>
<tr bgColor=#F9F9F9><td>Address Mapping from Edge Connector to DRAM:</td><td class=vcell>Standard</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Device Package:</td><td class=vcell>Standard Monolithic</td></tr>
<tr bgColor=#F9F9F9><td>DRAM Device Package Type:</td><td class=vcell> 78-ball FBGA</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Device Die Count:</td><td class=vcell>Single die</td></tr>
<tr bgColor=#F9F9F9><td>Signal Loading:</td><td class=vcell>Not specified</td></tr>
<tr bgColor=#E6E6E6><td>Number of Column Addresses:</td><td class=vcell>10 bits</td></tr>
<tr bgColor=#F9F9F9><td>Number of Row Addresses:</td><td class=vcell>16 bits</td></tr>
<tr bgColor=#E6E6E6><td>Number of Bank Addresses:</td><td class=vcell>2 bits (4 banks)</td></tr>
<tr bgColor=#F9F9F9><td>Bank Group Addressing:</td><td class=vcell>2 bits (4 groups)</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Device Width:</td><td class=vcell>8 bits</td></tr>
<tr bgColor=#F9F9F9><td>Programmed DRAM Density:</td><td class=vcell>8 Gb</td></tr>
<tr bgColor=#E6E6E6><td>Calculated DRAM Density:</td><td class=vcell>8 Gb</td></tr>
<tr bgColor=#F9F9F9><td>Number of DRAM components:</td><td class=vcell>8</td></tr>
<tr bgColor=#E6E6E6><td>DRAM Page Size:</td><td class=vcell>1 KB</td></tr>
<tr bgColor=#F9F9F9><td>Primary Memory Bus Width:</td><td class=vcell>64 bits</td></tr>
<tr bgColor=#E6E6E6><td>Memory Bus Width Extension:</td><td class=vcell>0 bits</td></tr>
<tr bgColor=#F9F9F9><td>DRAM Post Package Repair:</td><td class=vcell>Supported</td></tr>
<tr bgColor=#E6E6E6><td>Soft Post Package Repair:</td><td class=vcell>Supported</td></tr>
</table>
<table cellSpacing=0 cellPadding=0 align=center><caption>DRAM Timing Parameters</caption><col><col width=150>
<tr bgColor=#F9F9F9><td>Fine Timebase:</td><td class=vcell>0,001 ns</td></tr>
<tr bgColor=#E6E6E6><td>Medium Timebase:</td><td class=vcell>0,125 ns</td></tr>
<tr bgColor=#F9F9F9><td>CAS Latencies Supported:</td><td class=vcell>10T, 11T, 12T, 13T, <br>14T, 15T, 16T, 17T, <br>18T, 19T, 20T, 21T, 22T, 24T</td></tr>
<tr bgColor=#E6E6E6><td>Minimum Clock Cycle Time (tCK min):</td><td class=vcell>0,625 ns (1600,00 MHz)</td></tr>
<tr bgColor=#F9F9F9><td>Maximum Clock Cycle Time (tCK max):</td><td class=vcell>1,600 ns (625,00 MHz)</td></tr>
<tr bgColor=#E6E6E6><td>CAS# Latency Time (tAA min):</td><td class=vcell>13,750 ns</td></tr>
<tr bgColor=#F9F9F9><td>RAS# to CAS# Delay Time (tRCD min):</td><td class=vcell>13,750 ns</td></tr>
<tr bgColor=#E6E6E6><td>Row Precharge Delay Time (tRP min):</td><td class=vcell>13,750 ns</td></tr>
<tr bgColor=#F9F9F9><td>Active to Precharge Delay Time (tRAS min):</td><td class=vcell>32,000 ns</td></tr>
<tr bgColor=#E6E6E6><td>Act to Act/Refresh Delay Time (tRC min):</td><td class=vcell>45,750 ns</td></tr>
<tr bgColor=#F9F9F9><td>Normal Refresh Recovery Delay Time (tRFC1 min):</td><td class=vcell>350,000 ns</td></tr>
<tr bgColor=#E6E6E6><td>2x mode Refresh Recovery Delay Time (tRFC2 min):</td><td class=vcell>260,000 ns</td></tr>
<tr bgColor=#F9F9F9><td>4x mode Refresh Recovery Delay Time (tRFC4 min):</td><td class=vcell>160,000 ns</td></tr>
<tr bgColor=#E6E6E6><td>Short Row Active to Row Active Delay (tRRD_S min):</td><td class=vcell>2,500 ns</td></tr>
<tr bgColor=#F9F9F9><td>Long Row Active to Row Active Delay (tRRD_L min):</td><td class=vcell>4,900 ns</td></tr>
<tr bgColor=#E6E6E6><td>Write Recovery Time (tWR min):</td><td class=vcell>15,000 ns</td></tr>
<tr bgColor=#F9F9F9><td>Short Write to Read Command Delay (tWTR_S min):</td><td class=vcell>2,500 ns</td></tr>
<tr bgColor=#E6E6E6><td>Long Write to Read Command Delay (tWTR_L min):</td><td class=vcell>7,500 ns</td></tr>
<tr bgColor=#F9F9F9><td>Long CAS to CAS Delay Time (tCCD_L min):</td><td class=vcell>5,000 ns</td></tr>
<tr bgColor=#E6E6E6><td>Four Active Windows Delay (tFAW min):</td><td class=vcell>21,000 ns</td></tr>
<tr bgColor=#F9F9F9><td>Maximum Active Window (tMAW):</td><td class=vcell>8192*tREFI</td></tr>
<tr bgColor=#E6E6E6><td>Maximum Activate Count (MAC):</td><td class=vcell>Unlimited MAC</td></tr>
<tr bgColor=#F9F9F9><td>DRAM VDD 1,20 V operable/endurant:</td><td class=vcell>Yes/Yes</td></tr>
<tr bgColor=#E6E6E6><td>Supply Voltage (VDD), Min / Typical / Max:</td><td class=vcell>1,16V / 1,20V / 1,26V</td></tr>
<tr bgColor=#F9F9F9><td>Activation Supply Voltage (VPP), Min / Typical / Max:</td><td class=vcell>2,41V / 2,50V / 2,75V</td></tr>
<tr bgColor=#E6E6E6><td>Termination Voltage (VTT), Min / Typical / Max:</td><td class=vcell>0,565V / 0,605V / 0,640V</td></tr>
</table>
<table cellSpacing=0 cellPadding=0 align=center><caption>Thermal Parameters</caption><col><col width=150>
<tr bgColor=#F9F9F9><td>Module Thermal Sensor:</td><td class=vcell>Not Incorporated</td></tr>
</table>
<table cellSpacing=0 cellPadding=0 align=center><caption>SPD Protocol</caption><col><col width=280>
<tr bgColor=#E6E6E6><td>SPD Revision:</td><td class=vcell>1.1</td></tr>
<tr bgColor=#F9F9F9><td>SPD Bytes Total:</td><td class=vcell>512</td></tr>
<tr bgColor=#E6E6E6><td>SPD Bytes Used:</td><td class=vcell>384</td></tr>
<tr bgColor=#F9F9F9><td>SPD Checksum (Bytes 00h-7Dh):</td><td class=vcell>514Dh (OK)</td></tr>
<tr bgColor=#E6E6E6><td>SPD Checksum (Bytes 80h-FDh):</td><td class=vcell>53D8h (OK)</td></tr>
</table>
<table cellSpacing=0 cellPadding=0 align=center><caption>Part number details</caption><col><col width=280>
<tr bgColor=#F9F9F9><td>JEDEC DIMM Label:</td><td class=vcell>8GB 1Rx8 PC4-3200AA-UA2-11</td></tr>
<tr bgColor=#E6E6E6><td>Classification:</td><td class=vcell>DDR4 SDRAM</td></tr>
<tr bgColor=#F9F9F9><td>Module Type:</td><td class=vcell>288-pin UDIMM</td></tr>
<tr bgColor=#E6E6E6><td>Module Speed:</td><td class=vcell>Undefined</td></tr>
<tr bgColor=#F9F9F9><td>Component Density:</td><td class=vcell>8Gb</td></tr>
<tr bgColor=#E6E6E6><td>Component Configuration:</td><td class=vcell>x8</td></tr>
<tr bgColor=#F9F9F9><td>Memory Depth:</td><td class=vcell>1Gb</td></tr>
<tr bgColor=#E6E6E6><td>Data Width & Height:</td><td class=vcell>64-bit/LP</td></tr>
<tr bgColor=#F9F9F9><td>Die Generation:</td><td class=vcell>5th</td></tr>
<tr bgColor=#E6E6E6><td>Package Type:</td><td class=vcell>Undefined</td></tr>
<tr bgColor=#F9F9F9><td>Package Material:</td><td class=vcell>Lead and Halogen Free</td></tr>
<tr bgColor=#E6E6E6><td>Power Consumption:</td><td class=vcell>0&deg;C-85&deg;C / 1.20 VDD Power</td></tr>
</table>
<table id="tt" cellSpacing=0 cellPadding=0 align=center>
<tr><th class="thFcell">Frequency</th><th class="ttTH">CAS</th><th class="ttTH">RCD</th><th class="ttTH">RP</th><th class="ttTH">RAS</th><th class="ttTH">RC</th><th class="ttTH">RRDS</th><th class="ttTH">RRDL</th><th class="ttTH">WR</th><th class="ttTH">WTRS</th><th class="ttTH">WTRL</th><th class="ttTH">FAW</th></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">1600 MHz</td><td>24</td><td>22</td><td>22</td><td>52</td><td>74</td><td>4</td><td>8</td><td>24</td><td>4</td><td>12</td><td>34</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">1600 MHz</td><td>22</td><td>22</td><td>22</td><td>52</td><td>74</td><td>4</td><td>8</td><td>24</td><td>4</td><td>12</td><td>34</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">1466 MHz</td><td>21</td><td>21</td><td>21</td><td>47</td><td>68</td><td>4</td><td>8</td><td>22</td><td>4</td><td>11</td><td>31</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">1333 MHz</td><td>20</td><td>19</td><td>19</td><td>43</td><td>61</td><td>4</td><td>7</td><td>20</td><td>4</td><td>10</td><td>28</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">1333 MHz</td><td>19</td><td>19</td><td>19</td><td>43</td><td>61</td><td>4</td><td>7</td><td>20</td><td>4</td><td>10</td><td>28</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">1200 MHz</td><td>18</td><td>17</td><td>17</td><td>39</td><td>55</td><td>3</td><td>6</td><td>18</td><td>3</td><td>9</td><td>26</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">1200 MHz</td><td>17</td><td>17</td><td>17</td><td>39</td><td>55</td><td>3</td><td>6</td><td>18</td><td>3</td><td>9</td><td>26</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">1067 MHz</td><td>16</td><td>15</td><td>15</td><td>35</td><td>49</td><td>3</td><td>6</td><td>16</td><td>3</td><td>8</td><td>23</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">1067 MHz</td><td>15</td><td>15</td><td>15</td><td>35</td><td>49</td><td>3</td><td>6</td><td>16</td><td>3</td><td>8</td><td>23</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">933 MHz</td><td>14</td><td>13</td><td>13</td><td>30</td><td>43</td><td>3</td><td>5</td><td>14</td><td>3</td><td>7</td><td>20</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">933 MHz</td><td>13</td><td>13</td><td>13</td><td>30</td><td>43</td><td>3</td><td>5</td><td>14</td><td>3</td><td>7</td><td>20</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">800 MHz</td><td>12</td><td>11</td><td>11</td><td>26</td><td>37</td><td>2</td><td>4</td><td>12</td><td>2</td><td>6</td><td>17</td></tr>
<tr bgColor=#F9F9F9><td class="ttFcell">800 MHz</td><td>11</td><td>11</td><td>11</td><td>26</td><td>37</td><td>2</td><td>4</td><td>12</td><td>2</td><td>6</td><td>17</td></tr>
<tr bgColor=#E6E6E6><td class="ttFcell">667 MHz</td><td>10</td><td>10</td><td>10</td><td>22</td><td>31</td><td>2</td><td>4</td><td>10</td><td>2</td><td>5</td><td>14</td></tr>
</table>
</body></html>
