// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_57 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_386_p2;
reg   [0:0] icmp_ln86_reg_1374;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1209_fu_392_p2;
reg   [0:0] icmp_ln86_1209_reg_1385;
wire   [0:0] icmp_ln86_1210_fu_398_p2;
reg   [0:0] icmp_ln86_1210_reg_1390;
reg   [0:0] icmp_ln86_1210_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1210_reg_1390_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1211_fu_404_p2;
reg   [0:0] icmp_ln86_1211_reg_1396;
wire   [0:0] icmp_ln86_1212_fu_410_p2;
reg   [0:0] icmp_ln86_1212_reg_1402;
reg   [0:0] icmp_ln86_1212_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1213_fu_416_p2;
reg   [0:0] icmp_ln86_1213_reg_1408;
reg   [0:0] icmp_ln86_1213_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1213_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1213_reg_1408_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1214_fu_422_p2;
reg   [0:0] icmp_ln86_1214_reg_1414;
reg   [0:0] icmp_ln86_1214_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1214_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1214_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1215_fu_428_p2;
reg   [0:0] icmp_ln86_1215_reg_1420;
wire   [0:0] icmp_ln86_1216_fu_434_p2;
reg   [0:0] icmp_ln86_1216_reg_1426;
reg   [0:0] icmp_ln86_1216_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1217_fu_440_p2;
reg   [0:0] icmp_ln86_1217_reg_1432;
reg   [0:0] icmp_ln86_1217_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1217_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1218_fu_446_p2;
reg   [0:0] icmp_ln86_1218_reg_1438;
reg   [0:0] icmp_ln86_1218_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1218_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1218_reg_1438_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1219_fu_452_p2;
reg   [0:0] icmp_ln86_1219_reg_1444;
reg   [0:0] icmp_ln86_1219_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1219_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1219_reg_1444_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1220_fu_458_p2;
reg   [0:0] icmp_ln86_1220_reg_1450;
reg   [0:0] icmp_ln86_1220_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1220_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1220_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1220_reg_1450_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1221_fu_464_p2;
reg   [0:0] icmp_ln86_1221_reg_1456;
reg   [0:0] icmp_ln86_1221_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1221_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1221_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1221_reg_1456_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1221_reg_1456_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1222_fu_470_p2;
reg   [0:0] icmp_ln86_1222_reg_1462;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1222_reg_1462_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1223_fu_476_p2;
reg   [0:0] icmp_ln86_1223_reg_1468;
reg   [0:0] icmp_ln86_1223_reg_1468_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1224_fu_482_p2;
reg   [0:0] icmp_ln86_1224_reg_1473;
wire   [0:0] icmp_ln86_1225_fu_488_p2;
reg   [0:0] icmp_ln86_1225_reg_1478;
reg   [0:0] icmp_ln86_1225_reg_1478_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1226_fu_494_p2;
reg   [0:0] icmp_ln86_1226_reg_1483;
reg   [0:0] icmp_ln86_1226_reg_1483_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1227_fu_500_p2;
reg   [0:0] icmp_ln86_1227_reg_1488;
reg   [0:0] icmp_ln86_1227_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1227_reg_1488_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1228_fu_506_p2;
reg   [0:0] icmp_ln86_1228_reg_1493;
reg   [0:0] icmp_ln86_1228_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1228_reg_1493_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1229_fu_512_p2;
reg   [0:0] icmp_ln86_1229_reg_1498;
reg   [0:0] icmp_ln86_1229_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1229_reg_1498_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1230_fu_518_p2;
reg   [0:0] icmp_ln86_1230_reg_1503;
reg   [0:0] icmp_ln86_1230_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1230_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1230_reg_1503_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1231_fu_524_p2;
reg   [0:0] icmp_ln86_1231_reg_1508;
reg   [0:0] icmp_ln86_1231_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1231_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1231_reg_1508_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1232_fu_530_p2;
reg   [0:0] icmp_ln86_1232_reg_1513;
reg   [0:0] icmp_ln86_1232_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1232_reg_1513_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1232_reg_1513_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1233_fu_536_p2;
reg   [0:0] icmp_ln86_1233_reg_1518;
reg   [0:0] icmp_ln86_1233_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1233_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1233_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1233_reg_1518_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1234_fu_542_p2;
reg   [0:0] icmp_ln86_1234_reg_1523;
reg   [0:0] icmp_ln86_1234_reg_1523_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1234_reg_1523_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1234_reg_1523_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1234_reg_1523_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1235_fu_548_p2;
reg   [0:0] icmp_ln86_1235_reg_1528;
reg   [0:0] icmp_ln86_1235_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1235_reg_1528_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1235_reg_1528_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1235_reg_1528_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1236_fu_554_p2;
reg   [0:0] icmp_ln86_1236_reg_1533;
reg   [0:0] icmp_ln86_1236_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1236_reg_1533_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1236_reg_1533_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1236_reg_1533_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1236_reg_1533_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1237_fu_560_p2;
reg   [0:0] icmp_ln86_1237_reg_1538;
reg   [0:0] icmp_ln86_1237_reg_1538_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1237_reg_1538_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1237_reg_1538_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1237_reg_1538_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1237_reg_1538_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1238_fu_566_p2;
reg   [0:0] icmp_ln86_1238_reg_1543;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1238_reg_1543_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_572_p2;
reg   [0:0] and_ln102_reg_1548;
reg   [0:0] and_ln102_reg_1548_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1548_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_583_p2;
reg   [0:0] and_ln104_reg_1558;
wire   [0:0] and_ln102_1473_fu_588_p2;
reg   [0:0] and_ln102_1473_reg_1564;
wire   [0:0] and_ln104_219_fu_597_p2;
reg   [0:0] and_ln104_219_reg_1571;
wire   [0:0] and_ln102_1477_fu_602_p2;
reg   [0:0] and_ln102_1477_reg_1576;
wire   [0:0] and_ln102_1478_fu_612_p2;
reg   [0:0] and_ln102_1478_reg_1582;
wire   [0:0] or_ln117_fu_628_p2;
reg   [0:0] or_ln117_reg_1588;
wire   [0:0] xor_ln104_fu_634_p2;
reg   [0:0] xor_ln104_reg_1593;
wire   [0:0] and_ln102_1474_fu_639_p2;
reg   [0:0] and_ln102_1474_reg_1599;
wire   [0:0] and_ln104_220_fu_648_p2;
reg   [0:0] and_ln104_220_reg_1605;
reg   [0:0] and_ln104_220_reg_1605_pp0_iter3_reg;
wire   [0:0] and_ln102_1479_fu_658_p2;
reg   [0:0] and_ln102_1479_reg_1611;
wire   [3:0] select_ln117_1174_fu_759_p3;
reg   [3:0] select_ln117_1174_reg_1616;
wire   [0:0] or_ln117_1073_fu_766_p2;
reg   [0:0] or_ln117_1073_reg_1621;
wire   [0:0] and_ln102_1472_fu_771_p2;
reg   [0:0] and_ln102_1472_reg_1627;
wire   [0:0] and_ln104_218_fu_780_p2;
reg   [0:0] and_ln104_218_reg_1633;
wire   [0:0] and_ln102_1475_fu_785_p2;
reg   [0:0] and_ln102_1475_reg_1639;
wire   [0:0] and_ln102_1481_fu_799_p2;
reg   [0:0] and_ln102_1481_reg_1645;
wire   [0:0] or_ln117_1077_fu_873_p2;
reg   [0:0] or_ln117_1077_reg_1651;
wire   [3:0] select_ln117_1180_fu_887_p3;
reg   [3:0] select_ln117_1180_reg_1656;
wire   [0:0] and_ln104_221_fu_900_p2;
reg   [0:0] and_ln104_221_reg_1661;
wire   [0:0] and_ln102_1476_fu_905_p2;
reg   [0:0] and_ln102_1476_reg_1666;
reg   [0:0] and_ln102_1476_reg_1666_pp0_iter5_reg;
wire   [0:0] and_ln104_222_fu_914_p2;
reg   [0:0] and_ln104_222_reg_1673;
reg   [0:0] and_ln104_222_reg_1673_pp0_iter5_reg;
reg   [0:0] and_ln104_222_reg_1673_pp0_iter6_reg;
wire   [0:0] and_ln102_1482_fu_929_p2;
reg   [0:0] and_ln102_1482_reg_1679;
wire   [0:0] or_ln117_1082_fu_1012_p2;
reg   [0:0] or_ln117_1082_reg_1684;
wire   [4:0] select_ln117_1186_fu_1024_p3;
reg   [4:0] select_ln117_1186_reg_1689;
wire   [0:0] or_ln117_1084_fu_1032_p2;
reg   [0:0] or_ln117_1084_reg_1694;
wire   [0:0] or_ln117_1086_fu_1038_p2;
reg   [0:0] or_ln117_1086_reg_1700;
reg   [0:0] or_ln117_1086_reg_1700_pp0_iter5_reg;
wire   [0:0] or_ln117_1088_fu_1114_p2;
reg   [0:0] or_ln117_1088_reg_1708;
wire   [4:0] select_ln117_1192_fu_1127_p3;
reg   [4:0] select_ln117_1192_reg_1713;
wire   [0:0] or_ln117_1092_fu_1189_p2;
reg   [0:0] or_ln117_1092_reg_1718;
wire   [4:0] select_ln117_1196_fu_1203_p3;
reg   [4:0] select_ln117_1196_reg_1723;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_572_fu_578_p2;
wire   [0:0] xor_ln104_574_fu_592_p2;
wire   [0:0] xor_ln104_578_fu_607_p2;
wire   [0:0] and_ln102_1501_fu_617_p2;
wire   [0:0] and_ln102_1486_fu_622_p2;
wire   [0:0] xor_ln104_575_fu_643_p2;
wire   [0:0] xor_ln104_579_fu_653_p2;
wire   [0:0] and_ln102_1502_fu_671_p2;
wire   [0:0] and_ln102_1485_fu_663_p2;
wire   [0:0] xor_ln117_fu_681_p2;
wire   [1:0] zext_ln117_fu_687_p1;
wire   [1:0] select_ln117_fu_691_p3;
wire   [1:0] select_ln117_1169_fu_698_p3;
wire   [0:0] and_ln102_1487_fu_667_p2;
wire   [2:0] zext_ln117_127_fu_705_p1;
wire   [0:0] or_ln117_1069_fu_709_p2;
wire   [2:0] select_ln117_1170_fu_714_p3;
wire   [0:0] or_ln117_1070_fu_721_p2;
wire   [0:0] and_ln102_1488_fu_676_p2;
wire   [2:0] select_ln117_1171_fu_725_p3;
wire   [0:0] or_ln117_1071_fu_733_p2;
wire   [2:0] select_ln117_1172_fu_739_p3;
wire   [2:0] select_ln117_1173_fu_747_p3;
wire   [3:0] zext_ln117_128_fu_755_p1;
wire   [0:0] xor_ln104_573_fu_775_p2;
wire   [0:0] xor_ln104_580_fu_790_p2;
wire   [0:0] and_ln102_1503_fu_808_p2;
wire   [0:0] and_ln102_1480_fu_795_p2;
wire   [0:0] and_ln102_1489_fu_804_p2;
wire   [0:0] or_ln117_1072_fu_823_p2;
wire   [0:0] and_ln102_1490_fu_813_p2;
wire   [3:0] select_ln117_1175_fu_828_p3;
wire   [0:0] or_ln117_1074_fu_835_p2;
wire   [3:0] select_ln117_1176_fu_840_p3;
wire   [0:0] or_ln117_1075_fu_847_p2;
wire   [0:0] and_ln102_1491_fu_818_p2;
wire   [3:0] select_ln117_1177_fu_851_p3;
wire   [0:0] or_ln117_1076_fu_859_p2;
wire   [3:0] select_ln117_1178_fu_865_p3;
wire   [3:0] select_ln117_1179_fu_879_p3;
wire   [0:0] xor_ln104_576_fu_895_p2;
wire   [0:0] xor_ln104_577_fu_909_p2;
wire   [0:0] xor_ln104_581_fu_919_p2;
wire   [0:0] and_ln102_1504_fu_934_p2;
wire   [0:0] xor_ln104_582_fu_924_p2;
wire   [0:0] and_ln102_1505_fu_948_p2;
wire   [0:0] and_ln102_1492_fu_939_p2;
wire   [0:0] or_ln117_1078_fu_958_p2;
wire   [3:0] select_ln117_1181_fu_963_p3;
wire   [0:0] and_ln102_1493_fu_944_p2;
wire   [4:0] zext_ln117_129_fu_970_p1;
wire   [0:0] or_ln117_1079_fu_974_p2;
wire   [4:0] select_ln117_1182_fu_979_p3;
wire   [0:0] or_ln117_1080_fu_986_p2;
wire   [0:0] and_ln102_1494_fu_953_p2;
wire   [4:0] select_ln117_1183_fu_990_p3;
wire   [0:0] or_ln117_1081_fu_998_p2;
wire   [4:0] select_ln117_1184_fu_1004_p3;
wire   [4:0] select_ln117_1185_fu_1016_p3;
wire   [0:0] xor_ln104_583_fu_1042_p2;
wire   [0:0] and_ln102_1506_fu_1055_p2;
wire   [0:0] and_ln102_1483_fu_1047_p2;
wire   [0:0] and_ln102_1495_fu_1051_p2;
wire   [0:0] or_ln117_1083_fu_1070_p2;
wire   [0:0] and_ln102_1496_fu_1060_p2;
wire   [4:0] select_ln117_1187_fu_1075_p3;
wire   [0:0] or_ln117_1085_fu_1082_p2;
wire   [4:0] select_ln117_1188_fu_1087_p3;
wire   [0:0] and_ln102_1497_fu_1065_p2;
wire   [4:0] select_ln117_1189_fu_1094_p3;
wire   [0:0] or_ln117_1087_fu_1102_p2;
wire   [4:0] select_ln117_1190_fu_1107_p3;
wire   [4:0] select_ln117_1191_fu_1119_p3;
wire   [0:0] xor_ln104_584_fu_1135_p2;
wire   [0:0] and_ln102_1507_fu_1144_p2;
wire   [0:0] and_ln102_1484_fu_1140_p2;
wire   [0:0] and_ln102_1498_fu_1149_p2;
wire   [0:0] or_ln117_1089_fu_1159_p2;
wire   [0:0] or_ln117_1090_fu_1164_p2;
wire   [0:0] and_ln102_1499_fu_1154_p2;
wire   [4:0] select_ln117_1193_fu_1168_p3;
wire   [0:0] or_ln117_1091_fu_1175_p2;
wire   [4:0] select_ln117_1194_fu_1181_p3;
wire   [4:0] select_ln117_1195_fu_1195_p3;
wire   [0:0] xor_ln104_585_fu_1211_p2;
wire   [0:0] and_ln102_1508_fu_1216_p2;
wire   [0:0] and_ln102_1500_fu_1221_p2;
wire   [0:0] or_ln117_1093_fu_1226_p2;
wire   [11:0] agg_result_fu_1238_p65;
wire   [4:0] agg_result_fu_1238_p66;
wire   [11:0] agg_result_fu_1238_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1238_p1;
wire   [4:0] agg_result_fu_1238_p3;
wire   [4:0] agg_result_fu_1238_p5;
wire   [4:0] agg_result_fu_1238_p7;
wire   [4:0] agg_result_fu_1238_p9;
wire   [4:0] agg_result_fu_1238_p11;
wire   [4:0] agg_result_fu_1238_p13;
wire   [4:0] agg_result_fu_1238_p15;
wire   [4:0] agg_result_fu_1238_p17;
wire   [4:0] agg_result_fu_1238_p19;
wire   [4:0] agg_result_fu_1238_p21;
wire   [4:0] agg_result_fu_1238_p23;
wire   [4:0] agg_result_fu_1238_p25;
wire   [4:0] agg_result_fu_1238_p27;
wire   [4:0] agg_result_fu_1238_p29;
wire   [4:0] agg_result_fu_1238_p31;
wire  signed [4:0] agg_result_fu_1238_p33;
wire  signed [4:0] agg_result_fu_1238_p35;
wire  signed [4:0] agg_result_fu_1238_p37;
wire  signed [4:0] agg_result_fu_1238_p39;
wire  signed [4:0] agg_result_fu_1238_p41;
wire  signed [4:0] agg_result_fu_1238_p43;
wire  signed [4:0] agg_result_fu_1238_p45;
wire  signed [4:0] agg_result_fu_1238_p47;
wire  signed [4:0] agg_result_fu_1238_p49;
wire  signed [4:0] agg_result_fu_1238_p51;
wire  signed [4:0] agg_result_fu_1238_p53;
wire  signed [4:0] agg_result_fu_1238_p55;
wire  signed [4:0] agg_result_fu_1238_p57;
wire  signed [4:0] agg_result_fu_1238_p59;
wire  signed [4:0] agg_result_fu_1238_p61;
wire  signed [4:0] agg_result_fu_1238_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x19 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x19_U1135(
    .din0(12'd3918),
    .din1(12'd1263),
    .din2(12'd445),
    .din3(12'd3871),
    .din4(12'd3436),
    .din5(12'd288),
    .din6(12'd1299),
    .din7(12'd3703),
    .din8(12'd337),
    .din9(12'd3759),
    .din10(12'd3596),
    .din11(12'd186),
    .din12(12'd3722),
    .din13(12'd1014),
    .din14(12'd3576),
    .din15(12'd3748),
    .din16(12'd4),
    .din17(12'd3933),
    .din18(12'd119),
    .din19(12'd4081),
    .din20(12'd3763),
    .din21(12'd1227),
    .din22(12'd3966),
    .din23(12'd137),
    .din24(12'd222),
    .din25(12'd3723),
    .din26(12'd177),
    .din27(12'd3806),
    .din28(12'd164),
    .din29(12'd4025),
    .din30(12'd3735),
    .din31(12'd4023),
    .def(agg_result_fu_1238_p65),
    .sel(agg_result_fu_1238_p66),
    .dout(agg_result_fu_1238_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1472_reg_1627 <= and_ln102_1472_fu_771_p2;
        and_ln102_1473_reg_1564 <= and_ln102_1473_fu_588_p2;
        and_ln102_1474_reg_1599 <= and_ln102_1474_fu_639_p2;
        and_ln102_1475_reg_1639 <= and_ln102_1475_fu_785_p2;
        and_ln102_1476_reg_1666 <= and_ln102_1476_fu_905_p2;
        and_ln102_1476_reg_1666_pp0_iter5_reg <= and_ln102_1476_reg_1666;
        and_ln102_1477_reg_1576 <= and_ln102_1477_fu_602_p2;
        and_ln102_1478_reg_1582 <= and_ln102_1478_fu_612_p2;
        and_ln102_1479_reg_1611 <= and_ln102_1479_fu_658_p2;
        and_ln102_1481_reg_1645 <= and_ln102_1481_fu_799_p2;
        and_ln102_1482_reg_1679 <= and_ln102_1482_fu_929_p2;
        and_ln102_reg_1548 <= and_ln102_fu_572_p2;
        and_ln102_reg_1548_pp0_iter1_reg <= and_ln102_reg_1548;
        and_ln102_reg_1548_pp0_iter2_reg <= and_ln102_reg_1548_pp0_iter1_reg;
        and_ln104_218_reg_1633 <= and_ln104_218_fu_780_p2;
        and_ln104_219_reg_1571 <= and_ln104_219_fu_597_p2;
        and_ln104_220_reg_1605 <= and_ln104_220_fu_648_p2;
        and_ln104_220_reg_1605_pp0_iter3_reg <= and_ln104_220_reg_1605;
        and_ln104_221_reg_1661 <= and_ln104_221_fu_900_p2;
        and_ln104_222_reg_1673 <= and_ln104_222_fu_914_p2;
        and_ln104_222_reg_1673_pp0_iter5_reg <= and_ln104_222_reg_1673;
        and_ln104_222_reg_1673_pp0_iter6_reg <= and_ln104_222_reg_1673_pp0_iter5_reg;
        and_ln104_reg_1558 <= and_ln104_fu_583_p2;
        icmp_ln86_1209_reg_1385 <= icmp_ln86_1209_fu_392_p2;
        icmp_ln86_1210_reg_1390 <= icmp_ln86_1210_fu_398_p2;
        icmp_ln86_1210_reg_1390_pp0_iter1_reg <= icmp_ln86_1210_reg_1390;
        icmp_ln86_1210_reg_1390_pp0_iter2_reg <= icmp_ln86_1210_reg_1390_pp0_iter1_reg;
        icmp_ln86_1211_reg_1396 <= icmp_ln86_1211_fu_404_p2;
        icmp_ln86_1212_reg_1402 <= icmp_ln86_1212_fu_410_p2;
        icmp_ln86_1212_reg_1402_pp0_iter1_reg <= icmp_ln86_1212_reg_1402;
        icmp_ln86_1213_reg_1408 <= icmp_ln86_1213_fu_416_p2;
        icmp_ln86_1213_reg_1408_pp0_iter1_reg <= icmp_ln86_1213_reg_1408;
        icmp_ln86_1213_reg_1408_pp0_iter2_reg <= icmp_ln86_1213_reg_1408_pp0_iter1_reg;
        icmp_ln86_1213_reg_1408_pp0_iter3_reg <= icmp_ln86_1213_reg_1408_pp0_iter2_reg;
        icmp_ln86_1214_reg_1414 <= icmp_ln86_1214_fu_422_p2;
        icmp_ln86_1214_reg_1414_pp0_iter1_reg <= icmp_ln86_1214_reg_1414;
        icmp_ln86_1214_reg_1414_pp0_iter2_reg <= icmp_ln86_1214_reg_1414_pp0_iter1_reg;
        icmp_ln86_1214_reg_1414_pp0_iter3_reg <= icmp_ln86_1214_reg_1414_pp0_iter2_reg;
        icmp_ln86_1215_reg_1420 <= icmp_ln86_1215_fu_428_p2;
        icmp_ln86_1216_reg_1426 <= icmp_ln86_1216_fu_434_p2;
        icmp_ln86_1216_reg_1426_pp0_iter1_reg <= icmp_ln86_1216_reg_1426;
        icmp_ln86_1217_reg_1432 <= icmp_ln86_1217_fu_440_p2;
        icmp_ln86_1217_reg_1432_pp0_iter1_reg <= icmp_ln86_1217_reg_1432;
        icmp_ln86_1217_reg_1432_pp0_iter2_reg <= icmp_ln86_1217_reg_1432_pp0_iter1_reg;
        icmp_ln86_1218_reg_1438 <= icmp_ln86_1218_fu_446_p2;
        icmp_ln86_1218_reg_1438_pp0_iter1_reg <= icmp_ln86_1218_reg_1438;
        icmp_ln86_1218_reg_1438_pp0_iter2_reg <= icmp_ln86_1218_reg_1438_pp0_iter1_reg;
        icmp_ln86_1218_reg_1438_pp0_iter3_reg <= icmp_ln86_1218_reg_1438_pp0_iter2_reg;
        icmp_ln86_1219_reg_1444 <= icmp_ln86_1219_fu_452_p2;
        icmp_ln86_1219_reg_1444_pp0_iter1_reg <= icmp_ln86_1219_reg_1444;
        icmp_ln86_1219_reg_1444_pp0_iter2_reg <= icmp_ln86_1219_reg_1444_pp0_iter1_reg;
        icmp_ln86_1219_reg_1444_pp0_iter3_reg <= icmp_ln86_1219_reg_1444_pp0_iter2_reg;
        icmp_ln86_1220_reg_1450 <= icmp_ln86_1220_fu_458_p2;
        icmp_ln86_1220_reg_1450_pp0_iter1_reg <= icmp_ln86_1220_reg_1450;
        icmp_ln86_1220_reg_1450_pp0_iter2_reg <= icmp_ln86_1220_reg_1450_pp0_iter1_reg;
        icmp_ln86_1220_reg_1450_pp0_iter3_reg <= icmp_ln86_1220_reg_1450_pp0_iter2_reg;
        icmp_ln86_1220_reg_1450_pp0_iter4_reg <= icmp_ln86_1220_reg_1450_pp0_iter3_reg;
        icmp_ln86_1221_reg_1456 <= icmp_ln86_1221_fu_464_p2;
        icmp_ln86_1221_reg_1456_pp0_iter1_reg <= icmp_ln86_1221_reg_1456;
        icmp_ln86_1221_reg_1456_pp0_iter2_reg <= icmp_ln86_1221_reg_1456_pp0_iter1_reg;
        icmp_ln86_1221_reg_1456_pp0_iter3_reg <= icmp_ln86_1221_reg_1456_pp0_iter2_reg;
        icmp_ln86_1221_reg_1456_pp0_iter4_reg <= icmp_ln86_1221_reg_1456_pp0_iter3_reg;
        icmp_ln86_1221_reg_1456_pp0_iter5_reg <= icmp_ln86_1221_reg_1456_pp0_iter4_reg;
        icmp_ln86_1222_reg_1462 <= icmp_ln86_1222_fu_470_p2;
        icmp_ln86_1222_reg_1462_pp0_iter1_reg <= icmp_ln86_1222_reg_1462;
        icmp_ln86_1222_reg_1462_pp0_iter2_reg <= icmp_ln86_1222_reg_1462_pp0_iter1_reg;
        icmp_ln86_1222_reg_1462_pp0_iter3_reg <= icmp_ln86_1222_reg_1462_pp0_iter2_reg;
        icmp_ln86_1222_reg_1462_pp0_iter4_reg <= icmp_ln86_1222_reg_1462_pp0_iter3_reg;
        icmp_ln86_1222_reg_1462_pp0_iter5_reg <= icmp_ln86_1222_reg_1462_pp0_iter4_reg;
        icmp_ln86_1222_reg_1462_pp0_iter6_reg <= icmp_ln86_1222_reg_1462_pp0_iter5_reg;
        icmp_ln86_1223_reg_1468 <= icmp_ln86_1223_fu_476_p2;
        icmp_ln86_1223_reg_1468_pp0_iter1_reg <= icmp_ln86_1223_reg_1468;
        icmp_ln86_1224_reg_1473 <= icmp_ln86_1224_fu_482_p2;
        icmp_ln86_1225_reg_1478 <= icmp_ln86_1225_fu_488_p2;
        icmp_ln86_1225_reg_1478_pp0_iter1_reg <= icmp_ln86_1225_reg_1478;
        icmp_ln86_1226_reg_1483 <= icmp_ln86_1226_fu_494_p2;
        icmp_ln86_1226_reg_1483_pp0_iter1_reg <= icmp_ln86_1226_reg_1483;
        icmp_ln86_1227_reg_1488 <= icmp_ln86_1227_fu_500_p2;
        icmp_ln86_1227_reg_1488_pp0_iter1_reg <= icmp_ln86_1227_reg_1488;
        icmp_ln86_1227_reg_1488_pp0_iter2_reg <= icmp_ln86_1227_reg_1488_pp0_iter1_reg;
        icmp_ln86_1228_reg_1493 <= icmp_ln86_1228_fu_506_p2;
        icmp_ln86_1228_reg_1493_pp0_iter1_reg <= icmp_ln86_1228_reg_1493;
        icmp_ln86_1228_reg_1493_pp0_iter2_reg <= icmp_ln86_1228_reg_1493_pp0_iter1_reg;
        icmp_ln86_1229_reg_1498 <= icmp_ln86_1229_fu_512_p2;
        icmp_ln86_1229_reg_1498_pp0_iter1_reg <= icmp_ln86_1229_reg_1498;
        icmp_ln86_1229_reg_1498_pp0_iter2_reg <= icmp_ln86_1229_reg_1498_pp0_iter1_reg;
        icmp_ln86_1230_reg_1503 <= icmp_ln86_1230_fu_518_p2;
        icmp_ln86_1230_reg_1503_pp0_iter1_reg <= icmp_ln86_1230_reg_1503;
        icmp_ln86_1230_reg_1503_pp0_iter2_reg <= icmp_ln86_1230_reg_1503_pp0_iter1_reg;
        icmp_ln86_1230_reg_1503_pp0_iter3_reg <= icmp_ln86_1230_reg_1503_pp0_iter2_reg;
        icmp_ln86_1231_reg_1508 <= icmp_ln86_1231_fu_524_p2;
        icmp_ln86_1231_reg_1508_pp0_iter1_reg <= icmp_ln86_1231_reg_1508;
        icmp_ln86_1231_reg_1508_pp0_iter2_reg <= icmp_ln86_1231_reg_1508_pp0_iter1_reg;
        icmp_ln86_1231_reg_1508_pp0_iter3_reg <= icmp_ln86_1231_reg_1508_pp0_iter2_reg;
        icmp_ln86_1232_reg_1513 <= icmp_ln86_1232_fu_530_p2;
        icmp_ln86_1232_reg_1513_pp0_iter1_reg <= icmp_ln86_1232_reg_1513;
        icmp_ln86_1232_reg_1513_pp0_iter2_reg <= icmp_ln86_1232_reg_1513_pp0_iter1_reg;
        icmp_ln86_1232_reg_1513_pp0_iter3_reg <= icmp_ln86_1232_reg_1513_pp0_iter2_reg;
        icmp_ln86_1233_reg_1518 <= icmp_ln86_1233_fu_536_p2;
        icmp_ln86_1233_reg_1518_pp0_iter1_reg <= icmp_ln86_1233_reg_1518;
        icmp_ln86_1233_reg_1518_pp0_iter2_reg <= icmp_ln86_1233_reg_1518_pp0_iter1_reg;
        icmp_ln86_1233_reg_1518_pp0_iter3_reg <= icmp_ln86_1233_reg_1518_pp0_iter2_reg;
        icmp_ln86_1233_reg_1518_pp0_iter4_reg <= icmp_ln86_1233_reg_1518_pp0_iter3_reg;
        icmp_ln86_1234_reg_1523 <= icmp_ln86_1234_fu_542_p2;
        icmp_ln86_1234_reg_1523_pp0_iter1_reg <= icmp_ln86_1234_reg_1523;
        icmp_ln86_1234_reg_1523_pp0_iter2_reg <= icmp_ln86_1234_reg_1523_pp0_iter1_reg;
        icmp_ln86_1234_reg_1523_pp0_iter3_reg <= icmp_ln86_1234_reg_1523_pp0_iter2_reg;
        icmp_ln86_1234_reg_1523_pp0_iter4_reg <= icmp_ln86_1234_reg_1523_pp0_iter3_reg;
        icmp_ln86_1235_reg_1528 <= icmp_ln86_1235_fu_548_p2;
        icmp_ln86_1235_reg_1528_pp0_iter1_reg <= icmp_ln86_1235_reg_1528;
        icmp_ln86_1235_reg_1528_pp0_iter2_reg <= icmp_ln86_1235_reg_1528_pp0_iter1_reg;
        icmp_ln86_1235_reg_1528_pp0_iter3_reg <= icmp_ln86_1235_reg_1528_pp0_iter2_reg;
        icmp_ln86_1235_reg_1528_pp0_iter4_reg <= icmp_ln86_1235_reg_1528_pp0_iter3_reg;
        icmp_ln86_1236_reg_1533 <= icmp_ln86_1236_fu_554_p2;
        icmp_ln86_1236_reg_1533_pp0_iter1_reg <= icmp_ln86_1236_reg_1533;
        icmp_ln86_1236_reg_1533_pp0_iter2_reg <= icmp_ln86_1236_reg_1533_pp0_iter1_reg;
        icmp_ln86_1236_reg_1533_pp0_iter3_reg <= icmp_ln86_1236_reg_1533_pp0_iter2_reg;
        icmp_ln86_1236_reg_1533_pp0_iter4_reg <= icmp_ln86_1236_reg_1533_pp0_iter3_reg;
        icmp_ln86_1236_reg_1533_pp0_iter5_reg <= icmp_ln86_1236_reg_1533_pp0_iter4_reg;
        icmp_ln86_1237_reg_1538 <= icmp_ln86_1237_fu_560_p2;
        icmp_ln86_1237_reg_1538_pp0_iter1_reg <= icmp_ln86_1237_reg_1538;
        icmp_ln86_1237_reg_1538_pp0_iter2_reg <= icmp_ln86_1237_reg_1538_pp0_iter1_reg;
        icmp_ln86_1237_reg_1538_pp0_iter3_reg <= icmp_ln86_1237_reg_1538_pp0_iter2_reg;
        icmp_ln86_1237_reg_1538_pp0_iter4_reg <= icmp_ln86_1237_reg_1538_pp0_iter3_reg;
        icmp_ln86_1237_reg_1538_pp0_iter5_reg <= icmp_ln86_1237_reg_1538_pp0_iter4_reg;
        icmp_ln86_1238_reg_1543 <= icmp_ln86_1238_fu_566_p2;
        icmp_ln86_1238_reg_1543_pp0_iter1_reg <= icmp_ln86_1238_reg_1543;
        icmp_ln86_1238_reg_1543_pp0_iter2_reg <= icmp_ln86_1238_reg_1543_pp0_iter1_reg;
        icmp_ln86_1238_reg_1543_pp0_iter3_reg <= icmp_ln86_1238_reg_1543_pp0_iter2_reg;
        icmp_ln86_1238_reg_1543_pp0_iter4_reg <= icmp_ln86_1238_reg_1543_pp0_iter3_reg;
        icmp_ln86_1238_reg_1543_pp0_iter5_reg <= icmp_ln86_1238_reg_1543_pp0_iter4_reg;
        icmp_ln86_1238_reg_1543_pp0_iter6_reg <= icmp_ln86_1238_reg_1543_pp0_iter5_reg;
        icmp_ln86_reg_1374 <= icmp_ln86_fu_386_p2;
        icmp_ln86_reg_1374_pp0_iter1_reg <= icmp_ln86_reg_1374;
        icmp_ln86_reg_1374_pp0_iter2_reg <= icmp_ln86_reg_1374_pp0_iter1_reg;
        icmp_ln86_reg_1374_pp0_iter3_reg <= icmp_ln86_reg_1374_pp0_iter2_reg;
        or_ln117_1073_reg_1621 <= or_ln117_1073_fu_766_p2;
        or_ln117_1077_reg_1651 <= or_ln117_1077_fu_873_p2;
        or_ln117_1082_reg_1684 <= or_ln117_1082_fu_1012_p2;
        or_ln117_1084_reg_1694 <= or_ln117_1084_fu_1032_p2;
        or_ln117_1086_reg_1700 <= or_ln117_1086_fu_1038_p2;
        or_ln117_1086_reg_1700_pp0_iter5_reg <= or_ln117_1086_reg_1700;
        or_ln117_1088_reg_1708 <= or_ln117_1088_fu_1114_p2;
        or_ln117_1092_reg_1718 <= or_ln117_1092_fu_1189_p2;
        or_ln117_reg_1588 <= or_ln117_fu_628_p2;
        select_ln117_1174_reg_1616 <= select_ln117_1174_fu_759_p3;
        select_ln117_1180_reg_1656 <= select_ln117_1180_fu_887_p3;
        select_ln117_1186_reg_1689 <= select_ln117_1186_fu_1024_p3;
        select_ln117_1192_reg_1713 <= select_ln117_1192_fu_1127_p3;
        select_ln117_1196_reg_1723 <= select_ln117_1196_fu_1203_p3;
        xor_ln104_reg_1593 <= xor_ln104_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1238_p65 = 'bx;

assign agg_result_fu_1238_p66 = ((or_ln117_1093_fu_1226_p2[0:0] == 1'b1) ? select_ln117_1196_reg_1723 : 5'd31);

assign and_ln102_1472_fu_771_p2 = (xor_ln104_reg_1593 & icmp_ln86_1210_reg_1390_pp0_iter2_reg);

assign and_ln102_1473_fu_588_p2 = (icmp_ln86_1211_reg_1396 & and_ln102_reg_1548);

assign and_ln102_1474_fu_639_p2 = (icmp_ln86_1212_reg_1402_pp0_iter1_reg & and_ln104_reg_1558);

assign and_ln102_1475_fu_785_p2 = (icmp_ln86_1213_reg_1408_pp0_iter2_reg & and_ln102_1472_fu_771_p2);

assign and_ln102_1476_fu_905_p2 = (icmp_ln86_1214_reg_1414_pp0_iter3_reg & and_ln104_218_reg_1633);

assign and_ln102_1477_fu_602_p2 = (icmp_ln86_1215_reg_1420 & and_ln102_1473_fu_588_p2);

assign and_ln102_1478_fu_612_p2 = (icmp_ln86_1216_reg_1426 & and_ln104_219_fu_597_p2);

assign and_ln102_1479_fu_658_p2 = (icmp_ln86_1217_reg_1432_pp0_iter1_reg & and_ln102_1474_fu_639_p2);

assign and_ln102_1480_fu_795_p2 = (icmp_ln86_1218_reg_1438_pp0_iter2_reg & and_ln104_220_reg_1605);

assign and_ln102_1481_fu_799_p2 = (icmp_ln86_1219_reg_1444_pp0_iter2_reg & and_ln102_1475_fu_785_p2);

assign and_ln102_1482_fu_929_p2 = (icmp_ln86_1220_reg_1450_pp0_iter3_reg & and_ln104_221_fu_900_p2);

assign and_ln102_1483_fu_1047_p2 = (icmp_ln86_1221_reg_1456_pp0_iter4_reg & and_ln102_1476_reg_1666);

assign and_ln102_1484_fu_1140_p2 = (icmp_ln86_1222_reg_1462_pp0_iter5_reg & and_ln104_222_reg_1673_pp0_iter5_reg);

assign and_ln102_1485_fu_663_p2 = (icmp_ln86_1223_reg_1468_pp0_iter1_reg & and_ln102_1477_reg_1576);

assign and_ln102_1486_fu_622_p2 = (and_ln102_1501_fu_617_p2 & and_ln102_1473_fu_588_p2);

assign and_ln102_1487_fu_667_p2 = (icmp_ln86_1225_reg_1478_pp0_iter1_reg & and_ln102_1478_reg_1582);

assign and_ln102_1488_fu_676_p2 = (and_ln104_219_reg_1571 & and_ln102_1502_fu_671_p2);

assign and_ln102_1489_fu_804_p2 = (icmp_ln86_1227_reg_1488_pp0_iter2_reg & and_ln102_1479_reg_1611);

assign and_ln102_1490_fu_813_p2 = (and_ln102_1503_fu_808_p2 & and_ln102_1474_reg_1599);

assign and_ln102_1491_fu_818_p2 = (icmp_ln86_1229_reg_1498_pp0_iter2_reg & and_ln102_1480_fu_795_p2);

assign and_ln102_1492_fu_939_p2 = (and_ln104_220_reg_1605_pp0_iter3_reg & and_ln102_1504_fu_934_p2);

assign and_ln102_1493_fu_944_p2 = (icmp_ln86_1231_reg_1508_pp0_iter3_reg & and_ln102_1481_reg_1645);

assign and_ln102_1494_fu_953_p2 = (and_ln102_1505_fu_948_p2 & and_ln102_1475_reg_1639);

assign and_ln102_1495_fu_1051_p2 = (icmp_ln86_1233_reg_1518_pp0_iter4_reg & and_ln102_1482_reg_1679);

assign and_ln102_1496_fu_1060_p2 = (and_ln104_221_reg_1661 & and_ln102_1506_fu_1055_p2);

assign and_ln102_1497_fu_1065_p2 = (icmp_ln86_1235_reg_1528_pp0_iter4_reg & and_ln102_1483_fu_1047_p2);

assign and_ln102_1498_fu_1149_p2 = (and_ln102_1507_fu_1144_p2 & and_ln102_1476_reg_1666_pp0_iter5_reg);

assign and_ln102_1499_fu_1154_p2 = (icmp_ln86_1237_reg_1538_pp0_iter5_reg & and_ln102_1484_fu_1140_p2);

assign and_ln102_1500_fu_1221_p2 = (and_ln104_222_reg_1673_pp0_iter6_reg & and_ln102_1508_fu_1216_p2);

assign and_ln102_1501_fu_617_p2 = (xor_ln104_578_fu_607_p2 & icmp_ln86_1224_reg_1473);

assign and_ln102_1502_fu_671_p2 = (xor_ln104_579_fu_653_p2 & icmp_ln86_1226_reg_1483_pp0_iter1_reg);

assign and_ln102_1503_fu_808_p2 = (xor_ln104_580_fu_790_p2 & icmp_ln86_1228_reg_1493_pp0_iter2_reg);

assign and_ln102_1504_fu_934_p2 = (xor_ln104_581_fu_919_p2 & icmp_ln86_1230_reg_1503_pp0_iter3_reg);

assign and_ln102_1505_fu_948_p2 = (xor_ln104_582_fu_924_p2 & icmp_ln86_1232_reg_1513_pp0_iter3_reg);

assign and_ln102_1506_fu_1055_p2 = (xor_ln104_583_fu_1042_p2 & icmp_ln86_1234_reg_1523_pp0_iter4_reg);

assign and_ln102_1507_fu_1144_p2 = (xor_ln104_584_fu_1135_p2 & icmp_ln86_1236_reg_1533_pp0_iter5_reg);

assign and_ln102_1508_fu_1216_p2 = (xor_ln104_585_fu_1211_p2 & icmp_ln86_1238_reg_1543_pp0_iter6_reg);

assign and_ln102_fu_572_p2 = (icmp_ln86_fu_386_p2 & icmp_ln86_1209_fu_392_p2);

assign and_ln104_218_fu_780_p2 = (xor_ln104_reg_1593 & xor_ln104_573_fu_775_p2);

assign and_ln104_219_fu_597_p2 = (xor_ln104_574_fu_592_p2 & and_ln102_reg_1548);

assign and_ln104_220_fu_648_p2 = (xor_ln104_575_fu_643_p2 & and_ln104_reg_1558);

assign and_ln104_221_fu_900_p2 = (xor_ln104_576_fu_895_p2 & and_ln102_1472_reg_1627);

assign and_ln104_222_fu_914_p2 = (xor_ln104_577_fu_909_p2 & and_ln104_218_reg_1633);

assign and_ln104_fu_583_p2 = (xor_ln104_572_fu_578_p2 & icmp_ln86_reg_1374);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1238_p67;

assign icmp_ln86_1209_fu_392_p2 = (($signed(p_read13_int_reg) < $signed(18'd89)) ? 1'b1 : 1'b0);

assign icmp_ln86_1210_fu_398_p2 = (($signed(p_read12_int_reg) < $signed(18'd449)) ? 1'b1 : 1'b0);

assign icmp_ln86_1211_fu_404_p2 = (($signed(p_read15_int_reg) < $signed(18'd45)) ? 1'b1 : 1'b0);

assign icmp_ln86_1212_fu_410_p2 = (($signed(p_read5_int_reg) < $signed(18'd674)) ? 1'b1 : 1'b0);

assign icmp_ln86_1213_fu_416_p2 = (($signed(p_read18_int_reg) < $signed(18'd95725)) ? 1'b1 : 1'b0);

assign icmp_ln86_1214_fu_422_p2 = (($signed(p_read6_int_reg) < $signed(18'd656)) ? 1'b1 : 1'b0);

assign icmp_ln86_1215_fu_428_p2 = (($signed(p_read2_int_reg) < $signed(18'd261605)) ? 1'b1 : 1'b0);

assign icmp_ln86_1216_fu_434_p2 = (($signed(p_read3_int_reg) < $signed(18'd86164)) ? 1'b1 : 1'b0);

assign icmp_ln86_1217_fu_440_p2 = (($signed(p_read9_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_1218_fu_446_p2 = (($signed(p_read17_int_reg) < $signed(18'd223)) ? 1'b1 : 1'b0);

assign icmp_ln86_1219_fu_452_p2 = (($signed(p_read18_int_reg) < $signed(18'd79656)) ? 1'b1 : 1'b0);

assign icmp_ln86_1220_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_1221_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd87)) ? 1'b1 : 1'b0);

assign icmp_ln86_1222_fu_470_p2 = (($signed(p_read13_int_reg) < $signed(18'd375)) ? 1'b1 : 1'b0);

assign icmp_ln86_1223_fu_476_p2 = (($signed(p_read4_int_reg) < $signed(18'd5643)) ? 1'b1 : 1'b0);

assign icmp_ln86_1224_fu_482_p2 = (($signed(p_read19_int_reg) < $signed(18'd75215)) ? 1'b1 : 1'b0);

assign icmp_ln86_1225_fu_488_p2 = (($signed(p_read16_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1226_fu_494_p2 = (($signed(p_read4_int_reg) < $signed(18'd7555)) ? 1'b1 : 1'b0);

assign icmp_ln86_1227_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd478)) ? 1'b1 : 1'b0);

assign icmp_ln86_1228_fu_506_p2 = (($signed(p_read13_int_reg) < $signed(18'd289)) ? 1'b1 : 1'b0);

assign icmp_ln86_1229_fu_512_p2 = (($signed(p_read17_int_reg) < $signed(18'd197)) ? 1'b1 : 1'b0);

assign icmp_ln86_1230_fu_518_p2 = (($signed(p_read1_int_reg) < $signed(18'd73323)) ? 1'b1 : 1'b0);

assign icmp_ln86_1231_fu_524_p2 = (($signed(p_read3_int_reg) < $signed(18'd82153)) ? 1'b1 : 1'b0);

assign icmp_ln86_1232_fu_530_p2 = (($signed(p_read18_int_reg) < $signed(18'd83594)) ? 1'b1 : 1'b0);

assign icmp_ln86_1233_fu_536_p2 = (($signed(p_read14_int_reg) < $signed(18'd57334)) ? 1'b1 : 1'b0);

assign icmp_ln86_1234_fu_542_p2 = (($signed(p_read7_int_reg) < $signed(18'd258918)) ? 1'b1 : 1'b0);

assign icmp_ln86_1235_fu_548_p2 = (($signed(p_read10_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1236_fu_554_p2 = (($signed(p_read2_int_reg) < $signed(18'd261857)) ? 1'b1 : 1'b0);

assign icmp_ln86_1237_fu_560_p2 = (($signed(p_read5_int_reg) < $signed(18'd841)) ? 1'b1 : 1'b0);

assign icmp_ln86_1238_fu_566_p2 = (($signed(p_read7_int_reg) < $signed(18'd259589)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_386_p2 = (($signed(p_read1_int_reg) < $signed(18'd155926)) ? 1'b1 : 1'b0);

assign or_ln117_1069_fu_709_p2 = (and_ln102_1487_fu_667_p2 | and_ln102_1473_reg_1564);

assign or_ln117_1070_fu_721_p2 = (and_ln102_1478_reg_1582 | and_ln102_1473_reg_1564);

assign or_ln117_1071_fu_733_p2 = (or_ln117_1070_fu_721_p2 | and_ln102_1488_fu_676_p2);

assign or_ln117_1072_fu_823_p2 = (and_ln102_reg_1548_pp0_iter2_reg | and_ln102_1489_fu_804_p2);

assign or_ln117_1073_fu_766_p2 = (and_ln102_reg_1548_pp0_iter1_reg | and_ln102_1479_fu_658_p2);

assign or_ln117_1074_fu_835_p2 = (or_ln117_1073_reg_1621 | and_ln102_1490_fu_813_p2);

assign or_ln117_1075_fu_847_p2 = (and_ln102_reg_1548_pp0_iter2_reg | and_ln102_1474_reg_1599);

assign or_ln117_1076_fu_859_p2 = (or_ln117_1075_fu_847_p2 | and_ln102_1491_fu_818_p2);

assign or_ln117_1077_fu_873_p2 = (or_ln117_1075_fu_847_p2 | and_ln102_1480_fu_795_p2);

assign or_ln117_1078_fu_958_p2 = (or_ln117_1077_reg_1651 | and_ln102_1492_fu_939_p2);

assign or_ln117_1079_fu_974_p2 = (icmp_ln86_reg_1374_pp0_iter3_reg | and_ln102_1493_fu_944_p2);

assign or_ln117_1080_fu_986_p2 = (icmp_ln86_reg_1374_pp0_iter3_reg | and_ln102_1481_reg_1645);

assign or_ln117_1081_fu_998_p2 = (or_ln117_1080_fu_986_p2 | and_ln102_1494_fu_953_p2);

assign or_ln117_1082_fu_1012_p2 = (icmp_ln86_reg_1374_pp0_iter3_reg | and_ln102_1475_reg_1639);

assign or_ln117_1083_fu_1070_p2 = (or_ln117_1082_reg_1684 | and_ln102_1495_fu_1051_p2);

assign or_ln117_1084_fu_1032_p2 = (or_ln117_1082_fu_1012_p2 | and_ln102_1482_fu_929_p2);

assign or_ln117_1085_fu_1082_p2 = (or_ln117_1084_reg_1694 | and_ln102_1496_fu_1060_p2);

assign or_ln117_1086_fu_1038_p2 = (icmp_ln86_reg_1374_pp0_iter3_reg | and_ln102_1472_reg_1627);

assign or_ln117_1087_fu_1102_p2 = (or_ln117_1086_reg_1700 | and_ln102_1497_fu_1065_p2);

assign or_ln117_1088_fu_1114_p2 = (or_ln117_1086_reg_1700 | and_ln102_1483_fu_1047_p2);

assign or_ln117_1089_fu_1159_p2 = (or_ln117_1088_reg_1708 | and_ln102_1498_fu_1149_p2);

assign or_ln117_1090_fu_1164_p2 = (or_ln117_1086_reg_1700_pp0_iter5_reg | and_ln102_1476_reg_1666_pp0_iter5_reg);

assign or_ln117_1091_fu_1175_p2 = (or_ln117_1090_fu_1164_p2 | and_ln102_1499_fu_1154_p2);

assign or_ln117_1092_fu_1189_p2 = (or_ln117_1090_fu_1164_p2 | and_ln102_1484_fu_1140_p2);

assign or_ln117_1093_fu_1226_p2 = (or_ln117_1092_reg_1718 | and_ln102_1500_fu_1221_p2);

assign or_ln117_fu_628_p2 = (and_ln102_1486_fu_622_p2 | and_ln102_1477_fu_602_p2);

assign select_ln117_1169_fu_698_p3 = ((or_ln117_reg_1588[0:0] == 1'b1) ? select_ln117_fu_691_p3 : 2'd3);

assign select_ln117_1170_fu_714_p3 = ((and_ln102_1473_reg_1564[0:0] == 1'b1) ? zext_ln117_127_fu_705_p1 : 3'd4);

assign select_ln117_1171_fu_725_p3 = ((or_ln117_1069_fu_709_p2[0:0] == 1'b1) ? select_ln117_1170_fu_714_p3 : 3'd5);

assign select_ln117_1172_fu_739_p3 = ((or_ln117_1070_fu_721_p2[0:0] == 1'b1) ? select_ln117_1171_fu_725_p3 : 3'd6);

assign select_ln117_1173_fu_747_p3 = ((or_ln117_1071_fu_733_p2[0:0] == 1'b1) ? select_ln117_1172_fu_739_p3 : 3'd7);

assign select_ln117_1174_fu_759_p3 = ((and_ln102_reg_1548_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_128_fu_755_p1 : 4'd8);

assign select_ln117_1175_fu_828_p3 = ((or_ln117_1072_fu_823_p2[0:0] == 1'b1) ? select_ln117_1174_reg_1616 : 4'd9);

assign select_ln117_1176_fu_840_p3 = ((or_ln117_1073_reg_1621[0:0] == 1'b1) ? select_ln117_1175_fu_828_p3 : 4'd10);

assign select_ln117_1177_fu_851_p3 = ((or_ln117_1074_fu_835_p2[0:0] == 1'b1) ? select_ln117_1176_fu_840_p3 : 4'd11);

assign select_ln117_1178_fu_865_p3 = ((or_ln117_1075_fu_847_p2[0:0] == 1'b1) ? select_ln117_1177_fu_851_p3 : 4'd12);

assign select_ln117_1179_fu_879_p3 = ((or_ln117_1076_fu_859_p2[0:0] == 1'b1) ? select_ln117_1178_fu_865_p3 : 4'd13);

assign select_ln117_1180_fu_887_p3 = ((or_ln117_1077_fu_873_p2[0:0] == 1'b1) ? select_ln117_1179_fu_879_p3 : 4'd14);

assign select_ln117_1181_fu_963_p3 = ((or_ln117_1078_fu_958_p2[0:0] == 1'b1) ? select_ln117_1180_reg_1656 : 4'd15);

assign select_ln117_1182_fu_979_p3 = ((icmp_ln86_reg_1374_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_129_fu_970_p1 : 5'd16);

assign select_ln117_1183_fu_990_p3 = ((or_ln117_1079_fu_974_p2[0:0] == 1'b1) ? select_ln117_1182_fu_979_p3 : 5'd17);

assign select_ln117_1184_fu_1004_p3 = ((or_ln117_1080_fu_986_p2[0:0] == 1'b1) ? select_ln117_1183_fu_990_p3 : 5'd18);

assign select_ln117_1185_fu_1016_p3 = ((or_ln117_1081_fu_998_p2[0:0] == 1'b1) ? select_ln117_1184_fu_1004_p3 : 5'd19);

assign select_ln117_1186_fu_1024_p3 = ((or_ln117_1082_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1185_fu_1016_p3 : 5'd20);

assign select_ln117_1187_fu_1075_p3 = ((or_ln117_1083_fu_1070_p2[0:0] == 1'b1) ? select_ln117_1186_reg_1689 : 5'd21);

assign select_ln117_1188_fu_1087_p3 = ((or_ln117_1084_reg_1694[0:0] == 1'b1) ? select_ln117_1187_fu_1075_p3 : 5'd22);

assign select_ln117_1189_fu_1094_p3 = ((or_ln117_1085_fu_1082_p2[0:0] == 1'b1) ? select_ln117_1188_fu_1087_p3 : 5'd23);

assign select_ln117_1190_fu_1107_p3 = ((or_ln117_1086_reg_1700[0:0] == 1'b1) ? select_ln117_1189_fu_1094_p3 : 5'd24);

assign select_ln117_1191_fu_1119_p3 = ((or_ln117_1087_fu_1102_p2[0:0] == 1'b1) ? select_ln117_1190_fu_1107_p3 : 5'd25);

assign select_ln117_1192_fu_1127_p3 = ((or_ln117_1088_fu_1114_p2[0:0] == 1'b1) ? select_ln117_1191_fu_1119_p3 : 5'd26);

assign select_ln117_1193_fu_1168_p3 = ((or_ln117_1089_fu_1159_p2[0:0] == 1'b1) ? select_ln117_1192_reg_1713 : 5'd27);

assign select_ln117_1194_fu_1181_p3 = ((or_ln117_1090_fu_1164_p2[0:0] == 1'b1) ? select_ln117_1193_fu_1168_p3 : 5'd28);

assign select_ln117_1195_fu_1195_p3 = ((or_ln117_1091_fu_1175_p2[0:0] == 1'b1) ? select_ln117_1194_fu_1181_p3 : 5'd29);

assign select_ln117_1196_fu_1203_p3 = ((or_ln117_1092_fu_1189_p2[0:0] == 1'b1) ? select_ln117_1195_fu_1195_p3 : 5'd30);

assign select_ln117_fu_691_p3 = ((and_ln102_1477_reg_1576[0:0] == 1'b1) ? zext_ln117_fu_687_p1 : 2'd2);

assign xor_ln104_572_fu_578_p2 = (icmp_ln86_1209_reg_1385 ^ 1'd1);

assign xor_ln104_573_fu_775_p2 = (icmp_ln86_1210_reg_1390_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_574_fu_592_p2 = (icmp_ln86_1211_reg_1396 ^ 1'd1);

assign xor_ln104_575_fu_643_p2 = (icmp_ln86_1212_reg_1402_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_576_fu_895_p2 = (icmp_ln86_1213_reg_1408_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_577_fu_909_p2 = (icmp_ln86_1214_reg_1414_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_578_fu_607_p2 = (icmp_ln86_1215_reg_1420 ^ 1'd1);

assign xor_ln104_579_fu_653_p2 = (icmp_ln86_1216_reg_1426_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_580_fu_790_p2 = (icmp_ln86_1217_reg_1432_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_581_fu_919_p2 = (icmp_ln86_1218_reg_1438_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_582_fu_924_p2 = (icmp_ln86_1219_reg_1444_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_583_fu_1042_p2 = (icmp_ln86_1220_reg_1450_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_584_fu_1135_p2 = (icmp_ln86_1221_reg_1456_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_585_fu_1211_p2 = (icmp_ln86_1222_reg_1462_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_634_p2 = (icmp_ln86_reg_1374_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_681_p2 = (1'd1 ^ and_ln102_1485_fu_663_p2);

assign zext_ln117_127_fu_705_p1 = select_ln117_1169_fu_698_p3;

assign zext_ln117_128_fu_755_p1 = select_ln117_1173_fu_747_p3;

assign zext_ln117_129_fu_970_p1 = select_ln117_1181_fu_963_p3;

assign zext_ln117_fu_687_p1 = xor_ln117_fu_681_p2;

endmodule //conifer_jettag_accelerator_decision_function_57
