INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_2_1_bh_no_0011/mux_2_1_bh_no_0011.srcs/sources_1/new/mux_2_1_bh_no_0011.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_bh_no_0011
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_2_1_bh_no_0011/mux_2_1_bh_no_0011.srcs/sim_1/new/mux_2_1_bh_tb_no_0011.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_bh_tb_no_0011
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/mux_2_1_bh_no_0011/mux_2_1_bh_no_0011.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
