// Seed: 1200265721
module module_0 (
    inout wor id_0,
    output wor id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6
    , id_26,
    output tri1 id_7
    , id_27,
    output wand id_8,
    output tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    output uwire id_17,
    input wire id_18,
    input wire id_19,
    input wand id_20,
    input uwire id_21,
    input wire id_22,
    input tri1 id_23,
    input wor id_24
);
  assign {~id_3, (1), 1, 1} = id_21;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5 id_11,
    input tri1 id_6,
    input tri1 id_7,
    output wand id_8,
    input uwire id_9
);
  assign id_8 = 1 ? {id_9 == id_8++{id_9}} : id_4;
  and (id_5, id_11, id_4, id_9, id_3, id_2, id_1);
  assign id_5 = 1'b0;
  assign id_0 = id_3;
  module_0(
      id_11,
      id_8,
      id_0,
      id_9,
      id_8,
      id_1,
      id_11,
      id_8,
      id_0,
      id_11,
      id_11,
      id_8,
      id_6,
      id_0,
      id_4,
      id_9,
      id_11,
      id_8,
      id_4,
      id_3,
      id_11,
      id_9,
      id_9,
      id_3,
      id_6
  );
  assign id_5 = 1 ? 1 : (id_3);
  wire id_12;
endmodule
