10BASE-T/100BASE-TX PHY with RMII Support, 25 MHz input clock/50 MHz output, QFN-24
ETH PHY RMII
http://ww1.microchip.com/downloads/en/DeviceDoc/00002199A.pdf


	         +-----------+
	 VDD_1.2 |[ 1]   [25]| GND
	VDDA_3.3 |[ 2]   [24]| ~{RST}
	     RXM |[ 3]   [23]| LED0/ANEN_SPEED
	     RXP |[ 4]   [22]| GND
	     TXM |[ 5]   [21]| TXD1
	     TXP |[ 6]   [20]| TXD0
	      XO |[ 7]   [19]| TXEN
	      XI |[ 8]   [18]| INTRP
	    REXT |[ 9]   [17]| RXER
	    MDIO |[10]   [16]| REF_CLK
	     MDC |[11]   [15]| CRS_DV/PHYAD[1:0]
	    RXD1 |[12]   [14]| VDDIO
	         +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/Interface_Ethernet.kicad_sym