{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570567098885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570567098885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 14:38:18 2019 " "Processing started: Tue Oct 08 14:38:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570567098885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1570567098885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer30s -c timer30s --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer30s -c timer30s --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1570567098885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1570567099525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1570567099525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer30 " "Found entity 1: timer30" {  } { { "timer30.sv" "" { Text "C:/Users/Gaby/Desktop/timer30s/timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570567111275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570567111275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_timer30 " "Found entity 1: tb_timer30" {  } { { "tb_timer30.sv" "" { Text "C:/Users/Gaby/Desktop/timer30s/tb_timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570567111275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1570567111275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_timer30 " "Elaborating entity \"tb_timer30\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1570567111315 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_timer30.sv(9) " "Verilog HDL warning at tb_timer30.sv(9): assignments to clk create a combinational loop" {  } { { "tb_timer30.sv" "" { Text "C:/Users/Gaby/Desktop/timer30s/tb_timer30.sv" 9 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1570567111315 "|tb_timer30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer30 timer30:timer " "Elaborating entity \"timer30\" for hierarchy \"timer30:timer\"" {  } { { "tb_timer30.sv" "timer" { Text "C:/Users/Gaby/Desktop/timer30s/tb_timer30.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1570567111315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 timer30.sv(19) " "Verilog HDL assignment warning at timer30.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "timer30.sv" "" { Text "C:/Users/Gaby/Desktop/timer30s/timer30.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570567111315 "|timer30"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "timer30.sv(25) " "Verilog HDL warning at timer30.sv(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "timer30.sv" "" { Text "C:/Users/Gaby/Desktop/timer30s/timer30.sv" 25 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1570567111315 "|timer30"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_timer30.sv" "clk" { Text "C:/Users/Gaby/Desktop/timer30s/tb_timer30.sv" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570567111325 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1570567111325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570567111355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 14:38:31 2019 " "Processing ended: Tue Oct 08 14:38:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570567111355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570567111355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570567111355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1570567111355 ""}
