set_max_delay 4.0 -rise -from [get_ports clk*] -rise_from and1 -fall_from [get_ports clk2] -rise_through * -fall_through xor1 -to port* -rise_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
