Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  3 19:13:56 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_ip_test_timing_summary_routed.rpt -pb uart_ip_test_timing_summary_routed.pb -rpx uart_ip_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_ip_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  175         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (175)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (175)
--------------------------
 There are 163 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  366          inf        0.000                      0                  366           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           366 Endpoints
Min Delay           366 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core/uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 3.987ns (55.101%)  route 3.249ns (44.899%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE                         0.000     0.000 r  uart_core/uart_tx/TxD_ser_reg/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_core/uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           3.249     3.705    TX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.235 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.235    TX
    W16                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.941ns (57.006%)  route 2.973ns (42.994%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=1, routed)           2.973     3.429    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.914 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.914    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 3.966ns (57.996%)  route 2.872ns (42.004%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]/Q
                         net (fo=1, routed)           2.872     3.328    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.838 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.838    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mode_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 1.815ns (31.194%)  route 4.003ns (68.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=62, routed)          3.311     4.878    uart_core/uart_rx/rst_IBUF
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.002 r  uart_core/uart_rx/mode[1]_i_6/O
                         net (fo=2, routed)           0.692     5.694    uart_core/uart_rx/mode[1]_i_6_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.124     5.818 r  uart_core/uart_rx/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     5.818    uart_core_n_4
    SLICE_X38Y57         FDRE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mode_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 1.815ns (31.301%)  route 3.983ns (68.699%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=62, routed)          3.311     4.878    uart_core/uart_rx/rst_IBUF
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.002 r  uart_core/uart_rx/mode[1]_i_6/O
                         net (fo=2, routed)           0.672     5.674    uart_core/uart_rx/mode[1]_i_6_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124     5.798 r  uart_core/uart_rx/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uart_core_n_3
    SLICE_X38Y57         FDRE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pace_cnt_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 1.691ns (29.286%)  route 4.083ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=62, routed)          3.132     4.699    rst_IBUF
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     4.823 r  pace_cnt[0]_i_1/O
                         net (fo=14, routed)          0.951     5.774    pace_cnt[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  pace_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pace_cnt_reg[13]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 1.691ns (29.286%)  route 4.083ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=62, routed)          3.132     4.699    rst_IBUF
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     4.823 r  pace_cnt[0]_i_1/O
                         net (fo=14, routed)          0.951     5.774    pace_cnt[0]_i_1_n_0
    SLICE_X40Y60         FDSE                                         r  pace_cnt_reg[13]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.987ns (70.442%)  route 1.673ns (29.558%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=1, routed)           1.673     2.129    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.660 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.660    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pace_cnt_reg[10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 1.691ns (30.005%)  route 3.945ns (69.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=62, routed)          3.132     4.699    rst_IBUF
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     4.823 r  pace_cnt[0]_i_1/O
                         net (fo=14, routed)          0.813     5.636    pace_cnt[0]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  pace_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pace_cnt_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 1.691ns (30.005%)  route 3.945ns (69.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=62, routed)          3.132     4.699    rst_IBUF
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     4.823 r  pace_cnt[0]_i_1/O
                         net (fo=14, routed)          0.813     5.636    pace_cnt[0]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  pace_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[2]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.077     0.218    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X36Y59         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE                         0.000     0.000 r  counter_led_reg[0]/C
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_led_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    counter_led[0]
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE                         0.000     0.000 r  counter_led_reg[1]/C
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_led_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    counter_led[1]
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[10]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.065     0.206    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X37Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  uart_core/uart_rx/ready_i_1/O
                         net (fo=1, routed)           0.000     0.251    uart_core/uart_rx/ready_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  uart_core/uart_rx/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_tx/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (48.961%)  route 0.133ns (51.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE                         0.000     0.000 r  uart_core/uart_tx/FSM_onehot_state_reg[2]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_core/uart_tx/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.133     0.261    uart_core/uart_tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y53         FDRE                                         r  uart_core/uart_tx/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[7]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.077     0.218    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[7]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.263 r  uart_core/uart_rx/data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.263    uart_core/uart_rx/data[5]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  uart_core/uart_rx/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/C
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.125     0.266    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X36Y59         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  bin/count_reg[2]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bin/count_reg[2]/Q
                         net (fo=3, routed)           0.060     0.224    one/Q[2]
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.269 r  one/counter_led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    one_n_1
    SLICE_X43Y54         FDCE                                         r  counter_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core/uart_rx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_core/uart_rx/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.937%)  route 0.136ns (49.063%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  uart_core/uart_rx/FSM_onehot_state_reg[4]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_core/uart_rx/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.136     0.277    uart_core/uart_rx/FSM_onehot_state_reg_n_0_[4]
    SLICE_X36Y58         FDRE                                         r  uart_core/uart_rx/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/btn_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db/btn_state_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  db/btn_state_reg/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  db/btn_state_reg/Q
                         net (fo=4, routed)           0.139     0.280    db/btn_state_reg_n_0
    SLICE_X43Y57         FDRE                                         r  db/btn_state_d_reg/D
  -------------------------------------------------------------------    -------------------





