============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 23 2026  01:46:00 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (680 ps) Late External Delay Assertion at pin p_read_empty
           View: analysis_view_0p81v_125c_capwst_slowest
          Group: read_clk
     Startpoint: (R) sync_write_to_read/r_ff2_reg[4]/CP
          Clock: (R) read_clk
       Endpoint: (R) p_read_empty
          Clock: (R) read_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     680                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_line_33_31_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  sync_write_to_read/r_ff2_reg[4]/CP -       -      R     (arrival)            19    -     0     0       0    (-,-) 
  sync_write_to_read/r_ff2_reg[4]/Q  -       CP->Q  R     DFCNQD1BWP30P140      2  2.3    19    59      59    (-,-) 
  g9349__8428/ZN                     -       A2->ZN R     XNR2UD1BWP30P140      4  4.5    80    60     119    (-,-) 
  g9305__5115/Z                      -       A1->Z  R     XOR2UD1BWP30P140      2  2.6    47    37     156    (-,-) 
  g9883/ZN                           -       A4->ZN F     XNR4D1BWP30P140       1  1.2    25    66     221    (-,-) 
  g9042__5526/ZN                     -       A2->ZN R     NR4D0BWP30P140        1  1.3    42    36     257    (-,-) 
  g8977__1666/Z                      -       B->Z   R     OA211D1BWP30P140      2  5.6    39    63     320    (-,-) 
  p_read_empty                       <<<     -      R     (port)                -    -     -     0     320    (-,-) 
#-------------------------------------------------------------------------------------------------------------------


