// Seed: 386161921
module module_0 #(
    parameter id_2 = 32'd67
);
  wire  id_1;
  logic _id_2;
  ;
  wire id_3[id_2 : ""];
  parameter id_4 = 1'd0;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    input uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 _id_3,
    input supply0 id_4,
    output tri id_5,
    output wand id_6,
    output uwire id_7
);
  tri id_9 = 1'b0;
  logic [7:0][-1 : id_3] id_10 = id_2;
  assign id_1 = id_10;
  always $unsigned(33);
  ;
  assign id_6 = 1'd0;
  module_0 modCall_1 ();
  supply0 [1  +  -1 : 1] id_11 = id_3 | 1, id_12 = 1, id_13 = id_10[{id_3{1}}];
endmodule
