OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/ram/runs/first_turn/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/arham/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dff_ram_8x72
Die area:                 ( 0 0 ) ( 258430 269150 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     7812
Number of terminals:      151
Number of snets:          2
Number of nets:           3768

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 112.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 136871.
[INFO DRT-0033] mcon shape region query size = 101228.
[INFO DRT-0033] met1 shape region query size = 22060.
[INFO DRT-0033] via shape region query size = 910.
[INFO DRT-0033] met2 shape region query size = 617.
[INFO DRT-0033] via2 shape region query size = 728.
[INFO DRT-0033] met3 shape region query size = 624.
[INFO DRT-0033] via3 shape region query size = 728.
[INFO DRT-0033] met4 shape region query size = 198.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 309 pins.
[INFO DRT-0081]   Complete 94 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1919 groups.
#scanned instances     = 7812
#unique  instances     = 112
#stdCellGenAp          = 2345
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1706
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 10786
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:21, memory = 137.40 (MB), peak = 139.27 (MB)

Number of guides:     24960

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 39 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8871.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6716.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3562.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 246.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 47.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12480 vertical wires in 1 frboxes and 6962 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1137 vertical wires in 1 frboxes and 2074 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 178.02 (MB), peak = 178.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.02 (MB), peak = 178.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 239.79 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 324.82 (MB).
    Completing 30% with 299 violations.
    elapsed time = 00:00:10, memory = 280.02 (MB).
    Completing 40% with 299 violations.
    elapsed time = 00:00:15, memory = 301.82 (MB).
    Completing 50% with 299 violations.
    elapsed time = 00:00:18, memory = 331.07 (MB).
    Completing 60% with 660 violations.
    elapsed time = 00:00:23, memory = 312.69 (MB).
    Completing 70% with 660 violations.
    elapsed time = 00:00:26, memory = 313.56 (MB).
    Completing 80% with 928 violations.
    elapsed time = 00:00:29, memory = 299.85 (MB).
    Completing 90% with 928 violations.
    elapsed time = 00:00:35, memory = 316.44 (MB).
    Completing 100% with 1213 violations.
    elapsed time = 00:00:36, memory = 251.77 (MB).
[INFO DRT-0199]   Number of violations = 2037.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing       27      0    202      0     68     12      0
NS Metal             2      0      0      0      0      0      0
Recheck              0      0    586      0    222     14      2
Short                0      0    807      2     92      0      0
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:36, memory = 533.40 (MB), peak = 533.40 (MB)
Total wire length = 93632 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44596 um.
Total wire length on LAYER met2 = 43254 um.
Total wire length on LAYER met3 = 4254 um.
Total wire length on LAYER met4 = 1526 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22496.
Up-via summary (total 22496):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11265
           met2      359
           met3       76
           met4        0
------------------------
                   22496


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2037 violations.
    elapsed time = 00:00:01, memory = 572.27 (MB).
    Completing 20% with 2037 violations.
    elapsed time = 00:00:06, memory = 622.02 (MB).
    Completing 30% with 1572 violations.
    elapsed time = 00:00:08, memory = 547.18 (MB).
    Completing 40% with 1572 violations.
    elapsed time = 00:00:12, memory = 581.05 (MB).
    Completing 50% with 1572 violations.
    elapsed time = 00:00:15, memory = 602.30 (MB).
    Completing 60% with 1230 violations.
    elapsed time = 00:00:18, memory = 571.65 (MB).
    Completing 70% with 1230 violations.
    elapsed time = 00:00:22, memory = 591.65 (MB).
    Completing 80% with 917 violations.
    elapsed time = 00:00:24, memory = 572.79 (MB).
    Completing 90% with 917 violations.
    elapsed time = 00:00:29, memory = 598.79 (MB).
    Completing 100% with 514 violations.
    elapsed time = 00:00:30, memory = 579.54 (MB).
[INFO DRT-0199]   Number of violations = 514.
Viol/Layer        met1   met2
Metal Spacing       78     44
Short              364     28
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:30, memory = 579.66 (MB), peak = 622.02 (MB)
Total wire length = 92878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44312 um.
Total wire length on LAYER met2 = 42724 um.
Total wire length on LAYER met3 = 4331 um.
Total wire length on LAYER met4 = 1509 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22487.
Up-via summary (total 22487):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11217
           met2      395
           met3       79
           met4        0
------------------------
                   22487


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 514 violations.
    elapsed time = 00:00:00, memory = 579.66 (MB).
    Completing 20% with 514 violations.
    elapsed time = 00:00:03, memory = 588.89 (MB).
    Completing 30% with 555 violations.
    elapsed time = 00:00:07, memory = 527.11 (MB).
    Completing 40% with 555 violations.
    elapsed time = 00:00:09, memory = 568.99 (MB).
    Completing 50% with 555 violations.
    elapsed time = 00:00:15, memory = 596.68 (MB).
    Completing 60% with 522 violations.
    elapsed time = 00:00:17, memory = 587.59 (MB).
    Completing 70% with 522 violations.
    elapsed time = 00:00:21, memory = 599.59 (MB).
    Completing 80% with 506 violations.
    elapsed time = 00:00:23, memory = 562.89 (MB).
    Completing 90% with 506 violations.
    elapsed time = 00:00:28, memory = 593.39 (MB).
    Completing 100% with 520 violations.
    elapsed time = 00:00:30, memory = 526.15 (MB).
[INFO DRT-0199]   Number of violations = 520.
Viol/Layer        met1   met2
Metal Spacing       82     34
Short              384     20
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:30, memory = 539.40 (MB), peak = 622.02 (MB)
Total wire length = 92423 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43978 um.
Total wire length on LAYER met2 = 42549 um.
Total wire length on LAYER met3 = 4382 um.
Total wire length on LAYER met4 = 1512 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22295.
Up-via summary (total 22295):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11020
           met2      404
           met3       75
           met4        0
------------------------
                   22295


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 520 violations.
    elapsed time = 00:00:02, memory = 607.03 (MB).
    Completing 20% with 520 violations.
    elapsed time = 00:00:05, memory = 644.03 (MB).
    Completing 30% with 362 violations.
    elapsed time = 00:00:06, memory = 567.41 (MB).
    Completing 40% with 362 violations.
    elapsed time = 00:00:09, memory = 604.88 (MB).
    Completing 50% with 362 violations.
    elapsed time = 00:00:09, memory = 605.25 (MB).
    Completing 60% with 249 violations.
    elapsed time = 00:00:13, memory = 619.55 (MB).
    Completing 70% with 249 violations.
    elapsed time = 00:00:14, memory = 621.55 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:00:16, memory = 574.54 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:00:17, memory = 606.29 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:20, memory = 532.09 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        5      0
Recheck              9      2
Short                7      0
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:20, memory = 533.59 (MB), peak = 644.03 (MB)
Total wire length = 92385 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42102 um.
Total wire length on LAYER met2 = 42577 um.
Total wire length on LAYER met3 = 6160 um.
Total wire length on LAYER met4 = 1544 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22633.
Up-via summary (total 22633):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11167
           met2      590
           met3       80
           met4        0
------------------------
                   22633


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 533.59 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 533.59 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 533.59 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 533.59 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 533.59 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 576.71 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 576.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 533.01 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 533.01 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 533.01 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 533.01 (MB), peak = 644.03 (MB)
Total wire length = 92373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42079 um.
Total wire length on LAYER met2 = 42551 um.
Total wire length on LAYER met3 = 6178 um.
Total wire length on LAYER met4 = 1564 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22635.
Up-via summary (total 22635):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11165
           met2      592
           met3       82
           met4        0
------------------------
                   22635


[INFO DRT-0198] Complete detail routing.
Total wire length = 92373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 42079 um.
Total wire length on LAYER met2 = 42551 um.
Total wire length on LAYER met3 = 6178 um.
Total wire length on LAYER met4 = 1564 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22635.
Up-via summary (total 22635):.

------------------------
 FR_MASTERSLICE        0
            li1    10796
           met1    11165
           met2      592
           met3       82
           met4        0
------------------------
                   22635


[INFO DRT-0267] cpu time = 00:03:44, elapsed time = 00:01:59, memory = 533.01 (MB), peak = 644.03 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ram/runs/first_turn/results/routing/dff_ram_8x72.odb'…
Writing netlist to '/openlane/designs/ram/runs/first_turn/results/routing/dff_ram_8x72.nl.v'…
Writing powered netlist to '/openlane/designs/ram/runs/first_turn/results/routing/dff_ram_8x72.pnl.v'…
Writing layout to '/openlane/designs/ram/runs/first_turn/results/routing/dff_ram_8x72.def'…
