/* file: subgraph_dense_default_impl.i */
/*******************************************************************************
* Copyright 2014-2016 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/

/*
//++
//  Implementation of subgraphs
//  kernel implementation used by all of the modes (Batch, Distri, etc.)
//--
*/

#ifndef __SUBGRAPH_UTILS_IMPL_I__
#define __SUBGRAPH_UTILS_IMPL_I__

#include <algorithm>
#include <math.h>       
#include <cstdlib> 
#include <iostream>
#include <time.h>

#include "service_blas.h"
#include "service_lapack.h"
#include "service_memory.h"
#include "service_math.h"
#include "service_defines.h"
#include "service_micro_table.h"
#include "service_numeric_table.h"

#include "threading.h"
#include "tbb/tick_count.h"
#include "task_scheduler_init.h"
#include "blocked_range.h"
#include "parallel_for.h"
#include "queuing_mutex.h"

using namespace tbb;
using namespace daal::internal;
using namespace daal::services::internal;

namespace daal
{
namespace algorithms
{
namespace subgraph
{
namespace internal
{

// template<typename interm, CpuType cpu>
// void updateMF(interm *WMat,interm *HMat, interm* workV, const int idx, const long dim_r, const interm rate, const interm lambda);
//
// template<typename interm, CpuType cpu>
// void updateMF_explicit(interm *WMat,interm *HMat, interm* workV, int idx, const long dim_r, const interm rate, const interm lambda);
//
// template<typename interm, CpuType cpu>
// void computeRMSE(interm *WMat,interm *HMat, interm* testV, interm* testRMSE, int idx, const long dim_r);
//
// template<typename interm, CpuType cpu>
// void computeRMSE_explicit(interm *WMat,interm *HMat, interm* testV, interm* testRMSE, int idx, const long dim_r);

// CPU intrinsics for Intel Compiler only
#if defined (__INTEL_COMPILER) && defined(__linux__) && defined(__x86_64__)
    #include <immintrin.h>
#endif

// template<typename interm, CpuType cpu>
// MFSGDTBB<interm, cpu>::MFSGDTBB(
//         interm* mtWDataTable,
//         interm* mtHDataTable,
//         int* workWPos,
//         int* workHPos,
//         interm *workV,
//         const long Dim,
//         const interm learningRate,
//         const interm lambda,
//         currentMutex_t* mutex_w,
//         currentMutex_t* mutex_h,
//         const int Avx_explicit,
//         const int step,
//         const int dim_train
//
// )


/* AVX optimization via template specialization (Intel compiler only) */
#if defined (__INTEL_COMPILER) && defined(__linux__) && defined(__x86_64__) && ( __CPUID__(DAAL_CPU) == __avx__ )
    #include "subgraph_default_impl_avx.i"
#endif

/* AVX512-MIC optimization via template specialization (Intel compiler only) */
#if defined (__INTEL_COMPILER) && defined(__linux__) && defined(__x86_64__) && ( __CPUID__(DAAL_CPU) == __avx512_mic__ )
    #include "subgraph_default_impl_avx512_mic.i"
#endif



} // namespace daal::internal
}
}
} // namespace daal

#endif
