#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 23 13:39:32 2024
# Process ID: 272260
# Current directory: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1
# Command line: vivado -log ariane_xilinx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ariane_xilinx.tcl
# Log file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/ariane_xilinx.vds
# Journal file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ariane_xilinx.tcl -notrace
Command: synth_design -top ariane_xilinx -part xc7k325tffg900-2 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 272535 
WARNING: [Synth 8-2507] parameter declaration becomes local in miss_handler with formal parameter declaration list [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/miss_handler.sv:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in rgmii_lfsr with formal parameter declaration list [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/fpga/tc_sram_xilinx.sv:165]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.805 ; gain = 215.562 ; free physical = 4364 ; free virtual = 7625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane_xilinx.sv:14]
	Parameter NumWords bound to: 3145728 - type: integer 
	Parameter NBSlave bound to: 2 - type: integer 
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidthMaster bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 2 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 10 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b1111111111 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 64 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'bootrom_64' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
	Parameter RomSize bound to: 32'sb00000000000000000000001101111111 
INFO: [Synth 8-6155] done synthesizing module 'bootrom_64' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/bootrom/bootrom_64.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
	Parameter NumRegs bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (2#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (3#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar_intf' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_xbar.sv:242]
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_xbar.sv:18]
	Parameter Cfg[NoSlvPorts] bound to: 2 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 10 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 1 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1111111111 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 64 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 10 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 10 - type: integer 
	Parameter NoRules bound to: 10 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (4#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000100 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:576]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (5#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (6#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:576]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (7#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (8#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (9#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (9#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (9#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (10#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (11#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (12#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_demux.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_atop_filter.sv:118]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_atop_filter.sv:268]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (12#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (13#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (14#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (15#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_atop_filter.sv:37]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (15#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (15#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (15#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (15#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (16#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (17#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_err_slv.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_mux.sv:27]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 2 - type: integer 
	Parameter MaxWTrans bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b1 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b1 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000001 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_id_prepend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized7' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (18#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (19#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_mux.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (20#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_xbar.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar_intf' (21#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi/src/axi_xbar.sv:242]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_inverter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_inverter' (22#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/rtl/tc_clk.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (23#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/deprecated/cluster_clk_cells.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_mux2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_mux2' (24#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/rtl/tc_clk.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (25#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/tech_cells_generic/src/deprecated/pulp_clk_cells.sv:66]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (26#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:36]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:37]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src' (27#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:133]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:133]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst' (28#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase' (29#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src__parameterized0' (29#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:68]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst__parameterized0' (29#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase__parameterized0' (29#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cdc_2phase.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (30#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (31#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:360]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (31#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (31#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (32#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:72]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (33#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000001000000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000100 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (34#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:351]
WARNING: [Synth 8-6014] Unused sequential element word_enable32_q_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (35#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (36#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi2mem' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter LOG_NR_BYTES bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:122]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:289]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem' (37#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_adapter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:19]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter CRITICAL_WORD_FIRST bound to: 1'b0 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter CACHELINE_BYTE_OFFSET bound to: 32'b00000000000000000000000000001000 
	Parameter BURST_SIZE bound to: 0 - type: integer 
	Parameter ADDR_INDEX bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:419]
WARNING: [Synth 8-2898] ignoring assertion [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:160]
WARNING: [Synth 8-2898] ignoring assertion [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:188]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:419]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (38#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_adapter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:16]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cva6.sv:26]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/frontend.sv:18]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_scan' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'instr_scan' (39#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_scan.sv:18]
INFO: [Synth 8-6157] synthesizing module 'instr_realign' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'instr_realign' (40#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/instr_realign.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/frontend.sv:179]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/frontend.sv:179]
INFO: [Synth 8-6157] synthesizing module 'ras' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/ras.sv:17]
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-5858] RAM stack_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM stack_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ras' (41#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/ras.sv:17]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/btb.sv:17]
	Parameter NR_ENTRIES bound to: 32 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 16 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter ROW_INDEX_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 6 - type: integer 
	Parameter ANTIALIAS_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/btb.sv:41]
INFO: [Synth 8-6157] synthesizing module 'unread' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/unread.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'unread' (42#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/unread.sv:16]
WARNING: [Synth 8-5856] 3D RAM btb_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM btb_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'btb' (43#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/btb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bht' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/bht.sv:17]
	Parameter NR_ENTRIES bound to: 128 - type: integer 
	Parameter OFFSET bound to: 1 - type: integer 
	Parameter NR_ROWS bound to: 64 - type: integer 
	Parameter ROW_ADDR_BITS bound to: 1 - type: integer 
	Parameter ROW_INDEX_BITS bound to: 1 - type: integer 
	Parameter PREDICTION_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/bht.sv:39]
WARNING: [Synth 8-5856] 3D RAM bht_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM bht_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'bht' (44#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/bht.sv:17]
INFO: [Synth 8-6157] synthesizing module 'instr_queue' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (44#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000010 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'popcount' (45#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:280]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:280]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized6' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized6' (45#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized7' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized7' (45#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:394]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:395]
INFO: [Synth 8-6155] done synthesizing module 'instr_queue' (46#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/instr_queue.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (47#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/frontend/frontend.sv:18]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/id_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'compressed_decoder' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:41]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'compressed_decoder' (48#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/compressed_decoder.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:22]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:99]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:488]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:514]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:558]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:573]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:599]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:625]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:675]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:693]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:744]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:1024]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:1043]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (49#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/decoder.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (50#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/id_stage.sv:16]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 're_name' (51#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/re_name.sv:12]
	Parameter NR_ENTRIES bound to: 32'b00000000000000000000000000001000 
	Parameter NR_WB_PORTS bound to: 32'b00000000000000000000000000000101 
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter BITS_ENTRIES bound to: 32'b00000000000000000000000000000011 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized3' (51#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ExtPrio bound to: 1'b1 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized4' (51#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/rr_arb_tree.sv:47]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5858] RAM commit_instr_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[7][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[6][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[5][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[4][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[3][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[2][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[1][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
WARNING: [Synth 8-6014] Unused sequential element mem_q_reg[0][sbe][trans_id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/scoreboard.sv:220]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/issue_read_operands.sv:138]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/issue_read_operands.sv:239]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter NR_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_WRITE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter ZERO_REG_ZERO bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000111 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000001000000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000110 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000000100000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000101 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000000010000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000100 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000000001000 
	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000011 
	Parameter PaddedWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:226]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:260]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/ariane_pkg.sv:538]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/branch_unit.sv:90]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ex_stage.sv:209]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:109]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/serdiv.sv:159]
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter INSTR_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter DATA_TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter PPNWMin bound to: 29 - type: integer 
	Parameter TLB_ENTRIES bound to: 32'b00000000000000000000000000010000 
	Parameter ASID_WIDTH bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-5858] RAM tags_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tags_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM content_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ASID_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/ptw.sv:118]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/ptw.sv:119]
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter NR_ENTRIES bound to: 8 - type: integer 
	Parameter PLEN bound to: 32'b00000000000000000000000000111000 
	Parameter PMP_LEN bound to: 32'b00000000000000000000000000110110 
	Parameter WIDTH bound to: 32'b00000000000000000000000000111000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/pmp/src/pmp_entry.sv:40]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity ptw does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/ptw.sv:37]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:220]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:245]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:256]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:258]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:362]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:372]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:391]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:393]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:402]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:404]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[reserved] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[rsw] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[a] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[g] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[x] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[r] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
WARNING: [Synth 8-6014] Unused sequential element dtlb_pte_q_reg[v] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/mmu_sv39/mmu.sv:442]
INFO: [Synth 8-5858] RAM speculative_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM speculative_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM commit_queue_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity store_buffer does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/store_buffer.sv:43]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/amo_buffer.sv:52]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/fifo_v3.sv:114]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_unit.sv:106]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_unit.sv:361]
WARNING: [Synth 8-3848] Net req_port_o[data_wuser] in module/entity load_unit does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_unit.sv:45]
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_store_unit.sv:330]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/ariane_pkg.sv:841]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/ariane_pkg.sv:850]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_store_unit.sv:412]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_store_unit.sv:419]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_store_unit.sv:430]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/load_store_unit.sv:437]
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net x_ready_o in module/entity ex_stage does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ex_stage.sv:83]
WARNING: [Synth 8-3848] Net x_we_o in module/entity ex_stage does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ex_stage.sv:89]
	Parameter NR_COMMIT_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter DmBaseAddress bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter AsidWidth bound to: 32'sb00000000000000000000000000010000 
	Parameter NrCommitPorts bound to: 32'b00000000000000000000000000000010 
	Parameter NrPMPEntries bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:168]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:377]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:410]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:473]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:473]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:508]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:519]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:709]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:761]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:777]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:785]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:800]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:803]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:809]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:887]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:950]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1044]
INFO: [Synth 8-5858] RAM pmpcfg_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM pmpcfg_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter RegOffset bound to: 7'b1011000 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter RdTxId bound to: 2'b00 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 45 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 64 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 8 - type: integer 
	Parameter NumWords bound to: 256 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 1 - type: integer 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter BeWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumWords bound to: 256 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 1 - type: integer 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter BeWidth bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000001000000 
	Parameter Size bound to: 32'b00000000000000000100000000000000 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net ruser_aligned in module/entity sram does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/local/util/sram.sv:50]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 4 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 128 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 128 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 16 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net ruser_aligned in module/entity sram__parameterized0 does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/local/util/sram.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/cva6_icache.sv:182]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000000100 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000010 
	Parameter RstVal bound to: 4'b1111 
	Parameter CipherLayers bound to: 32'b00000000000000000000000000000000 
	Parameter CipherReg bound to: 1'b1 
	Parameter Masks bound to: 3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010 
	Parameter Sbox4 bound to: 64'b0010000101110100100011111110001111011010000010011011011001011100 
	Parameter Perm bound to: 384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
	Parameter RdAmoTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter RdTxId bound to: 2'b01 
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:113]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:113]
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter AmoTxId bound to: 2'b01 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000 
	Parameter OutWidth bound to: 32'b00000000000000000000000000000011 
	Parameter RstVal bound to: 8'b11111111 
	Parameter CipherLayers bound to: 32'b00000000000000000000000000000000 
	Parameter CipherReg bound to: 1'b1 
	Parameter Masks bound to: 3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010 
	Parameter Sbox4 bound to: 64'b0010000101110100100011111110001111011010000010011011011001011100 
	Parameter Perm bound to: 384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:404]
	Parameter Seed bound to: 32'b00000000000000000000000000000011 
	Parameter MaxExp bound to: 32'b00000000000000000000000000010000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/exp_backoff.sv:59]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:290]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:390]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[size] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:169]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[vld_bits] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:169]
WARNING: [Synth 8-6014] Unused sequential element mshr_q_reg[id] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'amo_user_reg' and it is trimmed from '64' to '1' bits. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_missunit.sv:211]
	Parameter ArianeCfg[RASDepth] bound to: 2 - type: integer 
	Parameter ArianeCfg[BTBEntries] bound to: 32 - type: integer 
	Parameter ArianeCfg[BHTEntries] bound to: 128 - type: integer 
	Parameter ArianeCfg[NrNonIdempotentRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[NonIdempotentAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NonIdempotentLength][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[NrExecuteRegionRules] bound to: 3 - type: integer 
	Parameter ArianeCfg[ExecuteRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][2] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ArianeCfg[ExecuteRegionLength][0] bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ArianeCfg[NrCachedRegionRules] bound to: 1 - type: integer 
	Parameter ArianeCfg[CachedRegionAddrBase][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionAddrBase][0] bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][15] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][14] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][13] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][12] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][11] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][10] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][9] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][8] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][7] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][6] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][5] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][4] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][3] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][2] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][1] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[CachedRegionLength][0] bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ArianeCfg[Axi64BitCompliant] bound to: 1'b1 
	Parameter ArianeCfg[SwapEndianess] bound to: 1'b0 
	Parameter ArianeCfg[DmBaseAddress] bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ArianeCfg[NrPMPEntries] bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:370]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:340]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:340]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:310]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter NumIn bound to: 32'b00000000000000000000000000001000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5858] RAM tx_stat_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM wbuffer_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM tx_stat_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter Axi64BitCompliant bound to: 1'b1 
	Parameter NumPorts bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_WIDTH bound to: 8 - type: integer 
	Parameter USER_EN bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 256 - type: integer 
	Parameter SIM_INIT bound to: none - type: string 
	Parameter OUT_REGS bound to: 0 - type: integer 
	Parameter DROMAJO_RAM bound to: 0 - type: integer 
	Parameter DATA_WIDTH_ALIGNED bound to: 512 - type: integer 
	Parameter USER_WIDTH_ALIGNED bound to: 512 - type: integer 
	Parameter BE_WIDTH_ALIGNED bound to: 64 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net ruser_aligned in module/entity sram__parameterized1 does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/local/util/sram.sv:50]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net rd_user_o in module/entity wt_dcache_mem does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_dcache_mem.sv:47]
	Parameter ReqFifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter MetaFifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:143]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:146]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:177]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:310]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/wt_cache_pkg.sv:310]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:214]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:227]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:228]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:230]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/cache_subsystem/wt_axi_adapter.sv:231]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiNumWords bound to: 2 - type: integer 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AddrIndex bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net axi_req_o[aw][user] in module/entity axi_shim does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_shim.sv:64]
WARNING: [Synth 8-3848] Net axi_req_o[ar][user] in module/entity axi_shim does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/axi_shim.sv:64]
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_ready] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_resp][instr] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_compressed_resp][accept] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_ready] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][accept] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][writeback] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][dualwrite] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][dualread] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][loadstore] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_issue_resp][exc] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_valid] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][id] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][addr] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][mode] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][we] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][size] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][wdata] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][last] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_mem_req][spec] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result_valid] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][id] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][data] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][rd] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][we] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][exc] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
WARNING: [Synth 8-3848] Net cvxif_resp[x_result][exccode] in module/entity ariane does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/ariane.sv:52]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter NR_CORES bound to: 32'b00000000000000000000000000000001 
	Parameter MSIP_BASE bound to: 16'b0000000000000000 
	Parameter MTIMECMP_BASE bound to: 16'b0100000000000000 
	Parameter MTIME_BASE bound to: 16'b1011111111111000 
	Parameter AddrSelWidth bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/clint/axi_lite_interface.sv:78]
WARNING: [Synth 8-3848] Net axi_resp_o[b][user] in module/entity axi_lite_interface does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/clint/axi_lite_interface.sv:27]
WARNING: [Synth 8-3848] Net axi_resp_o[r][user] in module/entity axi_lite_interface does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/clint/axi_lite_interface.sv:27]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter LOG_NR_BYTES bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:122]
WARNING: [Synth 8-6014] Unused sequential element ax_req_q_reg[size] was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/axi_mem_if/src/axi2mem.sv:289]
	Parameter AxiAddrWidth bound to: 64 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiUserWidth bound to: 1 - type: integer 
	Parameter InclUART bound to: 1'b1 
	Parameter InclSPI bound to: 1'b1 
	Parameter InclEthernet bound to: 1'b1 
	Parameter InclGPIO bound to: 1'b1 
	Parameter InclTimer bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (101#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (102#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (103#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (104#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (105#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (106#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (107#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (107#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (108#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (109#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (110#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (110#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (111#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:1006]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:516]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iIER_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:429]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iMCR_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (112#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:66]
	Parameter dly bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 9'b000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SRVAL_A bound to: 9'b000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv:86]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rgmii_tx_clk_rise_reg was removed.  [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv:118]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
	Parameter STATE_CRC bound to: 3'b011 
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter STATE_IFG bound to: 3'b111 
WARNING: [Synth 8-3848] Net tx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:95]
WARNING: [Synth 8-3848] Net tx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:96]
WARNING: [Synth 8-3848] Net tx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:97]
WARNING: [Synth 8-3848] Net rx_fifo_overflow in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:100]
WARNING: [Synth 8-3848] Net rx_fifo_bad_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:101]
WARNING: [Synth 8-3848] Net rx_fifo_good_frame in module/entity eth_mac_1g_rgmii_fifo does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv:102]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter AXI4_ADDRESS_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 32'b00000000000000000000000000001000 
	Parameter BUFF_DEPTH_SLAVE bound to: 32'b00000000000000000000000000000010 
	Parameter APB_NUM_SLAVES bound to: 32'b00000000000000000000000000001000 
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001100011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001100011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_timer/timer.sv:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_timer/timer.sv:116]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter SRCW bound to: 32'sb00000000000000000000000000000101 
	Parameter PRIOW bound to: 3 - type: integer 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter ALGORITHM bound to: SEQUENTIAL - type: string 
	Parameter SRCW bound to: 32'b00000000000000000000000000000101 
	Parameter PRIOW bound to: 32'b00000000000000000000000000000011 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:46]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:198]
WARNING: [Synth 8-87] always_comb on 'ip_re_o_reg' did not result in combinational logic [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_int_n in module/entity ariane_peripherals does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
WARNING: [Synth 8-3848] Net gen_ethernet.eth_pme_n in module/entity ariane_peripherals does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv:514]
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter RISCV_WORD_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter OUTSTND_BURSTS_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ALU_RATIO bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:359]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:454]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:717]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
INFO: [Synth 8-226] default block is never used [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
	Parameter ADDR_BEGIN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_END bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter N_IDS bound to: 32 - type: integer 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter N_INP bound to: 2 - type: integer 
	Parameter ARBITER bound to: rr - type: string 
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-3848] Net master\.aw_ready in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:50]
WARNING: [Synth 8-3848] Net master\.w_ready in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:57]
WARNING: [Synth 8-3848] Net master\.b_id in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:59]
WARNING: [Synth 8-3848] Net master\.b_resp in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:60]
WARNING: [Synth 8-3848] Net master\.b_user in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:61]
WARNING: [Synth 8-3848] Net master\.b_valid in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:62]
WARNING: [Synth 8-3848] Net master\.ar_ready in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:77]
WARNING: [Synth 8-3848] Net master\.r_id in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:79]
WARNING: [Synth 8-3848] Net master\.r_data in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:80]
WARNING: [Synth 8-3848] Net master\.r_resp in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:81]
WARNING: [Synth 8-3848] Net master\.r_last in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:82]
WARNING: [Synth 8-3848] Net master\.r_user in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:83]
WARNING: [Synth 8-3848] Net master\.r_valid in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:84]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_id in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:37]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_addr in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:38]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_len in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:39]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_size in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:40]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_burst in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:41]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_lock in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:42]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_cache in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:43]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_prot in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:44]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_qos in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:45]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_atop in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:46]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_region in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:47]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_user in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:48]
WARNING: [Synth 8-3848] Net master_to_dm\.aw_valid in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:49]
WARNING: [Synth 8-3848] Net master_to_dm\.w_data in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:52]
WARNING: [Synth 8-3848] Net master_to_dm\.w_strb in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:53]
WARNING: [Synth 8-3848] Net master_to_dm\.w_last in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:54]
WARNING: [Synth 8-3848] Net master_to_dm\.w_user in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:55]
WARNING: [Synth 8-3848] Net master_to_dm\.w_valid in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:56]
WARNING: [Synth 8-3848] Net master_to_dm\.b_ready in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:63]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_id in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:65]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_addr in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:66]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_len in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:67]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_size in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:68]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_burst in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:69]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_lock in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:70]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_cache in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:71]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_prot in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:72]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_qos in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:73]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_region in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:74]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_user in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:75]
WARNING: [Synth 8-3848] Net master_to_dm\.ar_valid in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:76]
WARNING: [Synth 8-3848] Net master_to_dm\.r_ready in module/entity ariane_xilinx does not have driver. [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/axi_intf.sv:85]
WARNING: [Synth 8-3331] design rr_arb_tree__parameterized10 has unconnected port rr_i[0]
WARNING: [Synth 8-3331] design fifo_v3__parameterized17 has unconnected port testmode_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized16 has unconnected port testmode_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized15 has unconnected port testmode_i
WARNING: [Synth 8-3331] design fifo_v3__parameterized14 has unconnected port testmode_i
WARNING: [Synth 8-3331] design axi2apb_64_32 has unconnected port PSLVERR
WARNING: [Synth 8-3331] design plic_regs has unconnected port req_i[wdata][31]
WARNING: [Synth 8-3331] design plic_regs has unconnected port req_i[wstrb][3]
WARNING: [Synth 8-3331] design plic_regs has unconnected port req_i[wstrb][2]
WARNING: [Synth 8-3331] design plic_regs has unconnected port req_i[wstrb][1]
WARNING: [Synth 8-3331] design plic_regs has unconnected port req_i[wstrb][0]
WARNING: [Synth 8-3331] design apb_to_reg has unconnected port reg_o\.clk_i
WARNING: [Synth 8-3331] design apb_to_reg has unconnected port clk_i
WARNING: [Synth 8-3331] design apb_to_reg has unconnected port rst_ni
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[31]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[30]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[29]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[28]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[27]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[26]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[25]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[24]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[23]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[22]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[21]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[20]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[19]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[18]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[17]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[16]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[15]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[14]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[13]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[12]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port tx_fifo_overflow
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port tx_fifo_bad_frame
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port tx_fifo_good_frame
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port rx_fifo_overflow
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port rx_fifo_bad_frame
WARNING: [Synth 8-3331] design eth_mac_1g_rgmii_fifo has unconnected port rx_fifo_good_frame
WARNING: [Synth 8-3331] design rgmii_core has unconnected port phy_int_n
WARNING: [Synth 8-3331] design rgmii_core has unconnected port phy_pme_n
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_size[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_size[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_size[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_lock
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_cache[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_cache[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_cache[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_cache[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_prot[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_prot[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_prot[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_qos[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_qos[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_qos[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_qos[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[5]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[4]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_atop[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_region[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_region[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_region[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_region[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.aw_user[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_size[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_size[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_size[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_lock
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_cache[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_cache[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_cache[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_cache[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_prot[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_prot[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_prot[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_qos[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_qos[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_qos[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_qos[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_region[3]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_region[2]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_region[1]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_region[0]
WARNING: [Synth 8-3331] design axi2mem__parameterized0 has unconnected port slave\.ar_user[0]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port RXCLEAR
WARNING: [Synth 8-3331] design uart_receiver has unconnected port STB
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2488.953 ; gain = 743.711 ; free physical = 3919 ; free virtual = 7181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2497.859 ; gain = 752.617 ; free physical = 4011 ; free virtual = 7272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2497.859 ; gain = 752.617 ; free physical = 4011 ; free virtual = 7272
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2497.859 ; gain = 0.000 ; free physical = 3893 ; free virtual = 7145
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc] for cell 'i_ddr'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc] for cell 'i_ddr'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen/xlnx_clk_gen_in_context.xdc] for cell 'i_xlnx_clk_gen'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter/xlnx_axi_clock_converter_in_context.xdc] for cell 'i_xlnx_axi_clock_converter_ddr'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio/xlnx_axi_gpio_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter_in_context.xdc] for cell 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi/xlnx_axi_quad_spi_in_context.xdc] for cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi'
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_i'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:2]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_xlnx_clk_gen'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_xlnx_clk_gen]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:130]
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ariane_xilinx_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2949.172 ; gain = 0.000 ; free physical = 3510 ; free virtual = 6763
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAMB16_S9_S36 => RAMB36E1: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2949.172 ; gain = 0.000 ; free physical = 3510 ; free virtual = 6762
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_xlnx_axi_clock_converter_ddr' at clock pin 'm_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi' at clock pin 's_axi_aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 3979 ; free virtual = 7232
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 3978 ; free virtual = 7231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3_in_context.xdc, line 148).
Applied set_property DONT_TOUCH = true for i_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_xlnx_clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_xlnx_axi_clock_converter_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ariane_peripherals/\gen_gpio.i_xlnx_axi_gpio . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ariane_peripherals/\gen_gpio.i_xlnx_axi_dwidth_converter_gpio . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ariane_peripherals/\gen_spi.i_xlnx_axi_dwidth_converter_spi . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ariane_peripherals/\gen_spi.i_xlnx_axi_quad_spi . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 3973 ; free virtual = 7226
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[ackhavereset]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[zero1]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[hasel]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[setresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[clrresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess128]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess32]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess16]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess8]' into 'dmcontrol_q_reg[hartreset]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv:588]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_sba'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi2mem'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_adapter'
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/serdiv.sv:139]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'serdiv'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_lvl_q_reg' in module 'ptw'
INFO: [Synth 8-5546] ROM "amo_op_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[uxl][1:0]' into 'mstatus_q_reg[sxl][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:924]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[15][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[14][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[13][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[12][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[11][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[10][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[9][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][locked]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][reserved][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][addr_mode][1:0]' into 'pmpcfg_q_reg[15][addr_mode][1:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][x]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][w]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpcfg_q_reg[8][access_type][r]' into 'pmpcfg_q_reg[15][locked]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1137]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[14][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[13][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[12][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[11][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[10][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[9][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'pmpaddr_q_reg[8][53:0]' into 'pmpaddr_q_reg[15][53:0]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:1138]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[stopcount]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:928]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[stopcount]' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/csr_regfile.sv:928]
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cva6_icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_missunit'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'wt_dcache_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_q_reg' in module 'axi_shim'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi_lite_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'axi2mem__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd:119]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd:60]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd:645]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-5544] ROM "mac_address" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:723]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi2apb_64_32'
INFO: [Synth 8-5544] ROM "RVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "prio_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prio_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ie_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ie_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc_we_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resp_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ip_re_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39]
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_amos'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_riscv_lrsc'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_AW_READY |                             0001 |                             0010
WAIT_LAST_W_READY_AW_READY |                             0010 |                             0100
     WAIT_AW_READY_BURST |                             0011 |                             0101
       WAIT_LAST_W_READY |                             0100 |                             0011
            WAIT_B_VALID |                             0101 |                             0001
        WAIT_AMO_R_VALID |                             0110 |                             1001
            WAIT_R_VALID |                             0111 |                             0110
   WAIT_R_VALID_MULTIPLE |                             1000 |                             0111
           COMPLETE_READ |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  DIVIDE |                               01 |                               01
                  FINISH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'serdiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_lvl_q_reg' using encoding 'one-hot' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              000
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    MISS |                              011 |                              011
               KILL_MISS |                              100 |                              101
             KILL_ATRANS |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cva6_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FLUSH |                              000 |                              011
                    IDLE |                              001 |                              000
                   DRAIN |                              010 |                              001
                     AMO |                              011 |                              010
                AMO_WAIT |                              100 |                              110
              STORE_WAIT |                              101 |                              100
               LOAD_WAIT |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_missunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                MISS_REQ |                              010 |                              010
           KILL_MISS_ACK |                              011 |                              101
              REPLAY_REQ |                              100 |                              110
             REPLAY_READ |                              101 |                              111
               MISS_WAIT |                              110 |                              011
               KILL_MISS |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'wt_dcache_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
           WAIT_AW_READY |                              001 |                             0001
WAIT_LAST_W_READY_AW_READY |                              010 |                             0011
     WAIT_AW_READY_BURST |                              011 |                             0100
       WAIT_LAST_W_READY |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_q_reg' using encoding 'sequential' in module 'axi_shim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WRITE |                               01 |                               10
                 WRITE_B |                               10 |                               11
                    READ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi_lite_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
             WAIT_WVALID |                              010 |                              100
                   WRITE |                              011 |                              010
                  SEND_B |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'axi2mem__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                   start |                    0000000000010 |                             0001
                    bit0 |                    0000000000100 |                             0010
                    bit1 |                    0000000001000 |                             0011
                    bit2 |                    0000000010000 |                             0100
                    bit3 |                    0000000100000 |                             0101
                    bit4 |                    0000001000000 |                             0110
                    bit5 |                    0000010000000 |                             0111
                    bit6 |                    0000100000000 |                             1000
                    bit7 |                    0001000000000 |                             1001
                     par |                    0010000000000 |                             1010
                    stop |                    0100000000000 |                             1011
                   stop2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   start |                           000010 |                              001
                    data |                           000100 |                              010
                     par |                           001000 |                              011
                    stop |                           010000 |                              100
                   mwait |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 txstart |                               01 |                               01
                   txrun |                               10 |                               10
                   txend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
           STATE_PAYLOAD |                               01 |                              001
         STATE_WAIT_LAST |                               10 |                              010
               STATE_CRC |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
          STATE_WAIT_END |                              110 |                              110
               STATE_IFG |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           WAIT_R_PREADY |                             0001 |                             1010
            SINGLE_RD_64 |                             0010 |                             0010
               SINGLE_RD |                             0011 |                             0001
             BURST_RD_64 |                             0100 |                             0101
                BURST_RD |                             0101 |                             0100
              BURST_RD_1 |                             0110 |                             0011
           WAIT_W_PREADY |                             0111 |                             1011
            SINGLE_WR_64 |                             1000 |                             1001
               SINGLE_WR |                             1001 |                             1000
             BURST_WR_64 |                             1010 |                             0111
                BURST_WR |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi2apb_64_32'
WARNING: [Synth 8-327] inferring latch for variable 'ip_re_o_reg' [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv:325]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AR |                               00 |                               00
         WAIT_CHANNEL_AR |                               01 |                               01
                 SEND_AR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_B |                               00 |                               00
         WAIT_COMPLETE_B |                               01 |                               01
          WAIT_CHANNEL_B |                               10 |                               10
                  SEND_B |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_R |                               00 |                               00
             WAIT_DATA_R |                               01 |                               01
          WAIT_CHANNEL_R |                               10 |                               10
                  SEND_R |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FEEDTHROUGH_W |                              000 |                              000
             WAIT_DATA_W |                              001 |                              001
           WAIT_RESULT_W |                              010 |                              010
          WAIT_CHANNEL_W |                              011 |                              011
                  SEND_W |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FEEDTHROUGH_AW |                              001 |                               00
          WAIT_RESULT_AW |                              010 |                               01
                 SEND_AW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_q_reg' using encoding 'one-hot' in module 'axi_riscv_amos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AW_IDLE |                              000 |                              000
               W_FORWARD |                              001 |                              001
          W_WAIT_ART_CLR |                              010 |                              011
               B_FORWARD |                              011 |                              101
                  W_DROP |                              100 |                              100
                B_INJECT |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
               R_WAIT_AR |                               01 |                               01
                R_WAIT_R |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_riscv_lrsc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 1139 ; free virtual = 4407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |addr_decode              |           4|      7299|
|2     |axi_xbar__GC0            |           1|     36454|
|3     |scoreboard__GB0          |           1|     29756|
|4     |scoreboard__GB1          |           1|     17774|
|5     |scoreboard__GB2          |           1|     19063|
|6     |scoreboard__GB3          |           1|     19210|
|7     |issue_stage__GC0         |           1|     15791|
|8     |tlb                      |           2|     13166|
|9     |pmp                      |           3|     12507|
|10    |ptw__GC0                 |           1|       775|
|11    |mmu__GC0                 |           1|      2933|
|12    |load_store_unit__GC0     |           1|      9843|
|13    |ex_stage__GC0            |           1|     22794|
|14    |wt_dcache                |           1|     39940|
|15    |wt_cache_subsystem__GB1  |           1|      9823|
|16    |cva6__GCB0               |           1|     26097|
|17    |cva6__GCB1               |           1|     23824|
|18    |cva6__GCB2               |           1|     11378|
|19    |ariane_peripherals__GCB0 |           1|     24043|
|20    |ariane_peripherals__GCB1 |           1|     19748|
|21    |ariane_xilinx__GCB0      |           1|     33285|
|22    |ariane_xilinx__GCB1      |           1|     18165|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 48    
	   3 Input     64 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 14    
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 34    
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 47    
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 172   
	   3 Input      2 Bit       Adders := 64    
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 61    
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 66    
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 48    
	   4 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 10    
	   7 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 10    
	   8 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 9     
	   9 Input      1 Bit         XORs := 5     
	  10 Input      1 Bit         XORs := 2     
+---Registers : 
	              197 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               99 Bit    Registers := 12    
	               74 Bit    Registers := 6     
	               73 Bit    Registers := 6     
	               64 Bit    Registers := 396   
	               56 Bit    Registers := 15    
	               54 Bit    Registers := 9     
	               53 Bit    Registers := 8     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 38    
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 43    
	               30 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 42    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 74    
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 105   
	                8 Bit    Registers := 253   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 98    
	                4 Bit    Registers := 297   
	                3 Bit    Registers := 209   
	                2 Bit    Registers := 517   
	                1 Bit    Registers := 1400  
+---Multipliers : 
	                65x65  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 36    
	               88 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 6     
	   2 Input     74 Bit        Muxes := 3     
	   2 Input     73 Bit        Muxes := 3     
	   8 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1369  
	   4 Input     64 Bit        Muxes := 23    
	   3 Input     64 Bit        Muxes := 14    
	  10 Input     64 Bit        Muxes := 1     
	  28 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 4     
	  12 Input     64 Bit        Muxes := 2     
	  47 Input     64 Bit        Muxes := 2     
	  48 Input     64 Bit        Muxes := 1     
	  41 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 12    
	  11 Input     64 Bit        Muxes := 1     
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 11    
	   7 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 2     
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 14    
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 138   
	   3 Input     44 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 67    
	   4 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 9     
	  39 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  40 Input     31 Bit        Muxes := 1     
	  41 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 62    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 40    
	   8 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 61    
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 128   
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 139   
	   4 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 431   
	   3 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 14    
	   8 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 35    
	   4 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 201   
	   8 Input      6 Bit        Muxes := 32    
	   9 Input      6 Bit        Muxes := 30    
	  10 Input      6 Bit        Muxes := 24    
	   4 Input      6 Bit        Muxes := 2     
	  17 Input      6 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 138   
	   8 Input      5 Bit        Muxes := 29    
	   9 Input      5 Bit        Muxes := 28    
	  30 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 3     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1612  
	   5 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 29    
	  12 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 710   
	   5 Input      3 Bit        Muxes := 53    
	   7 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 13    
	  19 Input      3 Bit        Muxes := 4     
	  17 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1044  
	   3 Input      2 Bit        Muxes := 66    
	   4 Input      2 Bit        Muxes := 24    
	   7 Input      2 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  19 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 3     
	  40 Input      2 Bit        Muxes := 3     
	  41 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7048  
	   6 Input      1 Bit        Muxes := 234   
	   3 Input      1 Bit        Muxes := 214   
	   7 Input      1 Bit        Muxes := 82    
	   8 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 55    
	   4 Input      1 Bit        Muxes := 130   
	   9 Input      1 Bit        Muxes := 25    
	  16 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 56    
	  15 Input      1 Bit        Muxes := 2     
	  47 Input      1 Bit        Muxes := 6     
	  55 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 6     
	  20 Input      1 Bit        Muxes := 2     
	  39 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ariane_xilinx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
Module delta_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module delta_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module spill_register_flushable__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
Module spill_register_flushable__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 21    
Module axi_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 27    
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 48    
Module spill_register_flushable 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
Module spill_register_flushable__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 21    
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 27    
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register_flushable__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module spill_register_flushable__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module rr_arb_tree__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module rr_arb_tree__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module popcount__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 40    
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 440   
	   2 Input      9 Bit        Muxes := 127   
	   2 Input      6 Bit        Muxes := 120   
	   2 Input      4 Bit        Muxes := 57    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1921  
Module re_name 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module ariane_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module issue_read_operands 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 16    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 48    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 176   
+---Muxes : 
	   2 Input     44 Bit        Muxes := 63    
	   2 Input     30 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 711   
	   4 Input      1 Bit        Muxes := 16    
Module lzc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmp_entry 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module pmp 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
Module ptw 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	   7 Input     56 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 35    
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 8     
	               56 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     56 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module store_unit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module load_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	              197 Bit    Registers := 1     
Module lsu_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module popcount__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module popcount__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module popcount__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module popcount__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module popcount__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module popcount__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module popcount__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module popcount__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module popcount__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module popcount__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module lzc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	  10 Input     64 Bit        Muxes := 1     
	  28 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module branch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module csr_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 63    
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 65    
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
Module mult 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
Module ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module exp_backoff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module wt_dcache_missunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module lzc__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module lzc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module lzc__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     53 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 41    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module lzc__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     53 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module wt_dcache_wbuffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               53 Bit    Registers := 8     
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 39    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 23    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 159   
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 876   
	   4 Input      1 Bit        Muxes := 2     
Module lzc__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module wt_dcache_mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     56 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 34    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
Module wt_dcache_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
Module wt_dcache_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
Module lzc__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module xpm_memory_base__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
Module cva6_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 12    
Module rr_arb_tree__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module axi_shim 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
Module wt_axi_adapter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 2     
	  12 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	  12 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 2     
Module csr_regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 23    
	               54 Bit    Registers := 9     
	               44 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 31    
	  47 Input     64 Bit        Muxes := 2     
	  48 Input     64 Bit        Muxes := 1     
	  41 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 106   
	   8 Input      1 Bit        Muxes := 5     
	  47 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	  55 Input      1 Bit        Muxes := 1     
Module compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  19 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module id_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module instr_realign 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ras 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module btb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module bht 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 128   
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 512   
	   3 Input      1 Bit        Muxes := 128   
Module popcount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module fifo_v3__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module instr_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module instr_scan__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module instr_scan 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 5     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module perf_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 9     
	   3 Input     64 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 34    
Module commit_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module axi2mem__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   5 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 12    
Module dualmem_widen8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
Module rgmii_phy_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
Module rgmii_lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
Module rgmii_lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 11    
Module eth_mac_1g_rgmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module eth_mac_1g_rgmii_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 6     
Module framing_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---RAMs : 
	               88 Bit         RAMs := 1     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 1     
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized14__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized14__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi2apb_64_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	  46 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 17    
Module fifo_v3__parameterized14__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized14__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized17__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi2apb_64_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	  46 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 17    
Module fifo_v3__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               99 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     99 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi2apb_64_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	  46 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 17    
Module rv_plic_gateway 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 30    
Module plic_regs 
Detailed RTL Component Info : 
+---Muxes : 
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  40 Input     31 Bit        Muxes := 1     
	  41 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 99    
	  40 Input      2 Bit        Muxes := 3     
	  41 Input      2 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rv_plic_target__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	  30 Input      1 Bit        Muxes := 1     
Module rv_plic_target 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	  30 Input      1 Bit        Muxes := 1     
Module plic_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               30 Bit    Registers := 2     
	                3 Bit    Registers := 32    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
Module timer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module apb_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module slib_input_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module slib_edge_detect__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_baudgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module slib_clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slib_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module slib_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module uart_transmitter 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
Module slib_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module slib_mv_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module slib_input_filter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 3     
Module axi_riscv_amos_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   8 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
Module axi_riscv_amos 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 28    
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 96    
	   3 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 12    
Module axi_res_tbl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 32    
Module rr_arb_tree__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module axi_riscv_lrsc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   6 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 8     
Module axi_lite_interface 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module clint_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clint_sync_wedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi2mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   5 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 12    
Module axi_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   9 Input     64 Bit        Muxes := 1     
	   3 Input     33 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 18    
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dm_csrs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   7 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
	   7 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dm_sba 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module debug_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dm_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 29    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 24    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi2mem__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   5 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 12    
Module tc_clk_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmi_jtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 4     
Module cdc_2phase_src 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cdc_2phase_dst 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cdc_2phase_src__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cdc_2phase_dst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dmi_jtag 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module fan_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module rstgen_bypass 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module bootrom_64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "amo_op_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "extract_transfer_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_ptwi_8/ptw_pptr_q_reg[0]' (FDCE) to 'i_ptwi_8/ptw_pptr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_ptwi_8/ptw_pptr_q_reg[1]' (FDCE) to 'i_ptwi_8/ptw_pptr_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ptwi_8/\ptw_pptr_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[1][paddr][0]' (FDCE) to 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[1][paddr][1]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[0][paddr][0]' (FDCE) to 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[0][paddr][1]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[1][paddr][1]' (FDCE) to 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[1][paddr][2]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[0][paddr][1]' (FDCE) to 'i_cache_subsystemi_12/i_adapter/i_icache_data_fifo/mem_q_reg[0][paddr][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cache_subsystemi_12/i_adapter/\i_icache_data_fifo/mem_q_reg[1][paddr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cache_subsystemi_12/i_adapter/\i_icache_data_fifo/mem_q_reg[0][paddr][2] )
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[way][0]' (FDC) to 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[way][2]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[way][1]' (FDC) to 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[way][2]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[way][2]' (FDC) to 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_type_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_inv_q_reg[vld]' (FDC) to 'i_cache_subsystemi_12/i_adapter/dcache_rtrn_type_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cache_subsystemi_12/i_adapter/\dcache_rtrn_type_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_cache_subsystemi_12/i_cva6_icache/cl_offset_q_reg[0]' (FDCE) to 'i_cache_subsystemi_12/i_cva6_icache/cl_offset_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cache_subsystemi_12/i_cva6_icache/\cl_offset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cache_subsystemi_12/i_cva6_icache/inv_q_reg)
WARNING: [Synth 8-3332] Sequential element (i_axi_shim/FSM_sequential_wr_state_q_reg[1]) is unused and will be removed from module wt_axi_adapter.
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][3]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][4]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][5]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][6]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][7]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][8]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][9]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][10]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][11]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][12]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][13]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][14]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][15]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][16]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][17]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][18]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][19]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][20]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][21]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][22]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][23]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][24]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][25]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][26]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][27]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][28]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][29]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][30]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][31]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][32]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][33]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][34]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][35]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][36]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][37]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][38]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][39]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][40]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][41]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][42]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][43]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][44]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][45]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][46]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][47]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][48]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][49]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][50]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][51]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][52]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][53]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][54]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][55]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][56]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][57]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][58]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][59]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][60]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][61]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3886] merging instance 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][62]' (FDC) to 'gen_mmu_sv39.i_cva6_mmui_9/misaligned_ex_q_reg[cause][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mmu_sv39.i_cva6_mmui_9 /\misaligned_ex_q_reg[cause][63] )
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[69]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[70]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[70]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[71]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[71]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[72]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[72]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[73]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[73]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[74]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[74]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[75]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[75]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[76]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[76]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[77]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[78]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[79]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[79]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[80]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[80]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[81]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[81]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[82]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[82]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[83]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[83]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[84]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[84]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[85]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[85]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[86]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[86]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[87]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[87]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[88]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[88]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[89]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[89]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[90]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[90]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[91]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[91]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[92]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[92]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[93]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[93]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[94]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[94]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[95]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[95]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[96]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[96]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[97]'
INFO: [Synth 8-3886] merging instance 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[97]' (FDC) to 'lsu_ii_10/i_pipe_reg_load/gen_register.d_o_reg[98]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lsu_ii_10/i_pipe_reg_load/\gen_register.d_o_reg[128] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[9].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[8].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[7].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[6].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[5].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[4].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[3].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[2].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[1].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[0][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[1][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[2][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[3][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[4][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[5][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[6][is_rd_fpr_flag] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_q_reg[7][is_rd_fpr_flag] )
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs1][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rs2][5] driven by constant 0
WARNING: [Synth 8-3917] design issue_stage__GC0 has port issue_instr_o[rd][5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_issue_read_operands/i_ariane_regfile /\mem_reg[0][63] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:102]
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: PCIN+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: Generating DSP mult_result_d, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
DSP Report: operator mult_result_d is absorbed into DSP mult_result_d.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[25]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[24]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[23]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[22]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[21]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[20]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[19]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[18]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[17]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[25]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[24]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[23]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[22]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[21]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[20]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[19]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[18]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[17]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[32]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[31]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[30]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[29]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[28]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[27]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[26]__1) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[47]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[46]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[45]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[44]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[43]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[42]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[41]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[40]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[39]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[38]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[37]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[36]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[35]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[34]__2) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (mult_result_q_reg[33]__2) is unused and will be removed from module multiplier.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[7][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[6][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[5][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[4][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[3][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_wt_dcache_wbuffer/\wbuffer_q_reg[2][user][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "medeleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stvec_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mideleg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcounteren_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "instruction_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "illegal_instr_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_non_bm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design cva6__GCB2 has port we_fpr_o[1] driven by constant 0
WARNING: [Synth 8-3917] design cva6__GCB2 has port we_fpr_o[0] driven by constant 0
INFO: [Synth 8-5546] ROM "resp_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_re_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:57 ; elapsed = 00:05:02 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 1099 ; free virtual = 3996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|debug_rom   | mem        | 32x55         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                    | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------+--------------------+-----------+----------------------+-------------+
|Module Name              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------+--------------------+-----------+----------------------+-------------+
|\gen_ethernet.eth_rgmii  | rx_length_axis_reg | Implied   | 8 x 11               | RAM32M x 2	 | 
+-------------------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |addr_decode              |           2|       371|
|2     |axi_xbar__GC0            |           1|     28126|
|3     |scoreboard__GB0          |           1|     17605|
|4     |scoreboard__GB1          |           1|      9564|
|5     |scoreboard__GB2          |           1|      6058|
|6     |scoreboard__GB3          |           1|     10062|
|7     |issue_stage__GC0         |           1|     12258|
|8     |tlb                      |           2|      7637|
|9     |pmp                      |           3|      6399|
|10    |ptw__GC0                 |           1|       512|
|11    |mmu__GC0                 |           1|      1515|
|12    |load_store_unit__GC0     |           1|      6302|
|13    |ex_stage__GC0            |           1|     19781|
|14    |wt_dcache                |           1|     20102|
|15    |wt_cache_subsystem__GB1  |           1|      4803|
|16    |cva6__GCB0               |           1|     11206|
|17    |cva6__GCB1               |           1|     14646|
|18    |cva6__GCB2               |           1|      7730|
|19    |ariane_peripherals__GCB0 |           1|     10240|
|20    |ariane_peripherals__GCB1 |           1|      7340|
|21    |ariane_xilinx__GCB0      |           1|     19783|
|22    |ariane_xilinx__GCB1      |           1|      7623|
|23    |addr_decode__1           |           2|       411|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:07 ; elapsed = 00:05:13 . Memory (MB): peak = 2949.172 ; gain = 1203.930 ; free physical = 888 ; free virtual = 3868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:20 ; elapsed = 00:07:32 . Memory (MB): peak = 3134.117 ; gain = 1388.875 ; free physical = 436 ; free virtual = 3208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                    | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[0].i_data_sram /\gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_data_banks[1].i_data_sram /\gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst            | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_wt_dcache_mem/\gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst                | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[0].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[1].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[2].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst   | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_cache_subsystemi_12/i_cva6_icache/\gen_sram[3].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------------+--------------------+-----------+----------------------+-------------+
|Module Name              | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------+--------------------+-----------+----------------------+-------------+
|\gen_ethernet.eth_rgmii  | rx_length_axis_reg | Implied   | 8 x 11               | RAM32M x 2	 | 
+-------------------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |addr_decode              |           2|       371|
|2     |axi_xbar__GC0            |           1|     17241|
|3     |tlb                      |           1|      6557|
|4     |pmp                      |           1|      6245|
|5     |ptw__GC0                 |           1|       447|
|6     |wt_dcache                |           1|     21117|
|7     |wt_cache_subsystem__GB1  |           1|      4770|
|8     |ariane_peripherals__GCB0 |           1|      7586|
|9     |ariane_peripherals__GCB1 |           1|      7290|
|10    |ariane_xilinx__GCB0      |           1|     10154|
|11    |ariane_xilinx__GCB1      |           1|      6712|
|12    |addr_decode__1           |           2|       411|
|13    |tlb__1                   |           1|      6672|
|14    |pmp__1                   |           1|      6324|
|15    |pmp__2                   |           1|      6274|
|16    |ariane_xilinx_GT0        |           1|      7198|
|17    |ariane_xilinx_GT1        |           1|     19087|
|18    |ariane_xilinx_GT2        |           1|     47614|
|19    |ariane_xilinx_GT3        |           1|      8418|
|20    |ariane_xilinx_GT0__1     |           1|      7323|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `addr_decode`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode' done


INFO: [Synth 8-5816] Retiming module `addr_decode__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `addr_decode__1' done


INFO: [Synth 8-5816] Retiming module `tlb`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `tlb' done


INFO: [Synth 8-5816] Retiming module `tlb__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `tlb__1' done


INFO: [Synth 8-5816] Retiming module `pmp`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp' done


INFO: [Synth 8-5816] Retiming module `ptw__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ptw__GC0' done


INFO: [Synth 8-5816] Retiming module `pmp__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__1' done


INFO: [Synth 8-5816] Retiming module `pmp__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pmp__2' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0__1`
	Numbers of forward move = 0, and backward move = 69

	Retimed registers names:
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][0]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][10]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][11]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][12]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][13]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][14]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][15]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][16]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][17]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][18]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][19]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][1]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][20]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][21]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][22]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][23]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][24]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][25]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][26]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][27]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][28]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][29]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][2]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][30]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][31]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][32]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][33]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][34]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][35]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][36]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][37]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][38]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][39]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][3]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][40]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][41]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][42]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][43]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][44]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][45]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][46]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][47]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][48]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][49]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][4]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][50]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][51]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][52]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][53]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][54]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][55]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][56]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][57]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][58]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][59]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][5]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][60]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][61]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][62]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][63]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][6]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][7]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][8]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/misaligned_ex_q_reg[tval][9]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_reg_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_reg_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_reg_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_reg_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/fp_sign_q_reg_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[0]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[1]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret__3
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/idx_q_reg[2]_bret__4
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/signed_q_reg_bret
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/signed_q_reg_bret__0
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/signed_q_reg_bret__1
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/signed_q_reg_bret__2
		lsu_ii_7/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/signed_q_reg_bret__3
 

INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0__1' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__33`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__33' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__28`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__28' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__27`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__27' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__34`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__34' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__30`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__30' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__29`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__29' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__35`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__35' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__32`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__32' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__31`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__31' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__25`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__25' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__26`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__26' done


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `wt_cache_subsystem__GB1' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT0' done


RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[12] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_987
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[12] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1034
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[13] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_987
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[13] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1035
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[14] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_987
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[14] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1036
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[15] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_987
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[15] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1037
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[8] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_986
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[8] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1030
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[9] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_986
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[9] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1031
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[10] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_986
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[10] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1032
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[11] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_986
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[11] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1033
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_985
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[4] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1026
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_985
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[5] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1027
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[6] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_985
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[6] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1028
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[7] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_985
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[7] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1029
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[0] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_984
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[0] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1022
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_958
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_956 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_951 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1031 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1030 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1029 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1028 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1027 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1026 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1025 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1024 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1023 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1022 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_984
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1] along load instance i_cva6i_6/branch_result_o0_inferredi_946
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1023
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_984
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1024
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2] along load instance i_cva6i_6/i_1866
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_984
RETIMING: forward move fails for register i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[3] along load instance i_cva6i_6/i_ariane/i_cva6/ex_stage_i/branch_unit_i/i_1025
INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT3`
	Numbers of forward move = 2, and backward move = 0

	Retimed registers names:
		i_cva6i_6/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[1]_fret
 

INFO: [Synth 8-5816] Retiming module `ariane_xilinx_GT3' done


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB0' done


INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB1`
	Numbers of forward move = 0, and backward move = 6

	Retimed registers names:
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]_bret__4
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]_bret__4
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]_bret__4
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]_bret__4
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[1]_bret__4
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret__0
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret__1
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret__2
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret__3
		i_ariane_peripheralsi_17/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[2]_bret__4
 

INFO: [Synth 8-5816] Retiming module `ariane_peripherals__GCB1' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx__GCB1' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[0].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[2].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_cache_subsystemi_12/i_cva6_icache/gen_sram[3].data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_1/i_bootrom/addr_q_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `axi_xbar__GC0_tempName' done


INFO: [Synth 8-5816] Retiming module `ariane_xilinx`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `ariane_xilinx' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__23`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__23' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__22`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__22' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__21`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__21' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__20' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__19`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__19' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__18`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__18' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__17`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__17' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__16' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__2' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__3' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__4' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__5' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__6' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__7' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__8' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__24`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__24' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__9' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__10' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__11`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__11' done


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__12`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_memory_base__12' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[2].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[3].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[4].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[5].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[6].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[0] along load instance i_0/i_456 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[7] along load instance i_0/i_463 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[6] along load instance i_0/i_462 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[5] along load instance i_0/i_461 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[4] along load instance i_0/i_460 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[3] along load instance i_0/i_459 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[2] along load instance i_0/i_458 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/strb_q_reg[1] along load instance i_0/i_457 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/size_q_reg[1] along load instance i_0/i_609 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/size_q_reg[1] along load instance i_0/i_683 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/size_q_reg[0] along load instance i_0/i_608 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_0/i_axi_riscv_atomics/i_atomics/i_amos/size_q_reg[0] along load instance i_0/i_682 due to (NOT ENOUGH REGISTERS)
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:138]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/multiplier.sv:138]
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1] along load instance i_cva6i_5/i_10129
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[28] along load instance i_cva6i_5/i_10145 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[29] along load instance i_cva6i_5/i_10145
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[30] along load instance i_cva6i_5/i_10145
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[31] along load instance i_cva6i_5/i_10145
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[24] along load instance i_cva6i_5/i_10146 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[25] along load instance i_cva6i_5/i_10146
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[26] along load instance i_cva6i_5/i_10146
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[27] along load instance i_cva6i_5/i_10146
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[20] along load instance i_cva6i_5/i_10148 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[21] along load instance i_cva6i_5/i_10148
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[22] along load instance i_cva6i_5/i_10148
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[23] along load instance i_cva6i_5/i_10148
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[16] along load instance i_cva6i_5/i_10149 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[17] along load instance i_cva6i_5/i_10149
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[18] along load instance i_cva6i_5/i_10149
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/scounteren_q_reg[19] along load instance i_cva6i_5/i_10149
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[16] along load instance i_cva6i_5/i_10151 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[17] along load instance i_cva6i_5/i_10151
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[18] along load instance i_cva6i_5/i_10151
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[19] along load instance i_cva6i_5/i_10151
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[20] along load instance i_cva6i_5/i_10152 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[21] along load instance i_cva6i_5/i_10152
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[22] along load instance i_cva6i_5/i_10152
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[23] along load instance i_cva6i_5/i_10152
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[28] along load instance i_cva6i_5/i_10153 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[29] along load instance i_cva6i_5/i_10153
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[30] along load instance i_cva6i_5/i_10153
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[31] along load instance i_cva6i_5/i_10153
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[24] along load instance i_cva6i_5/i_10154 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[25] along load instance i_cva6i_5/i_10154
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[26] along load instance i_cva6i_5/i_10154
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mcounteren_q_reg[27] along load instance i_cva6i_5/i_10154
RETIMING: forward move fails for register i_cva6i_5/i_ariane/i_cva6/csr_regfile_i/mstatus_q_reg[tvm] along load instance i_cva6i_5/i_10124
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:44 ; elapsed = 00:15:58 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1548 ; free virtual = 2704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |addr_decode              |           1|       933|
|2     |axi_xbar__GC0            |           1|     11374|
|3     |tlb                      |           1|      2827|
|4     |pmp                      |           1|      1724|
|5     |ptw__GC0                 |           1|       358|
|6     |wt_dcache                |           1|      9681|
|7     |wt_cache_subsystem__GB1  |           1|      2416|
|8     |ariane_peripherals__GCB0 |           1|      4395|
|9     |ariane_peripherals__GCB1 |           1|      3799|
|10    |ariane_xilinx__GCB0      |           1|      4527|
|11    |ariane_xilinx__GCB1      |           1|      2732|
|12    |addr_decode__1           |           1|      1073|
|13    |tlb__1                   |           1|      2888|
|14    |pmp__1                   |           1|      1734|
|15    |pmp__2                   |           1|      1735|
|16    |ariane_xilinx_GT0        |           1|      2506|
|17    |ariane_xilinx_GT1        |           1|      9528|
|18    |ariane_xilinx_GT2        |           1|     21171|
|19    |ariane_xilinx_GT3        |           1|      4605|
|20    |ariane_xilinx_GT0__1     |           1|      3779|
|21    |addr_decode__2           |           1|       933|
|22    |addr_decode__3           |           1|      1073|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[3].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_ariane/i_cva6/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[4].gen_mem.i_tc_sram_wrapper/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_btb/i_unread  of module unread having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_bht/i_unread  of module unread__6 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo  of module unread__1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask  of module unread__2 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_lzc  of module unread__3 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos  of module unread__4 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \i_ariane/i_cva6/i_frontend/i_instr_queue/i_unread_instr_fifo  of module unread__5 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:09 ; elapsed = 00:16:23 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1605 ; free virtual = 2903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:09 ; elapsed = 00:16:23 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1663 ; free virtual = 2961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:20 ; elapsed = 00:16:35 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1706 ; free virtual = 3006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:16:21 ; elapsed = 00:16:36 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1705 ; free virtual = 3004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:23 ; elapsed = 00:16:37 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1690 ; free virtual = 2989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:16:23 ; elapsed = 00:16:38 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1689 ; free virtual = 2989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_3_reg                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rx_er_d4_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ariane_xilinx | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_3_reg                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |xlnx_mig_7_ddr3           |         1|
|2     |xlnx_axi_clock_converter  |         1|
|3     |xlnx_clk_gen              |         1|
|4     |xlnx_axi_gpio             |         1|
|5     |xlnx_axi_dwidth_converter |         2|
|6     |xlnx_axi_quad_spi         |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |xlnx_axi_clock_converter     |     1|
|2     |xlnx_axi_dwidth_converter    |     1|
|3     |xlnx_axi_dwidth_converter__2 |     1|
|4     |xlnx_axi_gpio                |     1|
|5     |xlnx_axi_quad_spi            |     1|
|6     |xlnx_clk_gen                 |     1|
|7     |xlnx_mig_7_ddr3              |     1|
|8     |BUFG                         |     1|
|9     |BUFIO                        |     1|
|10    |BUFR                         |     1|
|11    |CARRY4                       |  2534|
|12    |DSP48E1                      |    12|
|13    |DSP48E1_1                    |     4|
|14    |IDDR                         |     5|
|15    |IDELAYCTRL                   |     1|
|16    |IDELAYE2                     |     5|
|17    |LUT1                         |   209|
|18    |LUT2                         |  7628|
|19    |LUT3                         | 10015|
|20    |LUT4                         |  7161|
|21    |LUT5                         |  9846|
|22    |LUT6                         | 22637|
|23    |MUXF7                        |  2259|
|24    |MUXF8                        |   163|
|25    |ODDR                         |     6|
|26    |RAM32M                       |     2|
|27    |RAMB16_S9_S36                |    10|
|28    |RAMB36E1                     |    72|
|29    |RAMB36E1_1                   |     1|
|30    |RAMB36E1_2                   |     1|
|31    |SRL16E                       |    11|
|32    |FDCE                         | 30790|
|33    |FDPE                         |    54|
|34    |FDRE                         |   303|
|35    |FDSE                         |   141|
|36    |IBUF                         |    21|
|37    |IOBUF                        |     1|
|38    |OBUF                         |    22|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                              |Module                                       |Cells |
+------+------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                   |                                             | 95018|
|2     |  i_ariane                                            |ariane                                       | 64973|
|3     |    i_cva6                                            |cva6                                         | 64973|
|4     |      csr_regfile_i                                   |csr_regfile                                  |  4764|
|5     |      ex_stage_i                                      |ex_stage                                     | 17833|
|6     |        alu_i                                         |alu                                          |     6|
|7     |          \gen_bitmanip.i_cpop_count                  |popcount__parameterized0                     |     6|
|8     |        branch_unit_i                                 |branch_unit                                  |   297|
|9     |        csr_buffer_i                                  |csr_buffer                                   |  1964|
|10    |        i_mult                                        |mult                                         |  1335|
|11    |          i_div                                       |serdiv                                       |   643|
|12    |          i_multiplier                                |multiplier                                   |   691|
|13    |        lsu_i                                         |load_store_unit                              | 14148|
|14    |          \gen_mmu_sv39.i_cva6_mmu                    |mmu                                          |  9160|
|15    |            i_dtlb                                    |tlb                                          |  2916|
|16    |            i_itlb                                    |tlb_445                                      |  3476|
|17    |            i_pmp_data                                |pmp                                          |   815|
|18    |            i_pmp_if                                  |pmp_446                                      |   242|
|19    |            i_ptw                                     |ptw                                          |  1284|
|20    |              i_pmp_ptw                               |pmp_447                                      |   773|
|21    |          i_load_unit                                 |load_unit                                    |   178|
|22    |          i_pipe_reg_load                             |shift_reg                                    |  1983|
|23    |          i_store_unit                                |store_unit                                   |  1996|
|24    |            i_amo_buffer                              |amo_buffer                                   |   202|
|25    |              i_amo_fifo                              |fifo_v3__parameterized8                      |   202|
|26    |            store_buffer_i                            |store_buffer                                 |  1508|
|27    |          lsu_bypass_i                                |lsu_bypass                                   |   831|
|28    |      i_cache_subsystem                               |wt_cache_subsystem                           | 12616|
|29    |        i_adapter                                     |wt_axi_adapter                               |  3012|
|30    |          i_axi_shim                                  |axi_shim                                     |     8|
|31    |          i_b_fifo                                    |fifo_v3__parameterized13                     |    40|
|32    |          i_dcache_data_fifo                          |fifo_v3__parameterized11                     |   804|
|33    |          i_icache_data_fifo                          |fifo_v3__parameterized10                     |   510|
|34    |          i_rd_dcache_id                              |fifo_v3__parameterized12                     |    33|
|35    |          i_rd_icache_id                              |fifo_v3__parameterized12_443                 |    10|
|36    |          i_rr_arb_tree                               |rr_arb_tree__parameterized9                  |    45|
|37    |          i_wr_dcache_id                              |fifo_v3__parameterized12_444                 |    37|
|38    |        i_cva6_icache                                 |cva6_icache                                  |  1180|
|39    |          \gen_sram[0].data_sram                      |sram__parameterized0                         |   155|
|40    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_437                          |    52|
|41    |              i_tc_sram                               |tc_sram_441                                  |    52|
|42    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_442                         |    52|
|43    |                  xpm_memory_base_inst                |xpm_memory_base__28                          |    52|
|44    |            \gen_cut[1].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_438                          |   103|
|45    |              i_tc_sram                               |tc_sram_439                                  |   103|
|46    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_440                         |   103|
|47    |                  xpm_memory_base_inst                |xpm_memory_base__27                          |    52|
|48    |          \gen_sram[0].tag_sram                       |sram_400                                     |   135|
|49    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_434                          |   135|
|50    |              i_tc_sram                               |tc_sram_435                                  |   135|
|51    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_436                         |   135|
|52    |                  xpm_memory_base_inst                |xpm_memory_base__33                          |    33|
|53    |          \gen_sram[1].data_sram                      |sram__parameterized0_401                     |   137|
|54    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_428                          |    52|
|55    |              i_tc_sram                               |tc_sram_432                                  |    52|
|56    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_433                         |    52|
|57    |                  xpm_memory_base_inst                |xpm_memory_base__30                          |    52|
|58    |            \gen_cut[1].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_429                          |    85|
|59    |              i_tc_sram                               |tc_sram_430                                  |    85|
|60    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_431                         |    85|
|61    |                  xpm_memory_base_inst                |xpm_memory_base__29                          |    52|
|62    |          \gen_sram[1].tag_sram                       |sram_402                                     |    66|
|63    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_425                          |    66|
|64    |              i_tc_sram                               |tc_sram_426                                  |    66|
|65    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_427                         |    66|
|66    |                  xpm_memory_base_inst                |xpm_memory_base__34                          |    33|
|67    |          \gen_sram[2].data_sram                      |sram__parameterized0_403                     |   137|
|68    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_419                          |    52|
|69    |              i_tc_sram                               |tc_sram_423                                  |    52|
|70    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_424                         |    52|
|71    |                  xpm_memory_base_inst                |xpm_memory_base__32                          |    52|
|72    |            \gen_cut[1].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_420                          |    85|
|73    |              i_tc_sram                               |tc_sram_421                                  |    85|
|74    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_422                         |    85|
|75    |                  xpm_memory_base_inst                |xpm_memory_base__31                          |    52|
|76    |          \gen_sram[2].tag_sram                       |sram_404                                     |    53|
|77    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_416                          |    53|
|78    |              i_tc_sram                               |tc_sram_417                                  |    53|
|79    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_418                         |    53|
|80    |                  xpm_memory_base_inst                |xpm_memory_base__35                          |    33|
|81    |          \gen_sram[3].data_sram                      |sram__parameterized0_405                     |   140|
|82    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_410                          |    52|
|83    |              i_tc_sram                               |tc_sram_414                                  |    52|
|84    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_415                         |    52|
|85    |                  xpm_memory_base_inst                |xpm_memory_base__25                          |    52|
|86    |            \gen_cut[1].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_411                          |    88|
|87    |              i_tc_sram                               |tc_sram_412                                  |    88|
|88    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_413                         |    88|
|89    |                  xpm_memory_base_inst                |xpm_memory_base__26                          |    52|
|90    |          \gen_sram[3].tag_sram                       |sram_406                                     |    95|
|91    |            \gen_cut[0].gen_mem.i_tc_sram_wrapper     |tc_sram_wrapper_407                          |    95|
|92    |              i_tc_sram                               |tc_sram_408                                  |    95|
|93    |                \gen_1_ports.i_xpm_memory_spram       |xpm_memory_spram_409                         |    95|
|94    |                  xpm_memory_base_inst                |xpm_memory_base                              |    33|
|95    |          i_lfsr                                      |lfsr                                         |     9|
|96    |        i_wt_dcache                                   |wt_dcache                                    |  8424|
|97    |          \gen_rd_ports[0].i_wt_dcache_ctrl           |wt_dcache_ctrl                               |   236|
|98    |          \gen_rd_ports[1].i_wt_dcache_ctrl           |wt_dcache_ctrl_322                           |   211|
|99    |          i_wt_dcache_mem                             |wt_dcache_mem                                |  1811|
|100   |            \gen_data_banks[0].i_data_sram            |sram__parameterized1                         |   496|
|101   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_376                          |    62|
|102   |                i_tc_sram                             |tc_sram_398                                  |    62|
|103   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_399                         |    62|
|104   |                    xpm_memory_base_inst              |xpm_memory_base__23                          |    62|
|105   |              \gen_cut[1].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_377                          |    62|
|106   |                i_tc_sram                             |tc_sram_396                                  |    62|
|107   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_397                         |    62|
|108   |                    xpm_memory_base_inst              |xpm_memory_base__22                          |    62|
|109   |              \gen_cut[2].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_378                          |    62|
|110   |                i_tc_sram                             |tc_sram_394                                  |    62|
|111   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_395                         |    62|
|112   |                    xpm_memory_base_inst              |xpm_memory_base__21                          |    62|
|113   |              \gen_cut[3].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_379                          |    62|
|114   |                i_tc_sram                             |tc_sram_392                                  |    62|
|115   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_393                         |    62|
|116   |                    xpm_memory_base_inst              |xpm_memory_base__20                          |    62|
|117   |              \gen_cut[4].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_380                          |    62|
|118   |                i_tc_sram                             |tc_sram_390                                  |    62|
|119   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_391                         |    62|
|120   |                    xpm_memory_base_inst              |xpm_memory_base__19                          |    62|
|121   |              \gen_cut[5].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_381                          |    62|
|122   |                i_tc_sram                             |tc_sram_388                                  |    62|
|123   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_389                         |    62|
|124   |                    xpm_memory_base_inst              |xpm_memory_base__18                          |    62|
|125   |              \gen_cut[6].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_382                          |    62|
|126   |                i_tc_sram                             |tc_sram_386                                  |    62|
|127   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_387                         |    62|
|128   |                    xpm_memory_base_inst              |xpm_memory_base__17                          |    62|
|129   |              \gen_cut[7].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_383                          |    62|
|130   |                i_tc_sram                             |tc_sram_384                                  |    62|
|131   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_385                         |    62|
|132   |                    xpm_memory_base_inst              |xpm_memory_base__16                          |    62|
|133   |            \gen_data_banks[1].i_data_sram            |sram__parameterized1_323                     |   816|
|134   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_352                          |    62|
|135   |                i_tc_sram                             |tc_sram_374                                  |    62|
|136   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_375                         |    62|
|137   |                    xpm_memory_base_inst              |xpm_memory_base__2                           |    62|
|138   |              \gen_cut[1].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_353                          |   126|
|139   |                i_tc_sram                             |tc_sram_372                                  |   126|
|140   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_373                         |   126|
|141   |                    xpm_memory_base_inst              |xpm_memory_base__3                           |    62|
|142   |              \gen_cut[2].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_354                          |    62|
|143   |                i_tc_sram                             |tc_sram_370                                  |    62|
|144   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_371                         |    62|
|145   |                    xpm_memory_base_inst              |xpm_memory_base__4                           |    62|
|146   |              \gen_cut[3].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_355                          |   126|
|147   |                i_tc_sram                             |tc_sram_368                                  |   126|
|148   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_369                         |   126|
|149   |                    xpm_memory_base_inst              |xpm_memory_base__5                           |    62|
|150   |              \gen_cut[4].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_356                          |    62|
|151   |                i_tc_sram                             |tc_sram_366                                  |    62|
|152   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_367                         |    62|
|153   |                    xpm_memory_base_inst              |xpm_memory_base__6                           |    62|
|154   |              \gen_cut[5].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_357                          |   126|
|155   |                i_tc_sram                             |tc_sram_364                                  |   126|
|156   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_365                         |   126|
|157   |                    xpm_memory_base_inst              |xpm_memory_base__7                           |    62|
|158   |              \gen_cut[6].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_358                          |    62|
|159   |                i_tc_sram                             |tc_sram_362                                  |    62|
|160   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_363                         |    62|
|161   |                    xpm_memory_base_inst              |xpm_memory_base__8                           |    62|
|162   |              \gen_cut[7].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_359                          |   190|
|163   |                i_tc_sram                             |tc_sram_360                                  |   190|
|164   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_361                         |   190|
|165   |                    xpm_memory_base_inst              |xpm_memory_base__24                          |    62|
|166   |            \gen_tag_srams[0].i_tag_sram              |sram                                         |    52|
|167   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_349                          |    52|
|168   |                i_tc_sram                             |tc_sram_350                                  |    52|
|169   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_351                         |    52|
|170   |                    xpm_memory_base_inst              |xpm_memory_base__9                           |    33|
|171   |            \gen_tag_srams[1].i_tag_sram              |sram_324                                     |    57|
|172   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_346                          |    57|
|173   |                i_tc_sram                             |tc_sram_347                                  |    57|
|174   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_348                         |    57|
|175   |                    xpm_memory_base_inst              |xpm_memory_base__10                          |    33|
|176   |            \gen_tag_srams[2].i_tag_sram              |sram_325                                     |    54|
|177   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_343                          |    54|
|178   |                i_tc_sram                             |tc_sram_344                                  |    54|
|179   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_345                         |    54|
|180   |                    xpm_memory_base_inst              |xpm_memory_base__11                          |    33|
|181   |            \gen_tag_srams[3].i_tag_sram              |sram_326                                     |    53|
|182   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_340                          |    53|
|183   |                i_tc_sram                             |tc_sram_341                                  |    53|
|184   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_342                         |    53|
|185   |                    xpm_memory_base_inst              |xpm_memory_base__12                          |    33|
|186   |            \gen_tag_srams[4].i_tag_sram              |sram_327                                     |    53|
|187   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_337                          |    53|
|188   |                i_tc_sram                             |tc_sram_338                                  |    53|
|189   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_339                         |    53|
|190   |                    xpm_memory_base_inst              |xpm_memory_base__13                          |    33|
|191   |            \gen_tag_srams[5].i_tag_sram              |sram_328                                     |    52|
|192   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_334                          |    52|
|193   |                i_tc_sram                             |tc_sram_335                                  |    52|
|194   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_336                         |    52|
|195   |                    xpm_memory_base_inst              |xpm_memory_base__14                          |    33|
|196   |            \gen_tag_srams[6].i_tag_sram              |sram_329                                     |    52|
|197   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper_331                          |    52|
|198   |                i_tc_sram                             |tc_sram_332                                  |    52|
|199   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram_333                         |    52|
|200   |                    xpm_memory_base_inst              |xpm_memory_base__15                          |    33|
|201   |            \gen_tag_srams[7].i_tag_sram              |sram_330                                     |    52|
|202   |              \gen_cut[0].gen_mem.i_tc_sram_wrapper   |tc_sram_wrapper                              |    52|
|203   |                i_tc_sram                             |tc_sram                                      |    52|
|204   |                  \gen_1_ports.i_xpm_memory_spram     |xpm_memory_spram                             |    52|
|205   |                    xpm_memory_base_inst              |xpm_memory_base__1                           |    33|
|206   |            i_rr_arb_tree                             |rr_arb_tree__parameterized8                  |    29|
|207   |          i_wt_dcache_missunit                        |wt_dcache_missunit                           |   599|
|208   |            i_exp_backoff                             |exp_backoff                                  |    87|
|209   |            i_lfsr_inv                                |lfsr__parameterized0                         |    19|
|210   |          i_wt_dcache_wbuffer                         |wt_dcache_wbuffer                            |  5245|
|211   |            i_clean_rr                                |rr_arb_tree__parameterized7                  |   264|
|212   |            i_dirty_rr                                |rr_arb_tree__parameterized6                  |  1225|
|213   |            i_rtrn_id_fifo                            |fifo_v3__parameterized9                      |   821|
|214   |            i_tx_id_rr                                |rr_arb_tree__parameterized5                  |    30|
|215   |      i_frontend                                      |frontend                                     |  7853|
|216   |        i_bht                                         |bht                                          |   560|
|217   |        i_btb                                         |btb                                          |  3058|
|218   |        i_instr_queue                                 |instr_queue                                  |  2479|
|219   |          \gen_instr_fifo[0].i_fifo_instr_data        |fifo_v3__parameterized6                      |  1235|
|220   |          \gen_instr_fifo[1].i_fifo_instr_data        |fifo_v3__parameterized6_321                  |   558|
|221   |          i_fifo_address                              |fifo_v3__parameterized7                      |   353|
|222   |        i_instr_realign                               |instr_realign                                |  1268|
|223   |        i_ras                                         |ras                                          |   195|
|224   |      i_perf_counters                                 |perf_counters                                |  1381|
|225   |      id_stage_i                                      |id_stage                                     |   464|
|226   |      issue_stage_i                                   |issue_stage                                  | 20058|
|227   |        i_issue_read_operands                         |issue_read_operands                          | 11024|
|228   |          i_ariane_regfile                            |ariane_regfile                               |  4480|
|229   |        i_scoreboard                                  |scoreboard                                   |  9034|
|230   |          \gen_sel_clobbers[10].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3                  |    12|
|231   |          \gen_sel_clobbers[11].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_291              |    12|
|232   |          \gen_sel_clobbers[12].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_292              |    12|
|233   |          \gen_sel_clobbers[13].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_293              |    12|
|234   |          \gen_sel_clobbers[14].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_294              |    12|
|235   |          \gen_sel_clobbers[15].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_295              |    12|
|236   |          \gen_sel_clobbers[16].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_296              |    12|
|237   |          \gen_sel_clobbers[17].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_297              |    12|
|238   |          \gen_sel_clobbers[18].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_298              |    12|
|239   |          \gen_sel_clobbers[19].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_299              |    12|
|240   |          \gen_sel_clobbers[1].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_300              |    12|
|241   |          \gen_sel_clobbers[20].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_301              |    12|
|242   |          \gen_sel_clobbers[21].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_302              |    12|
|243   |          \gen_sel_clobbers[22].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_303              |    12|
|244   |          \gen_sel_clobbers[23].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_304              |    12|
|245   |          \gen_sel_clobbers[24].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_305              |    12|
|246   |          \gen_sel_clobbers[25].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_306              |    12|
|247   |          \gen_sel_clobbers[26].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_307              |    12|
|248   |          \gen_sel_clobbers[27].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_308              |    12|
|249   |          \gen_sel_clobbers[28].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_309              |    12|
|250   |          \gen_sel_clobbers[29].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_310              |    12|
|251   |          \gen_sel_clobbers[2].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_311              |    12|
|252   |          \gen_sel_clobbers[30].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_312              |    12|
|253   |          \gen_sel_clobbers[31].i_sel_gpr_clobbers    |rr_arb_tree__parameterized3_313              |    12|
|254   |          \gen_sel_clobbers[3].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_314              |    12|
|255   |          \gen_sel_clobbers[4].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_315              |    12|
|256   |          \gen_sel_clobbers[5].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_316              |    12|
|257   |          \gen_sel_clobbers[6].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_317              |    12|
|258   |          \gen_sel_clobbers[7].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_318              |    12|
|259   |          \gen_sel_clobbers[8].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_319              |    12|
|260   |          \gen_sel_clobbers[9].i_sel_gpr_clobbers     |rr_arb_tree__parameterized3_320              |    12|
|261   |  i_ariane_peripherals                                |ariane_peripherals                           |  8147|
|262   |    \gen_ethernet.eth_rgmii                           |framing_top                                  |  1183|
|263   |      RAMB16_inst_rx                                  |dualmem_widen8                               |    74|
|264   |      RAMB16_inst_tx                                  |dualmem_widen                                |    75|
|265   |      rgmii_soc1                                      |rgmii_soc                                    |   715|
|266   |        core_inst                                     |rgmii_core                                   |   709|
|267   |          eth_mac_inst                                |eth_mac_1g_rgmii_fifo                        |   709|
|268   |            eth_mac_1g_rgmii_inst                     |eth_mac_1g_rgmii                             |   709|
|269   |              eth_mac_1g_inst                         |eth_mac_1g                                   |   606|
|270   |                axis_gmii_rx_inst                     |axis_gmii_rx                                 |   319|
|271   |                axis_gmii_tx_inst                     |axis_gmii_tx                                 |   287|
|272   |              rgmii_phy_if_inst                       |rgmii_phy_if                                 |    65|
|273   |                clk_oddr_inst                         |oddr                                         |     1|
|274   |                data_oddr_inst                        |oddr__parameterized0                         |     5|
|275   |                rx_ssio_ddr_inst                      |ssio_ddr_in                                  |    18|
|276   |                  data_iddr_inst                      |iddr                                         |    16|
|277   |    \gen_ethernet.i_axi2rom                           |axi2mem__parameterized0_221                  |   167|
|278   |    \gen_timer.i_axi2apb_64_32_timer                  |axi2apb_64_32                                |   889|
|279   |      slave_ar_buffer_i                               |axi_ar_buffer_266                            |   160|
|280   |        i_axi_single_slice                            |axi_single_slice_287                         |   160|
|281   |          i_fifo                                      |fifo_288                                     |   160|
|282   |            impl                                      |fifo_v2__parameterized1_289                  |   160|
|283   |              i_fifo_v3                               |fifo_v3__parameterized14_290                 |   160|
|284   |      slave_aw_buffer_i                               |axi_aw_buffer_267                            |    55|
|285   |        i_axi_single_slice                            |axi_single_slice_283                         |    55|
|286   |          i_fifo                                      |fifo_284                                     |    55|
|287   |            impl                                      |fifo_v2__parameterized1_285                  |    55|
|288   |              i_fifo_v3                               |fifo_v3__parameterized14_286                 |    55|
|289   |      slave_b_buffer_i                                |axi_b_buffer_268                             |    32|
|290   |        i_axi_single_slice                            |axi_single_slice__parameterized2_279         |    32|
|291   |          i_fifo                                      |fifo__parameterized2_280                     |    32|
|292   |            impl                                      |fifo_v2__parameterized4_281                  |    32|
|293   |              i_fifo_v3                               |fifo_v3__parameterized17_282                 |    32|
|294   |      slave_r_buffer_i                                |axi_r_buffer_269                             |   292|
|295   |        i_axi_single_slice                            |axi_single_slice__parameterized1_275         |   292|
|296   |          i_fifo                                      |fifo__parameterized1_276                     |   292|
|297   |            impl                                      |fifo_v2__parameterized3_277                  |   292|
|298   |              i_fifo_v3                               |fifo_v3__parameterized16_278                 |   292|
|299   |      slave_w_buffer_i                                |axi_w_buffer_270                             |   233|
|300   |        i_axi_single_slice                            |axi_single_slice__parameterized0_271         |   233|
|301   |          i_fifo                                      |fifo__parameterized0_272                     |   233|
|302   |            impl                                      |fifo_v2__parameterized2_273                  |   233|
|303   |              i_fifo_v3                               |fifo_v3__parameterized15_274                 |   233|
|304   |    \gen_timer.i_timer                                |apb_timer                                    |   588|
|305   |      \TIMER_GEN[0].timer_i                           |timer                                        |   294|
|306   |      \TIMER_GEN[1].timer_i                           |timer_265                                    |   294|
|307   |    \gen_uart.i_apb_uart                              |apb_uart                                     |  2330|
|308   |      UART_BG16                                       |uart_baudgen                                 |    46|
|309   |      UART_BG2                                        |slib_clock_div                               |     9|
|310   |      UART_BIDET                                      |slib_edge_detect                             |     1|
|311   |      UART_ED_CTS                                     |slib_edge_detect_254                         |     1|
|312   |      UART_ED_DCD                                     |slib_edge_detect_255                         |     1|
|313   |      UART_ED_DSR                                     |slib_edge_detect_256                         |     1|
|314   |      UART_ED_RI                                      |slib_edge_detect_257                         |     1|
|315   |      UART_FEDET                                      |slib_edge_detect_258                         |     1|
|316   |      UART_IF_CTS                                     |slib_input_filter                            |    11|
|317   |      UART_IF_DCD                                     |slib_input_filter_259                        |    10|
|318   |      UART_IF_DSR                                     |slib_input_filter_260                        |     9|
|319   |      UART_IF_RI                                      |slib_input_filter_261                        |     8|
|320   |      UART_IIC                                        |uart_interrupt                               |    16|
|321   |      UART_IIC_THRE_ED                                |slib_edge_detect_262                         |     2|
|322   |      UART_IS_SIN                                     |slib_input_sync                              |     2|
|323   |      UART_PEDET                                      |slib_edge_detect_263                         |     1|
|324   |      UART_RCLK                                       |slib_edge_detect_264                         |     1|
|325   |      UART_RX                                         |uart_receiver                                |   103|
|326   |        RX_BRC                                        |slib_counter                                 |    26|
|327   |        RX_IFSB                                       |slib_input_filter__parameterized2            |    13|
|328   |        RX_MVF                                        |slib_mv_filter                               |    24|
|329   |      UART_RXFF                                       |slib_fifo__parameterized1                    |  1125|
|330   |      UART_TX                                         |uart_transmitter                             |    36|
|331   |      UART_TXFF                                       |slib_fifo                                    |   816|
|332   |    i_axi2apb_64_32_plic                              |axi2apb_64_32_222                            |  1604|
|333   |      slave_ar_buffer_i                               |axi_ar_buffer_229                            |   707|
|334   |        i_axi_single_slice                            |axi_single_slice_250                         |   707|
|335   |          i_fifo                                      |fifo_251                                     |   707|
|336   |            impl                                      |fifo_v2__parameterized1_252                  |   707|
|337   |              i_fifo_v3                               |fifo_v3__parameterized14_253                 |   707|
|338   |      slave_aw_buffer_i                               |axi_aw_buffer_230                            |   194|
|339   |        i_axi_single_slice                            |axi_single_slice_246                         |   194|
|340   |          i_fifo                                      |fifo_247                                     |   194|
|341   |            impl                                      |fifo_v2__parameterized1_248                  |   194|
|342   |              i_fifo_v3                               |fifo_v3__parameterized14_249                 |   194|
|343   |      slave_b_buffer_i                                |axi_b_buffer_231                             |    32|
|344   |        i_axi_single_slice                            |axi_single_slice__parameterized2_242         |    32|
|345   |          i_fifo                                      |fifo__parameterized2_243                     |    32|
|346   |            impl                                      |fifo_v2__parameterized4_244                  |    32|
|347   |              i_fifo_v3                               |fifo_v3__parameterized17_245                 |    32|
|348   |      slave_r_buffer_i                                |axi_r_buffer_232                             |   285|
|349   |        i_axi_single_slice                            |axi_single_slice__parameterized1_238         |   285|
|350   |          i_fifo                                      |fifo__parameterized1_239                     |   285|
|351   |            impl                                      |fifo_v2__parameterized3_240                  |   285|
|352   |              i_fifo_v3                               |fifo_v3__parameterized16_241                 |   285|
|353   |      slave_w_buffer_i                                |axi_w_buffer_233                             |   203|
|354   |        i_axi_single_slice                            |axi_single_slice__parameterized0_234         |   203|
|355   |          i_fifo                                      |fifo__parameterized0_235                     |   203|
|356   |            impl                                      |fifo_v2__parameterized2_236                  |   203|
|357   |              i_fifo_v3                               |fifo_v3__parameterized15_237                 |   203|
|358   |    i_axi2apb_64_32_uart                              |axi2apb_64_32_223                            |   450|
|359   |      slave_ar_buffer_i                               |axi_ar_buffer                                |    98|
|360   |        i_axi_single_slice                            |axi_single_slice_225                         |    98|
|361   |          i_fifo                                      |fifo_226                                     |    98|
|362   |            impl                                      |fifo_v2__parameterized1_227                  |    98|
|363   |              i_fifo_v3                               |fifo_v3__parameterized14_228                 |    98|
|364   |      slave_aw_buffer_i                               |axi_aw_buffer                                |    57|
|365   |        i_axi_single_slice                            |axi_single_slice                             |    57|
|366   |          i_fifo                                      |fifo                                         |    57|
|367   |            impl                                      |fifo_v2__parameterized1                      |    57|
|368   |              i_fifo_v3                               |fifo_v3__parameterized14                     |    57|
|369   |      slave_b_buffer_i                                |axi_b_buffer                                 |    31|
|370   |        i_axi_single_slice                            |axi_single_slice__parameterized2             |    31|
|371   |          i_fifo                                      |fifo__parameterized2                         |    31|
|372   |            impl                                      |fifo_v2__parameterized4                      |    31|
|373   |              i_fifo_v3                               |fifo_v3__parameterized17                     |    31|
|374   |      slave_r_buffer_i                                |axi_r_buffer                                 |   104|
|375   |        i_axi_single_slice                            |axi_single_slice__parameterized1             |   104|
|376   |          i_fifo                                      |fifo__parameterized1                         |   104|
|377   |            impl                                      |fifo_v2__parameterized3                      |   104|
|378   |              i_fifo_v3                               |fifo_v3__parameterized16                     |   104|
|379   |      slave_w_buffer_i                                |axi_w_buffer                                 |    90|
|380   |        i_axi_single_slice                            |axi_single_slice__parameterized0             |    90|
|381   |          i_fifo                                      |fifo__parameterized0                         |    90|
|382   |            impl                                      |fifo_v2__parameterized2                      |    90|
|383   |              i_fifo_v3                               |fifo_v3__parameterized15                     |    90|
|384   |    i_plic                                            |plic_top                                     |   331|
|385   |      \gen_target[0].i_target                         |rv_plic_target                               |    19|
|386   |      \gen_target[1].i_target                         |rv_plic_target_224                           |    26|
|387   |      i_rv_plic_gateway                               |rv_plic_gateway                              |   106|
|388   |  i_axi2rom                                           |axi2mem__parameterized0                      |   107|
|389   |  i_axi_riscv_atomics                                 |axi_riscv_atomics_wrap                       |  3119|
|390   |    i_atomics                                         |axi_riscv_atomics                            |  3119|
|391   |      i_amos                                          |axi_riscv_amos                               |  1973|
|392   |      i_lrsc                                          |axi_riscv_lrsc                               |  1146|
|393   |        i_art                                         |axi_res_tbl                                  |  1023|
|394   |  i_axi_xbar                                          |axi_xbar_intf                                | 14189|
|395   |    i_xbar                                            |axi_xbar                                     | 14189|
|396   |      \gen_mst_port_mux[0].i_axi_mux                  |axi_mux                                      |  1563|
|397   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_208              |     6|
|398   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_209           |   221|
|399   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_220 |   221|
|400   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_210              |     7|
|401   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_211           |   562|
|402   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_219 |   562|
|403   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_212           |    41|
|404   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_218 |    41|
|405   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_213           |   430|
|406   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_217 |   430|
|407   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_214                  |     9|
|408   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_215           |   286|
|409   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_216 |   286|
|410   |      \gen_mst_port_mux[1].i_axi_mux                  |axi_mux_0                                    |   760|
|411   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_195              |     6|
|412   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_196           |   127|
|413   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_207 |   127|
|414   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_197              |     7|
|415   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_198           |   127|
|416   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_206 |   127|
|417   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_199           |    38|
|418   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_205 |    38|
|419   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_200           |   219|
|420   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_204 |   219|
|421   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_201                  |     9|
|422   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_202           |   226|
|423   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_203 |   226|
|424   |      \gen_mst_port_mux[2].i_axi_mux                  |axi_mux_1                                    |   725|
|425   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_182              |     6|
|426   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_183           |    78|
|427   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_194 |    78|
|428   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_184              |     7|
|429   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_185           |    67|
|430   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_193 |    67|
|431   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_186           |    27|
|432   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_192 |    27|
|433   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_187           |   282|
|434   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_191 |   282|
|435   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_188                  |     9|
|436   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_189           |   248|
|437   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_190 |   248|
|438   |      \gen_mst_port_mux[3].i_axi_mux                  |axi_mux_2                                    |   961|
|439   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_169              |     6|
|440   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_170           |   127|
|441   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_181 |   127|
|442   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_171              |     7|
|443   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_172           |   127|
|444   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_180 |   127|
|445   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_173           |    42|
|446   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_179 |    42|
|447   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_174           |   416|
|448   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_178 |   416|
|449   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_175                  |     9|
|450   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_176           |   226|
|451   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_177 |   226|
|452   |      \gen_mst_port_mux[4].i_axi_mux                  |axi_mux_3                                    |   715|
|453   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_156              |     5|
|454   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_157           |    39|
|455   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_168 |    39|
|456   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_158              |     5|
|457   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_159           |    36|
|458   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_167 |    36|
|459   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_160           |    30|
|460   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_166 |    30|
|461   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_161           |   368|
|462   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_165 |   368|
|463   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_162                  |    11|
|464   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_163           |   220|
|465   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_164 |   220|
|466   |      \gen_mst_port_mux[5].i_axi_mux                  |axi_mux_4                                    |   256|
|467   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_143              |     5|
|468   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_144           |    39|
|469   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_155 |    39|
|470   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_145              |     5|
|471   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_146           |    36|
|472   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_154 |    36|
|473   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_147           |    17|
|474   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_153 |    17|
|475   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_148           |    66|
|476   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_152 |    66|
|477   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_149                  |    11|
|478   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_150           |    76|
|479   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_151 |    76|
|480   |      \gen_mst_port_mux[6].i_axi_mux                  |axi_mux_5                                    |   767|
|481   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_130              |     5|
|482   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_131           |   120|
|483   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_142 |   120|
|484   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_132              |     5|
|485   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_133           |   117|
|486   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_141 |   117|
|487   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_134           |    22|
|488   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_140 |    22|
|489   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_135           |   274|
|490   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_139 |   274|
|491   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_136                  |     9|
|492   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_137           |   214|
|493   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_138 |   214|
|494   |      \gen_mst_port_mux[7].i_axi_mux                  |axi_mux_6                                    |   593|
|495   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_117              |     6|
|496   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_118           |    67|
|497   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_129 |    67|
|498   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_119              |     7|
|499   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_120           |    65|
|500   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_128 |    65|
|501   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_121           |    23|
|502   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_127 |    23|
|503   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_122           |   213|
|504   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_126 |   213|
|505   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_123                  |    12|
|506   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_124           |   199|
|507   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_125 |   199|
|508   |      \gen_mst_port_mux[8].i_axi_mux                  |axi_mux_7                                    |   531|
|509   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2_104              |     8|
|510   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6_105           |    72|
|511   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6_116 |    72|
|512   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1_106              |     5|
|513   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4_107           |    51|
|514   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4_115 |    51|
|515   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5_108           |    40|
|516   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5_114 |    40|
|517   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7_109           |   327|
|518   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7_113 |   327|
|519   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4_110                  |    10|
|520   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_111           |    17|
|521   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_112 |    17|
|522   |      \gen_mst_port_mux[9].i_axi_mux                  |axi_mux_8                                    |   685|
|523   |        \gen_mux.i_ar_arbiter                         |rr_arb_tree__parameterized2                  |     7|
|524   |        \gen_mux.i_ar_spill_reg                       |spill_register__parameterized6               |    78|
|525   |          spill_register_flushable_i                  |spill_register_flushable__parameterized6     |    78|
|526   |        \gen_mux.i_aw_arbiter                         |rr_arb_tree__parameterized1                  |     5|
|527   |        \gen_mux.i_aw_spill_reg                       |spill_register__parameterized4               |    63|
|528   |          spill_register_flushable_i                  |spill_register_flushable__parameterized4     |    63|
|529   |        \gen_mux.i_b_spill_reg                        |spill_register__parameterized5               |    22|
|530   |          spill_register_flushable_i                  |spill_register_flushable__parameterized5     |    22|
|531   |        \gen_mux.i_r_spill_reg                        |spill_register__parameterized7               |   213|
|532   |          spill_register_flushable_i                  |spill_register_flushable__parameterized7     |   213|
|533   |        \gen_mux.i_w_fifo                             |fifo_v3__parameterized4                      |    10|
|534   |        \gen_mux.i_w_spill_reg                        |spill_register__parameterized0_102           |   286|
|535   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_103 |   286|
|536   |      \gen_slv_port_demux[0].i_axi_ar_decode          |addr_decode                                  |   596|
|537   |      \gen_slv_port_demux[0].i_axi_aw_decode          |addr_decode_9                                |   595|
|538   |      \gen_slv_port_demux[0].i_axi_demux              |axi_demux                                    |  1701|
|539   |        \gen_demux.gen_ar_id_counter.i_ar_id_counter  |axi_demux_id_counters_55                     |    64|
|540   |          \gen_counters[0].i_in_flight_cnt            |delta_counter_86                             |     3|
|541   |          \gen_counters[10].i_in_flight_cnt           |delta_counter_87                             |     3|
|542   |          \gen_counters[11].i_in_flight_cnt           |delta_counter_88                             |     2|
|543   |          \gen_counters[12].i_in_flight_cnt           |delta_counter_89                             |     2|
|544   |          \gen_counters[13].i_in_flight_cnt           |delta_counter_90                             |     3|
|545   |          \gen_counters[14].i_in_flight_cnt           |delta_counter_91                             |     4|
|546   |          \gen_counters[15].i_in_flight_cnt           |delta_counter_92                             |     2|
|547   |          \gen_counters[1].i_in_flight_cnt            |delta_counter_93                             |     4|
|548   |          \gen_counters[2].i_in_flight_cnt            |delta_counter_94                             |     3|
|549   |          \gen_counters[3].i_in_flight_cnt            |delta_counter_95                             |     7|
|550   |          \gen_counters[4].i_in_flight_cnt            |delta_counter_96                             |     2|
|551   |          \gen_counters[5].i_in_flight_cnt            |delta_counter_97                             |     3|
|552   |          \gen_counters[6].i_in_flight_cnt            |delta_counter_98                             |     3|
|553   |          \gen_counters[7].i_in_flight_cnt            |delta_counter_99                             |     2|
|554   |          \gen_counters[8].i_in_flight_cnt            |delta_counter_100                            |     2|
|555   |          \gen_counters[9].i_in_flight_cnt            |delta_counter_101                            |     3|
|556   |        \gen_demux.gen_aw_id_counter.i_aw_id_counter  |axi_demux_id_counters_56                     |    74|
|557   |          \gen_counters[0].i_in_flight_cnt            |delta_counter_70                             |     3|
|558   |          \gen_counters[10].i_in_flight_cnt           |delta_counter_71                             |     3|
|559   |          \gen_counters[11].i_in_flight_cnt           |delta_counter_72                             |     4|
|560   |          \gen_counters[12].i_in_flight_cnt           |delta_counter_73                             |     3|
|561   |          \gen_counters[13].i_in_flight_cnt           |delta_counter_74                             |     4|
|562   |          \gen_counters[14].i_in_flight_cnt           |delta_counter_75                             |     6|
|563   |          \gen_counters[15].i_in_flight_cnt           |delta_counter_76                             |     3|
|564   |          \gen_counters[1].i_in_flight_cnt            |delta_counter_77                             |     3|
|565   |          \gen_counters[2].i_in_flight_cnt            |delta_counter_78                             |     4|
|566   |          \gen_counters[3].i_in_flight_cnt            |delta_counter_79                             |     4|
|567   |          \gen_counters[4].i_in_flight_cnt            |delta_counter_80                             |     3|
|568   |          \gen_counters[5].i_in_flight_cnt            |delta_counter_81                             |     3|
|569   |          \gen_counters[6].i_in_flight_cnt            |delta_counter_82                             |     3|
|570   |          \gen_counters[7].i_in_flight_cnt            |delta_counter_83                             |     4|
|571   |          \gen_counters[8].i_in_flight_cnt            |delta_counter_84                             |     4|
|572   |          \gen_counters[9].i_in_flight_cnt            |delta_counter_85                             |     4|
|573   |        \gen_demux.i_ar_spill_reg                     |spill_register__parameterized2_57            |   301|
|574   |          spill_register_flushable_i                  |spill_register_flushable__parameterized2_69  |   301|
|575   |        \gen_demux.i_aw_spill_reg                     |spill_register_58                            |   513|
|576   |          spill_register_flushable_i                  |spill_register_flushable_68                  |   513|
|577   |        \gen_demux.i_b_mux                            |rr_arb_tree_59                               |    51|
|578   |        \gen_demux.i_b_spill_reg                      |spill_register__parameterized1_60            |    44|
|579   |          spill_register_flushable_i                  |spill_register_flushable__parameterized1_67  |    44|
|580   |        \gen_demux.i_r_mux                            |rr_arb_tree__parameterized0_61               |    52|
|581   |        \gen_demux.i_r_spill_reg                      |spill_register__parameterized3_62            |   337|
|582   |          spill_register_flushable_i                  |spill_register_flushable__parameterized3_66  |   337|
|583   |        \gen_demux.i_w_fifo                           |fifo_v3_63                                   |    36|
|584   |        \gen_demux.i_w_spill_reg                      |spill_register__parameterized0_64            |   227|
|585   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0_65  |   227|
|586   |      \gen_slv_port_demux[0].i_axi_err_slv            |axi_err_slv                                  |   210|
|587   |        i_atop_filter                                 |axi_atop_filter_46                           |    86|
|588   |          r_resp_cmd                                  |stream_register_52                           |    18|
|589   |            i_fifo                                    |fifo_v2_53                                   |    18|
|590   |              i_fifo_v3                               |fifo_v3__parameterized0_54                   |    18|
|591   |        i_b_fifo                                      |fifo_v3__parameterized2_47                   |    21|
|592   |        i_r_counter                                   |counter_48                                   |    19|
|593   |          i_counter                                   |delta_counter__parameterized0_51             |    19|
|594   |        i_r_fifo                                      |fifo_v3__parameterized3_49                   |    46|
|595   |        i_w_fifo                                      |fifo_v3__parameterized1_50                   |    37|
|596   |      \gen_slv_port_demux[1].i_axi_ar_decode          |addr_decode_10                               |  1246|
|597   |      \gen_slv_port_demux[1].i_axi_aw_decode          |addr_decode_11                               |   145|
|598   |      \gen_slv_port_demux[1].i_axi_demux              |axi_demux_12                                 |  2016|
|599   |        \gen_demux.gen_ar_id_counter.i_ar_id_counter  |axi_demux_id_counters                        |    74|
|600   |          \gen_counters[0].i_in_flight_cnt            |delta_counter_30                             |     3|
|601   |          \gen_counters[10].i_in_flight_cnt           |delta_counter_31                             |     4|
|602   |          \gen_counters[11].i_in_flight_cnt           |delta_counter_32                             |     4|
|603   |          \gen_counters[12].i_in_flight_cnt           |delta_counter_33                             |     3|
|604   |          \gen_counters[13].i_in_flight_cnt           |delta_counter_34                             |     4|
|605   |          \gen_counters[14].i_in_flight_cnt           |delta_counter_35                             |     9|
|606   |          \gen_counters[15].i_in_flight_cnt           |delta_counter_36                             |     4|
|607   |          \gen_counters[1].i_in_flight_cnt            |delta_counter_37                             |     6|
|608   |          \gen_counters[2].i_in_flight_cnt            |delta_counter_38                             |     4|
|609   |          \gen_counters[3].i_in_flight_cnt            |delta_counter_39                             |     6|
|610   |          \gen_counters[4].i_in_flight_cnt            |delta_counter_40                             |     3|
|611   |          \gen_counters[5].i_in_flight_cnt            |delta_counter_41                             |     4|
|612   |          \gen_counters[6].i_in_flight_cnt            |delta_counter_42                             |     4|
|613   |          \gen_counters[7].i_in_flight_cnt            |delta_counter_43                             |     4|
|614   |          \gen_counters[8].i_in_flight_cnt            |delta_counter_44                             |     3|
|615   |          \gen_counters[9].i_in_flight_cnt            |delta_counter_45                             |     5|
|616   |        \gen_demux.gen_aw_id_counter.i_aw_id_counter  |axi_demux_id_counters_14                     |    57|
|617   |          \gen_counters[0].i_in_flight_cnt            |delta_counter                                |     3|
|618   |          \gen_counters[10].i_in_flight_cnt           |delta_counter_15                             |     3|
|619   |          \gen_counters[11].i_in_flight_cnt           |delta_counter_16                             |     4|
|620   |          \gen_counters[12].i_in_flight_cnt           |delta_counter_17                             |     3|
|621   |          \gen_counters[13].i_in_flight_cnt           |delta_counter_18                             |     4|
|622   |          \gen_counters[14].i_in_flight_cnt           |delta_counter_19                             |     6|
|623   |          \gen_counters[15].i_in_flight_cnt           |delta_counter_20                             |     3|
|624   |          \gen_counters[1].i_in_flight_cnt            |delta_counter_21                             |     3|
|625   |          \gen_counters[2].i_in_flight_cnt            |delta_counter_22                             |     4|
|626   |          \gen_counters[3].i_in_flight_cnt            |delta_counter_23                             |     3|
|627   |          \gen_counters[4].i_in_flight_cnt            |delta_counter_24                             |     3|
|628   |          \gen_counters[5].i_in_flight_cnt            |delta_counter_25                             |     3|
|629   |          \gen_counters[6].i_in_flight_cnt            |delta_counter_26                             |     3|
|630   |          \gen_counters[7].i_in_flight_cnt            |delta_counter_27                             |     4|
|631   |          \gen_counters[8].i_in_flight_cnt            |delta_counter_28                             |     4|
|632   |          \gen_counters[9].i_in_flight_cnt            |delta_counter_29                             |     4|
|633   |        \gen_demux.i_ar_spill_reg                     |spill_register__parameterized2               |   415|
|634   |          spill_register_flushable_i                  |spill_register_flushable__parameterized2     |   415|
|635   |        \gen_demux.i_aw_spill_reg                     |spill_register                               |   250|
|636   |          spill_register_flushable_i                  |spill_register_flushable                     |   250|
|637   |        \gen_demux.i_b_mux                            |rr_arb_tree                                  |    51|
|638   |        \gen_demux.i_b_spill_reg                      |spill_register__parameterized1               |    28|
|639   |          spill_register_flushable_i                  |spill_register_flushable__parameterized1     |    28|
|640   |        \gen_demux.i_r_mux                            |rr_arb_tree__parameterized0                  |    52|
|641   |        \gen_demux.i_r_spill_reg                      |spill_register__parameterized3               |   289|
|642   |          spill_register_flushable_i                  |spill_register_flushable__parameterized3     |   289|
|643   |        \gen_demux.i_w_fifo                           |fifo_v3                                      |    26|
|644   |        \gen_demux.i_w_spill_reg                      |spill_register__parameterized0               |   772|
|645   |          spill_register_flushable_i                  |spill_register_flushable__parameterized0     |   772|
|646   |      \gen_slv_port_demux[1].i_axi_err_slv            |axi_err_slv_13                               |   116|
|647   |        i_atop_filter                                 |axi_atop_filter                              |    71|
|648   |          r_resp_cmd                                  |stream_register                              |    15|
|649   |            i_fifo                                    |fifo_v2                                      |    15|
|650   |              i_fifo_v3                               |fifo_v3__parameterized0                      |    15|
|651   |        i_b_fifo                                      |fifo_v3__parameterized2                      |     6|
|652   |        i_r_counter                                   |counter                                      |    19|
|653   |          i_counter                                   |delta_counter__parameterized0                |    19|
|654   |        i_r_fifo                                      |fifo_v3__parameterized3                      |    10|
|655   |        i_w_fifo                                      |fifo_v3__parameterized1                      |     9|
|656   |  i_bootrom                                           |bootrom_64                                   |    77|
|657   |  i_clint                                             |clint                                        |   411|
|658   |    axi_lite_interface_i                              |axi_lite_interface                           |   191|
|659   |    i_sync_edge                                       |clint_sync_wedge                             |     3|
|660   |      i_sync                                          |clint_sync                                   |     2|
|661   |  i_dm_axi2mem                                        |axi2mem                                      |   267|
|662   |  i_dm_axi_master                                     |axi_adapter                                  |    97|
|663   |  i_dm_top                                            |dm_top                                       |  2123|
|664   |    i_dm_csrs                                         |dm_csrs                                      |  1831|
|665   |      i_fifo                                          |fifo_v2__parameterized0                      |   250|
|666   |        i_fifo_v3                                     |fifo_v3__parameterized5                      |   250|
|667   |    i_dm_mem                                          |dm_mem                                       |   209|
|668   |      \gen_rom_snd_scratch.i_debug_rom                |debug_rom                                    |   122|
|669   |    i_dm_sba                                          |dm_sba                                       |    83|
|670   |  i_dmi_jtag                                          |dmi_jtag                                     |   890|
|671   |    i_dmi_cdc                                         |dmi_cdc                                      |   562|
|672   |      i_cdc_req                                       |cdc_2phase                                   |   445|
|673   |        i_dst                                         |cdc_2phase_dst                               |   398|
|674   |        i_src                                         |cdc_2phase_src                               |    47|
|675   |      i_cdc_resp                                      |cdc_2phase__parameterized0                   |   117|
|676   |        i_dst                                         |cdc_2phase_dst__parameterized0               |    78|
|677   |        i_src                                         |cdc_2phase_src__parameterized0               |    39|
|678   |    i_dmi_jtag_tap                                    |dmi_jtag_tap                                 |   243|
|679   |  i_fan_ctrl                                          |fan_ctrl                                     |    60|
|680   |  i_rstgen_main                                       |rstgen                                       |     8|
|681   |    i_rstgen_bypass                                   |rstgen_bypass                                |     8|
+------+------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:23 ; elapsed = 00:16:38 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 1689 ; free virtual = 2989
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 508 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:58 ; elapsed = 00:16:26 . Memory (MB): peak = 3146.043 ; gain = 949.488 ; free physical = 5776 ; free virtual = 7258
Synthesis Optimization Complete : Time (s): cpu = 00:16:26 ; elapsed = 00:16:46 . Memory (MB): peak = 3146.043 ; gain = 1400.801 ; free physical = 5777 ; free virtual = 7261
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3146.043 ; gain = 0.000 ; free physical = 5730 ; free virtual = 7225
INFO: [Netlist 29-17] Analyzing 5076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3190.145 ; gain = 0.000 ; free physical = 5624 ; free virtual = 7149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAMB16_S9_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1 (inverted pins: CLKARDCLK): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1218 Infos, 398 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:45 ; elapsed = 00:17:18 . Memory (MB): peak = 3190.145 ; gain = 1734.609 ; free physical = 5853 ; free virtual = 7377
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3190.145 ; gain = 0.000 ; free physical = 5852 ; free virtual = 7378
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/ariane_xilinx.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3214.156 ; gain = 24.012 ; free physical = 5839 ; free virtual = 7384
INFO: [runtcl-4] Executing : report_utilization -file ariane_xilinx_utilization_synth.rpt -pb ariane_xilinx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 13:57:13 2024...
