
---------- Begin Simulation Statistics ----------
final_tick                               282517259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705276                       # Number of bytes of host memory used
host_op_rate                                   285328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   350.49                       # Real time elapsed on the host
host_tick_rate                              806068203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.282517                       # Number of seconds simulated
sim_ticks                                282517259000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600452                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               602756                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               884                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603300                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                148                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605023                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     572                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.650345                       # CPI: cycles per instruction
system.cpu.discardedOps                          2277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37132326                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49096584                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172610                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       445261784                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176980                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        565034518                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       119772734                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2928392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5923070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2991977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          748                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5986746                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            750                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2927950                       # Transaction distribution
system.membus.trans_dist::CleanEvict              442                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2993464                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2993464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8917748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8917748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189524096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189524096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2994678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2994678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2994678                       # Request fanout histogram
system.membus.respLayer1.occupancy         9776757750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12078469500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5919392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2993464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2993464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1054                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8979103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8981517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191525088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191568608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2929142                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93694400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5923913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5923111     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    800      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5923913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4489247000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2993720493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1054998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::total                       84                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data                   8                       # number of overall hits
system.l2.overall_hits::total                      84                       # number of overall hits
system.l2.demand_misses::.cpu.inst                978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2993709                       # number of demand (read+write) misses
system.l2.demand_misses::total                2994687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               978                       # number of overall misses
system.l2.overall_misses::.cpu.data           2993709                       # number of overall misses
system.l2.overall_misses::total               2994687                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 230363909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230436527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72618000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 230363909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230436527500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2993717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2994771                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2993717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2994771                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.927894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.927894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74251.533742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76949.332584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76948.451541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74251.533742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76949.332584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76948.451541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2927950                       # number of writebacks
system.l2.writebacks::total                   2927950                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2993702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2994678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2993702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2994678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 200426430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 200489213000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 200426430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 200489213000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.925996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.925996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999969                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64326.844262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66949.359021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66948.504313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64326.844262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66949.359021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66948.504313                       # average overall mshr miss latency
system.l2.replacements                        2929142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2991442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2991442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2991442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2991442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          287                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              287                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         2993464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2993464                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 230344822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  230344822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2993464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2993464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76949.254275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76949.254275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2993464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2993464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 200410182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 200410182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66949.254275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66949.254275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72618000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72618000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.927894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.927894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74251.533742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74251.533742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62783000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62783000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.925996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64326.844262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64326.844262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19087000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19087000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.968379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77906.122449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77906.122449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.940711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68266.806723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68266.806723                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64851.626977                       # Cycle average of tags in use
system.l2.tags.total_refs                     5986687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2994678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        19.368050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64832.258927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989557                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        54947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50888246                       # Number of tag accesses
system.l2.tags.data_accesses                 50888246                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95798464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95829696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93694400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93694400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2993702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2994678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2927950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2927950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            110549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         339088891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             339199440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       110549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      331641332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            331641332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      331641332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           110549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        339088891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            670840772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1463990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2993702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000842916500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8896457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1375356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2994678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2927950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2994678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2927950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1463960                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            186926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            187028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            187163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            187183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            187241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            187229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           187147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           187150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           187143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           187193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           187191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21962298750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14973390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78112511250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7333.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26083.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2764733                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1359842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2994678                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2927950                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2994432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       334064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    854.184971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   745.445568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.170917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12104      3.62%      3.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14230      4.26%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14445      4.32%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13060      3.91%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13252      3.97%     20.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12693      3.80%     23.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14540      4.35%     28.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13255      3.97%     32.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       226485     67.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       334064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        91402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.763561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.038089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.600807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        91400    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.182205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90637     99.16%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              765      0.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              191659392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93693568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95829696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93694400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       678.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       331.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    339.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  282517239000                       # Total gap between requests
system.mem_ctrls.avgGap                      47701.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95798464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     46846784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110548.998353406787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 339088890.848965764046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165819193.368289023638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2993702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2927950                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22906250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  78089605000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6811686119000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23469.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26084.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2326435.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1192522800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            633840900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10692157140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22301597760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      65867662710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53019122400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157528778910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.589931                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135862420750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9433840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 137220998250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1192701300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            633931980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10689843780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820006440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22301597760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      65843538030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53039437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157521057210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.562599                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135915909500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9433840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 137167509500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14376726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14376726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14376726                       # number of overall hits
system.cpu.icache.overall_hits::total        14376726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1054                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1054                       # number of overall misses
system.cpu.icache.overall_misses::total          1054                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76087000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76087000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76087000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76087000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14377780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14377780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14377780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14377780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72188.804554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72188.804554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72188.804554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72188.804554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75033000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75033000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71188.804554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71188.804554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71188.804554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71188.804554                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14376726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14376726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1054                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76087000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76087000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14377780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14377780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72188.804554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72188.804554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71188.804554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71188.804554                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           747.896122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14377780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1054                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13641.157495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   747.896122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          748                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          748                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28756614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28756614                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     55086432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55086432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55086459                       # number of overall hits
system.cpu.dcache.overall_hits::total        55086459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5987138                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5987138                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5987150                       # number of overall misses
system.cpu.dcache.overall_misses::total       5987150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 457712899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 457712899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 457712899000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 457712899000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.098032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.098032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.098032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.098032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76449.365122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76449.365122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76449.211895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76449.211895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2991442                       # number of writebacks
system.cpu.dcache.writebacks::total           2991442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2993431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2993431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2993431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2993431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2993707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2993707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2993717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2993717                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 234853785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 234853785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 234854584500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 234854584500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049018                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78449.155345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78449.155345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78449.160191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78449.160191                       # average overall mshr miss latency
system.cpu.dcache.replacements                2991669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77909.266409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77909.266409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18766000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18766000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77226.337449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77226.337449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7187261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7187261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5986879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5986879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 457692720500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 457692720500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76449.301965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76449.301965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2993415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2993415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2993464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2993464                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 234835019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 234835019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78449.254609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78449.254609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.857021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58080204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2993717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.400700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.857021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          985                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         125140991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        125140991                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 282517259000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
