{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:ufrVoPGSRksC", "title": "Energy-efficient abundant-data computing: The N3XT 1,000 x", "published_by": "Computer 48 (12), 24-33, 2015", "authors": ["MMS Aly", "M Gao", "G Hills", "CS Lee", "G Pitner", "MM Shulaker", "TF Wu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2764676254995798371", "cited_by": 254.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:UeHWp8X0CEIC", "title": "Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs", "published_by": "2014 IEEE International Electron Devices Meeting, 27.4. 1-27.4. 4, 2014", "authors": ["MM Shulaker", "TF Wu", "A Pal", "L Zhao", "Y Nishi", "K Saraswat", "HSP Wong", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15005509650590264480", "cited_by": 179.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:j3f4tGmQtD8C", "title": "Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study", "published_by": "2018 IEEE International Solid-State Circuits Conference-(ISSCC), 492-494, 2018", "authors": ["TF Wu", "H Li", "PC Huang", "A Rahimi", "JM Rabaey", "HSP Wong", "MM Shulaker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17438430664841112322", "cited_by": 133.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:L8Ckcad2t8MC", "title": "Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition", "published_by": "2016 IEEE International Electron Devices Meeting (IEDM), 16.1. 1-16.1. 4, 2016", "authors": ["H Li", "TF Wu", "A Rahimi", "KS Li", "M Rusch", "CH Lin", "JL Hsu", "MM Sabry", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17086993026605022995", "cited_by": 133.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:maZDTaKrznsC", "title": "The N3XT Approach to Energy-Efficient Abundant-Data Computing", "published_by": "Proceedings of the IEEE 107 (1), 19-48, 2018", "authors": ["MMS Aly", "TF Wu", "A Bartolo", "YH Malviya", "W Hwang", "G Hills", "I Markov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10110933968490498393,7683431604966790996", "cited_by": 106.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:zYLM7Y9cAGgC", "title": "TPAD: Hardware Trojan prevention and detection for trusted integrated circuits", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2015", "authors": ["TF Wu", "K Ganesan", "YA Hu", "HSP Wong", "S Wong", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4503286471422227389", "cited_by": 100.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:u-x6o8ySG0sC", "title": "Carbon nanotube circuit integration up to sub-20 nm channel lengths", "published_by": "ACS nano 8 (4), 3434-3443, 2014", "authors": ["MM Shulaker", "J Van Rethy", "TF Wu", "L Suriyasena Liyanage", "H Wei", "Z Li", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8863232365260407964", "cited_by": 93.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:TQgYirikUcIC", "title": "Resistive RAM-centric computing: Design and modeling methodology", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2263-2273, 2017", "authors": ["H Li", "TF Wu", "S Mitra", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4174479661036437576", "cited_by": 69.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:IjCSPb-OGe4C", "title": "Monolithic 3D integration: A path from concept to reality", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2015", "authors": ["MM Shulaker", "TF Wu", "MM Sabry", "H Wei", "HSP Wong", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13405801713904735601", "cited_by": 66.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:TFP_iSt0sucC", "title": "Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration", "published_by": "IEEE Journal of Solid-State Circuits 53 (11), 3183-3196, 2018", "authors": ["TF Wu", "H Li", "PC Huang", "A Rahimi", "G Hills", "B Hodson", "W Hwang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770079656021854085", "cited_by": 64.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:YFjsv_pBGBYC", "title": "Resistive RAM endurance: Array-level characterization and correction techniques targeting deep learning applications", "published_by": "IEEE Transactions on Electron Devices 66 (3), 1281-1288, 2019", "authors": ["A Grossi", "E Vianello", "MM Sabry", "M Barlas", "L Grenouillet", "J Coignus", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9012544782613626592", "cited_by": 54.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:k_IJM867U9cC", "title": "Resistive RAM With Multiple Bits Per Cell: Array-Level Demonstration of 3 Bits Per Cell", "published_by": "IEEE Transactions on Electron Devices 66 (1), 641-646, 2018", "authors": ["BQ Le", "A Grossi", "E Vianello", "T Wu", "G Lama", "E Beigne", "HSP Wong", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=662655772992205099", "cited_by": 53.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:u5HHmVD_uO8C", "title": "Cooling three-dimensional integrated circuits using power delivery networks", "published_by": "2012 International Electron Devices Meeting, 14.2. 1-14.2. 4, 2012", "authors": ["H Wei", "TF Wu", "D Sekar", "B Cronquist", "RF Pease", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1970400847410429545", "cited_by": 53.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:LkGwnXOMwfcC", "title": "Efficient metallic carbon nanotube removal for highly-scaled technologies", "published_by": "2015 IEEE International Electron Devices Meeting (IEDM), 32.4. 1-32.4. 4, 2015", "authors": ["MM Shulaker", "G Hills", "TF Wu", "Z Bao", "HSP Wong", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10095403412066173905", "cited_by": 43.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:RYcK_YlVTxYC", "title": "High-density multiple bits-per-cell 1T4R RRAM array with gradual SET/RESET and its effectiveness for deep learning", "published_by": "2019 IEEE International Electron Devices Meeting (IEDM), 35.6. 1-35.6. 4, 2019", "authors": ["ER Hsieh", "M Giordano", "B Hodson", "A Levy", "SK Osekowsky", "RM Radway", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10424765917452174533", "cited_by": 40.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:qjMakFHDy7sC", "title": "Monolithic 3D integration advances and challenges: From technology to system levels", "published_by": "2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S\u00a0\u2026, 2014", "authors": ["MS Ebrahimi", "G Hills", "MM Sabry", "MM Shulaker", "H Wei", "TF Wu", "S Mitra", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16092077340911911052", "cited_by": 28.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:vV6vV6tmYwMC", "title": "RADAR: A fast and energy-efficient programming technique for multiple bits-per-cell RRAM arrays", "published_by": "IEEE Transactions on Electron Devices 68 (9), 4397-4403, 2021", "authors": ["BQ Le", "A Levy", "TF Wu", "RM Radway", "ER Hsieh", "X Zheng", "M Nelson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5462632748903485658", "cited_by": 25.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:NaGl4SEjCO4C", "title": "14.3 A 43pJ/cycle non-volatile microcontroller with 4.7 \u03bcs shutdown/wake-up integrating 2.3-bit/cell resistive RAM and resilience techniques", "published_by": "2019 IEEE International Solid-State Circuits Conference-(ISSCC), 226-228, 2019", "authors": ["TF Wu", "BQ Le", "R Radway", "A Bartolo", "W Hwang", "S Jeong", "H Li", "P Tandon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6281894349189193609", "cited_by": 20.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:SeFeTyx0c_EC", "title": "System-Level design and integration of a prototype AR/VR hardware featuring a custom low-power DNN accelerator chip in 7nm technology for codec avatars", "published_by": "2022 IEEE Custom Integrated Circuits Conference (CICC), 01-08, 2022", "authors": ["HE Sumbul", "TF Wu", "Y Li", "SS Sarwar", "W Koven", "E Murphy-Trotzky", "X Cai", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15603337485282497238", "cited_by": 16.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&citation_for_view=KYOsUh8AAAAJ:R3hNpaxXUhUC", "title": "3D nanosystems enable embedded abundant-data computing: special session paper", "published_by": "Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on\u00a0\u2026, 2017", "authors": ["W Hwang", "MMS Aly", "YH Malviya", "M Gao", "TF Wu", "C Kozyrakis", "HSP Wong", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1085658914466166226,840982279777109284", "cited_by": 16.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:J_g5lzvAfSwC", "title": "Illusion of large on-chip memory by networked computing chips for neural network inference", "published_by": "Nature Electronics 4 (1), 71-80, 2021", "authors": ["RM Radway", "A Bartolo", "PC Jolly", "ZF Khan", "BQ Le", "P Tandon", "TF Wu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13991550067899457201", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:YOwf2qJgpHMC", "title": "Nano-engineered architectures for ultra-low power wireless body sensor nodes", "published_by": "Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on\u00a0\u2026, 2016", "authors": ["R Braojos", "D Atienza", "MMS Aly", "TF Wu", "HSP Wong", "S Mitra", "G Ansaloni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3500173033774011328", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:pqnbT2bcN3wC", "title": "The future of hardware technologies for computing: N3XT 3D MOSAIC, illusion scaleup, co-design", "published_by": "2021 IEEE International Electron Devices Meeting (IEDM), 25.4. 1-25.4. 4, 2021", "authors": ["RM Radway", "K Sethi", "WC Chen", "J Kwon", "S Liu", "TF Wu", "E Beigne", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14464844137708010047", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:-f6ydRqryjwC", "title": "Device-architecture co-design for hyperdimensional computing with 3D vertical resistive switching random access memory (3D VRRAM)", "published_by": "2017 International Symposium on VLSI Technology, Systems and Application\u00a0\u2026, 2017", "authors": ["H Li", "TF Wu", "S Mitra", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10019527820949646654", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:isC4tDSrTZIC", "title": "Hyperdimensional computing nanosystem", "published_by": "arXiv preprint arXiv:1811.09557, 2018", "authors": ["A Rahimi", "TF Wu", "H Li", "JM Rabaey", "HSP Wong", "MM Shulaker", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1495194336551405037", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:u_35RYKgDlwC", "title": "Three-Dimensional Stacked Neural Network Accelerator Architectures for AR/VR Applications", "published_by": "IEEE Micro 42 (6), 116-124, 2022", "authors": ["L Yang", "RM Radway", "YH Chen", "TF Wu", "H Liu", "E Ansari", "V Chandra", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7230439563340871613", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:HoB7MX3m0LUC", "title": "A uniform latency model for DNN accelerators with diverse architectures and dataflows", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 220-225, 2022", "authors": ["L Mei", "H Liu", "T Wu", "HE Sumbul", "M Verhelst", "E Beigne"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11213119391888105374", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:70eg2SAEIzsC", "title": "Hyperdimensional computing nanosystem: in-memory computing using monolithic 3D integration of RRAM and CNFET", "published_by": "Memristive Devices for Brain-Inspired Computing, 195-219, 2020", "authors": ["A Rahimi", "TF Wu", "H Li", "JM Rabaey", "HSP Wong", "MM Shulaker", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7345131913639578696", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:dfsIfKJdRG4C", "title": "A QDI Interconnect for 3D Systems Using Industry Standard EDA and Cell Libraries", "published_by": "2023 28th IEEE International Symposium on Asynchronous Circuits and Systems\u00a0\u2026, 2023", "authors": ["MT Moreira", "W Koven", "TF Wu", "HE Sumbul", "E Beigne"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:3s1wT3WcHBgC", "title": "Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications", "published_by": "2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and\u00a0\u2026, 2022", "authors": ["DH Morris", "H Liu", "TF Wu", "HE Sumbul", "E Ansari", "A Barachant", "J Reid", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:35N4QoGY0k4C", "title": "10 Inverse-Design for High-Performance Computing Photonics", "published_by": "Silicon Photonics for High-Performance Computing and Beyond, 159, 2021", "authors": ["J Skarda", "GH Ahn", "R Trivedi", "T Wu", "S Mitra", "J Vu\u010dkovi\u0107"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:M05iB0D1s5AC", "title": "Evaluation of Low-Voltage SRAM for Error-Resilient Augmented Reality Applications", "published_by": "2021 IEEE Workshop on Signal Processing Systems (SiPS), 1-3, 2021", "authors": ["TF Wu", "D Kim", "DH Morris", "E Beigne"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:RGFaLdJalmkC", "title": "Circuit and method for programming resistive memory cells", "published_by": "US Patent App. 15/733,715, 2021", "authors": ["E Vianello", "E Nowak", "BQ Le", "S Mitra", "FT Wu", "P Wong"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:lSLTfruPkqcC", "title": "System Design and Fabrication Using Monolithic 3d Integration of Heterogeneous Technologies", "published_by": "Stanford University, 2021", "authors": ["TF Wu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:ZHo1McVdvXMC", "title": "Session details: Algorithmic techniques for efficient and robust ML hardware", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=KYOsUh8AAAAJ&cstart=20&pagesize=80&citation_for_view=KYOsUh8AAAAJ:2P1L_qKh6hAC", "title": "The N3XT Approach to Energy-Efficient Data Center Computing", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["1615", "18", "24"], "Since 2018": ["1340", "17", "23"]}, "chart": {"2014": 13, "2015": 49, "2016": 80, "2017": 126, "2018": 175, "2019": 217, "2020": 239, "2021": 248, "2022": 265, "2023": 194}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=HWxGEesAAAAJ&hl=en", "name": "H.-S. Philip Wong", "ext": "Professor of Electrical Engineering, Stanford University"}, {"link": "https://scholar.google.com/citations?user=ac1SojMAAAAJ&hl=en", "name": "Max Shulaker", "ext": "Massachusetts Institute of Technology"}, {"link": "https://scholar.google.com/citations?user=eCo7XWkAAAAJ&hl=en", "name": "Mohamed M. Sabry Aly", "ext": "Assistant Professor, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=0zX2pcwAAAAJ&hl=en", "name": "Haitong Li", "ext": "Assistant Professor of ECE, Purdue University"}, {"link": "https://scholar.google.com/citations?user=GP64q_kAAAAJ&hl=en", "name": "Jan Rabaey", "ext": "Professor of EECS, University of California at Berkeley"}, {"link": "https://scholar.google.com/citations?user=aakIQUMAAAAJ&hl=en", "name": "Gage Hills", "ext": "Assistant Professor at Harvard SEAS"}, {"link": "https://scholar.google.com/citations?user=yx0pEmYAAAAJ&hl=en", "name": "Abbas Rahimi", "ext": "Research Staff Member, IBM Research-Zurich"}, {"link": "https://scholar.google.com/citations?user=DndsG6oAAAAJ&hl=en", "name": "Hai Wei", "ext": "Stanford University"}, {"link": "https://scholar.google.com/citations?user=CHIZtZAAAAAJ&hl=en", "name": "Igor L. Markov", "ext": "Meta, University of Michigan"}, {"link": "https://scholar.google.com/citations?user=tRW2V-0AAAAJ&hl=en", "name": "Eric Pop", "ext": "Pease-Ye Professor of Electrical Engineering & Materials Science, Stanford University"}, {"link": "https://scholar.google.com/citations?user=Vq3tLbUAAAAJ&hl=en", "name": "Krishna Saraswat", "ext": "Professor of Electrical Engineering, Stanford University"}, {"link": "https://scholar.google.com/citations?user=yMxNNHMAAAAJ&hl=en", "name": "Luckshitha Suriyasena Liyanage", "ext": "NIST, Applied Materials, Western Digital Corporation, Stanford University"}], "interests": [], "affiliates": [], "last_updated": "2023/10/31 20:28"}