{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444510441025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444510441026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 21:54:00 2015 " "Processing started: Sat Oct 10 21:54:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444510441026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444510441026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Online_adder_hd -c Online_adder_hd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Online_adder_hd -c Online_adder_hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444510441026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444510441291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_adder/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src_adder/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src_adder/testbench.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444510441334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444510441334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src_adder/full_adder.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444510441336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444510441336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_adder/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_adder/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "src_adder/D_flipflop.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444510441338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444510441338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_adder/online_adder_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file src_adder/online_adder_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Online_adder_hd " "Found entity 1: Online_adder_hd" {  } { { "src_adder/Online_adder_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/Online_adder_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444510441340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444510441340 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "asyn_reset Online_adder_hd.v(45) " "Verilog HDL Procedural Assignment error at Online_adder_hd.v(45): object \"asyn_reset\" on left-hand side of assignment must have a variable data type" {  } { { "src_adder/Online_adder_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/Online_adder_hd.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1444510441340 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "asyn_reset Online_adder_hd.v(45) " "Verilog HDL error at Online_adder_hd.v(45): value cannot be assigned to input \"asyn_reset\"" {  } { { "src_adder/Online_adder_hd.v" "" { Text "C:/Aaron_documents/Newton_method_hd/Online_adder_hd/src_adder/Online_adder_hd.v" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444510441340 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444510441382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 10 21:54:01 2015 " "Processing ended: Sat Oct 10 21:54:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444510441382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444510441382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444510441382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444510441382 ""}
