-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                jb914@EEWS104A-014                                  
-- Generated date:              Wed May 06 12:42:04 +0100 2015                      

Solution Settings: red_tint.v8
  Current state: extract
  Project: MouseTintRed
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MouseTintRed.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/shift_class.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /red_tint/core                       5       1          1            0  1          
    Design Total:                        5       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(8,0,3,1,8)                           9.000      9.000 1.175          1           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           1 
    mgc_not(7)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(3,20)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):               9.000      9.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      9.0           9.0             9.0        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:              9.0 (100%)    9.0 (100%)      9.0 (100%) 
      MUX:                 0.0           0.0             0.0        
      FUNC:                9.0 (100%)    9.0 (100%)      9.0 (100%) 
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(video_out:rsc:mgc_out_stdreg.d)#1.reg          1         Y                  reg(video_out:rsc:mgc_out_stdreg.d)#1.reg             
    reg(video_out:rsc:mgc_out_stdreg.d).reg            1         Y                  reg(video_out:rsc:mgc_out_stdreg.d).reg               
                                                                                                                                          
    Total:                                             2              2           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  1.174579
      Slack:      35.862458036999996
      
      Path                                                  Startpoint                               Endpoint                                            Delay  Slack   
      ----------------------------------------------------- ---------------------------------------- --------------------------------------------------- ------ -------
      1                                                     red_tint:core/mouse_xy:rsc:mgc_in_wire.d red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)   1.1746 35.8625 
                                                                                                                                                                        
        Instance                                            Component                                                                                    Delta  Delay   
        --------                                            ---------                                                                                    -----  -----   
        red_tint:core/mouse_xy:rsc:mgc_in_wire.d                                                                                                         0.0000 0.0000  
        red_tint:core/slc#1                                                                                                                              0.0000 0.0000  
        red_tint:core/slc#1.itm                                                                                                                          0.0000 0.0000  
        red_tint:core/not                                   mgc_not_7                                                                                    0.0000 0.0000  
        red_tint:core/not.itm                                                                                                                            0.0000 0.0000  
        red_tint:core/conc#12                                                                                                                            0.0000 0.0000  
        red_tint:core/conc#12.itm                                                                                                                        0.0000 0.0000  
        red_tint:core/if:acc                                mgc_add_8_0_3_1_8                                                                            1.1746 1.1746  
        red_tint:core/if:acc.itm                                                                                                                         0.0000 1.1746  
        red_tint:core/slc                                                                                                                                0.0000 1.1746  
        red_tint:core/slc.mdf.sva                                                                                                                        0.0000 1.1746  
        red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                    0.0000 1.1746  
                                                                                                                                                                        
      2                                                     red_tint:core/mouse_xy:rsc:mgc_in_wire.d red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 1.1746 35.8625 
                                                                                                                                                                        
        Instance                                            Component                                                                                    Delta  Delay   
        --------                                            ---------                                                                                    -----  -----   
        red_tint:core/mouse_xy:rsc:mgc_in_wire.d                                                                                                         0.0000 0.0000  
        red_tint:core/slc#1                                                                                                                              0.0000 0.0000  
        red_tint:core/slc#1.itm                                                                                                                          0.0000 0.0000  
        red_tint:core/not                                   mgc_not_7                                                                                    0.0000 0.0000  
        red_tint:core/not.itm                                                                                                                            0.0000 0.0000  
        red_tint:core/conc#12                                                                                                                            0.0000 0.0000  
        red_tint:core/conc#12.itm                                                                                                                        0.0000 0.0000  
        red_tint:core/if:acc                                mgc_add_8_0_3_1_8                                                                            1.1746 1.1746  
        red_tint:core/if:acc.itm                                                                                                                         0.0000 1.1746  
        red_tint:core/slc                                                                                                                                0.0000 1.1746  
        red_tint:core/slc.mdf.sva                                                                                                                        0.0000 1.1746  
        red_tint:core/not#2                                 mgc_not_1                                                                                    0.0000 1.1746  
        red_tint:core/not#2.itm                                                                                                                          0.0000 1.1746  
        red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 mgc_reg_pos_1_1_0_0_0_1_1                                                                    0.0000 1.1746  
                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 37.037037037
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                            Port              Slack (Delay) Messages 
      --------------------------------------------------- --------------- ------- ------- --------
      red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)   slc.mdf.sva     35.8625  1.1746          
      red_tint:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 not#2.itm       35.8625  1.1746          
      red_tint                                            video_out:rsc.z 37.0370  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    8     1 
    not                          
    -                    7     1 
    -                    1     1 
    read_port                    
    -                   20     1 
    reg                          
    -                    1     2 
    write_port                   
    -                   30     1 
    
  End of Report
