// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the R-Car V3U (R8A779A0) SoC
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */

#include <dt-bindings/clock/r8a779a0-cpg-mssr.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
/* #include <dt-bindings/power/r8a779a0-sysc.h> */

/ {
	compatible = "renesas,r8a779a0";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		/* T.B.D. */
	};

	/* External CAN clock - to be overridden by boards that provide it */
	can_clk: can {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a76_0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <0>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			power-domains = <&sysc R8A779A0_PD_CA76_CPU0>;
			next-level-cache = <&L2_CA76>;
			// enable-method = "psci";
			// operating-points-v2 = <&cluster0_opp_tb0>;
		};
#if 0
		a76_1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <1>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU1>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <2>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU2>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <3>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z0>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_4: cpu@4 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <4>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_5: cpu@5 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <5>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_6: cpu@6 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <6>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};

		a76_7: cpu@7 {
			device_type = "cpu";
			compatible = "arm,cortex-a76", "arm,armv8";
			reg = <7>;
			clocks = <&cpg CPG_CORE R8A779A0_CLK_Z1>;
			/* power-domains = <&sysc R8A779A0_PD_CA76_CPU3>; */
			next-level-cache = <&L2_CA76>;
			enable-method = "psci";
			operating-points-v2 = <&cluster0_opp_tb0>;
		};
#endif
		L2_CA76: cache-controller {
			compatible = "cache";
			/* power-domains = <&sysc R8A779A0_PD_CA76_SCU>; */
			cache-unified;
			cache-level = <2>;
		};
	};
#if 0
	cluster0_opp_tb0: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp@1000000000 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <850000>; /* TBD; section 87.2 */
			clock-latency-ns = <300000>;
		};
	};
#endif
	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	extalr_clk: extalr {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	/* External PCIe clock - can be overridden by the board */
	pcie_bus_clk: pcie_bus {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
	};

	pmu_a76 {
		compatible = "arm,cortex-a76-pmu";
		interrupts-extended = <&gic GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
				      <&gic GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		// interrupt-affinity = <&a76_0>, <&a76_1>, <&a76_2>, <&a76_3>;
	};

#if 0
	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};
#endif
	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		cpg: clock-controller@e6150000 {
			compatible = "renesas,r8a779a0-cpg-mssr";
			reg = <0 0xe6150000 0 0x10000>;
			clocks = <&extal_clk>, <&extalr_clk>;
			clock-names = "extal", "extalr";
			#clock-cells = <2>;
			#power-domain-cells = <0>;
			#reset-cells = <1>;
		};

		rst: reset-controller@e6160000 {
			compatible = "renesas,r8a779a0-rst";
			reg = <0 0xe6160000 0 0x0200>;
		};

		gic: interrupt-controller@f1000000 {
			compatible = "arm,gic-v3";

			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1000000 0x0 0x20000>,
			      <0x0 0xf1060000 0x0 0x110000>;
			interrupts = <GIC_PPI 9	(GIC_CPU_MASK_SIMPLE(1) |
				      IRQ_TYPE_LEVEL_HIGH)>;
			power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
		};
	};
};
