DESIGN_KIT_MODEL_PATH=D:\Users\YHT\muRataLibWeb_EIA\bin\win32_64_VS2013
EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
DESIGN_KIT_VERILOGA_PATH=D:\Users\YHT\muRataLibWeb_EIA\veriloga
DESIGN_KIT_SIM_FILE_PATH=D:\Users\YHT\muRataLibWeb_EIA\circuit\data;D:\Users\YHT\muRataLibWeb_EIA\circuit\models
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH:$HPEESOF_DIR/adsptolemy/wtb:$HPEESOF_DIR/CustomEncoded/linlib/data:$HPEESOF_DIR/CustomEncoded/UWB_Channel/data:$HPEESOF_DIR/CustomEncoded/UWB_Receiver/data:$HPEESOF_DIR/CustomEncoded/UWB_Transmitter/data;{%DESIGN_KIT_SIM_FILE_PATH}
DE_SIM_FILE_PATH=.\data;D:\Users\YHT\muRataLibWeb_EIA\circuit\data;D:\Users\YHT\muRataLibWeb_EIA\circuit\models
