# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
# Date created = 06:35:43  March 09, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lab3_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY cpu_board
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "06:35:43  MARCH 09, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH control_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME cpu_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id cpu_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME cpu_vhd_tst -section_id cpu_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME add_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id add_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME add_vhd_tst -section_id add_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME sub_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id sub_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME sub_vhd_tst -section_id sub_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME runtest_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id runtest_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME runtest_vhd_tst -section_id runtest_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME mux_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id mux_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mux_vhd_tst -section_id mux_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME runtest_middle_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id runtest_middle_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME runtest_middle_vhd_tst -section_id runtest_middle_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME reset_test_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id reset_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME reset_test_vhd_tst -section_id reset_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME move_test_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id move_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME move_test_vhd_tst -section_id move_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME control_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id control_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME control_vhd_tst -section_id control_vhd_tst
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/control.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/move_test.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/reset_test.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/runtest_middle.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/mux.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/sub.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/runtest.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/add.vht
set_global_assignment -name VHDL_FILE cpu.vhd
set_global_assignment -name VHDL_FILE adder.vhd
set_global_assignment -name VHDL_FILE control.vhd
set_global_assignment -name VHDL_FILE register_single.vhd
set_global_assignment -name VHDL_FILE mux.vhd
set_global_assignment -name VHDL_FILE cpu_board.vhd
set_global_assignment -name EDA_TEST_BENCH_NAME control2_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id control2_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME control2_vhd_tst -section_id control2_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/cpu.vht -section_id cpu_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/add.vht -section_id add_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/sub.vht -section_id sub_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/runtest.vht -section_id runtest_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/mux.vht -section_id mux_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/runtest_middle.vht -section_id runtest_middle_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/reset_test.vht -section_id reset_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/move_test.vht -section_id move_test_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/control.vht -section_id control_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/control2.vht -section_id control2_vhd_tst
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top