CCS PCH C Compiler, Version 5.011, 5967               29-בס-25 01:15

               Filename:   F:\Common\Programming\GitHub\DIPAE_EnsomatomenaSystimata_6th_Term\Askisi3\Askisi3.2\askisi3_2.lst

               ROM used:   428 bytes (1%)
                           Largest free fragment is 32336
               RAM used:   26 (1%) at main() level
                           28 (1%) worst case
               Stack used: 3 locations (1 in main + 2 for interrupts)
               Stack size: 31

*
0000:  GOTO   0190
*
0008:  MOVWF  04
000A:  MOVFF  FD8,05
000E:  MOVFF  FE0,06
0012:  MOVLB  0
0014:  MOVFF  FE9,0C
0018:  MOVFF  FEA,07
001C:  MOVFF  FE1,08
0020:  MOVFF  FE2,09
0024:  MOVFF  FD9,0A
0028:  MOVFF  FDA,0B
002C:  MOVFF  FF3,12
0030:  MOVFF  FF4,13
0034:  MOVFF  FFA,14
0038:  MOVFF  00,0E
003C:  MOVFF  01,0F
0040:  MOVFF  02,10
0044:  MOVFF  03,11
0048:  BTFSS  FF0.4
004A:  GOTO   0054
004E:  BTFSC  FF0.1
0050:  GOTO   00A2
0054:  BTFSS  FF2.3
0056:  GOTO   0060
005A:  BTFSC  FF2.0
005C:  GOTO   00DA
0060:  MOVFF  0E,00
0064:  MOVFF  0F,01
0068:  MOVFF  10,02
006C:  MOVFF  11,03
0070:  MOVFF  0C,FE9
0074:  MOVFF  07,FEA
0078:  BSF    07.7
007A:  MOVFF  08,FE1
007E:  MOVFF  09,FE2
0082:  MOVFF  0A,FD9
0086:  MOVFF  0B,FDA
008A:  MOVFF  12,FF3
008E:  MOVFF  13,FF4
0092:  MOVFF  14,FFA
0096:  MOVF   04,W
0098:  MOVFF  06,FE0
009C:  MOVFF  05,FD8
00A0:  RETFIE 0
.................... // DIPAE - Enosmatomena Systimata - 6o Eksamino 
.................... // Alevropoulos Panagiotis 
.................... // AM: 2022005 
.................... // Askisi 3.2 
.................... #include <main_.h> 
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... //#FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
*
00AE:  CLRF   FEA
00B0:  MOVLW  1B
00B2:  MOVWF  FE9
00B4:  MOVF   FEF,W
00B6:  BZ    00D8
00B8:  MOVLW  0F
00BA:  MOVWF  01
00BC:  MOVLW  BF
00BE:  MOVWF  00
00C0:  CLRWDT
00C2:  DECFSZ 00,F
00C4:  BRA    00C0
00C6:  DECFSZ 01,F
00C8:  BRA    00BC
00CA:  MOVLW  8F
00CC:  MOVWF  00
00CE:  DECFSZ 00,F
00D0:  BRA    00CE
00D2:  CLRWDT
00D4:  DECFSZ FEF,F
00D6:  BRA    00B8
00D8:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#build (reset=0x800, interrupt=0x808) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#org 0, 0x7FF {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................  
.................... #use standard_io (A) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (B) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (C) // Standard Eisodoi & Eksodoi 
.................... #byte PORTA =0xF80 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTB =0xF81 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTC =0xF82 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTD =0xF83 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTE =0xF84 // Orismos ton thiron me ti thesi tous sti mnimi 
....................  
.................... const int16 delay_before_alarm = 4000; // Stathera xronou prin xtypisei o synagermos 
.................... const int16 sound_alarm = 5000; // Stathera xronou pou xtypaei o synagermos  
.................... const int8 alarm_led = 0x2; // Led pou anavei oso xtypaei o synagermos 
....................  
.................... // Dilosi global metavliton 
.................... byte last = 0; 
.................... byte old = 0; 
.................... byte changed_bit = 0; 
.................... int1 armed = 0; 
....................  
.................... // Dilosi sinartiseon 
.................... void ext_int2(void); 
.................... void rb(void); 
.................... void init(void); 
....................  
.................... void main() 
*
0190:  CLRF   FF8
0192:  BCF    FD0.7
0194:  BSF    07.7
0196:  CLRF   16
0198:  CLRF   17
019A:  CLRF   18
019C:  BCF    19.0
019E:  MOVF   FC1,W
01A0:  ANDLW  C0
01A2:  IORLW  0F
01A4:  MOVWF  FC1
01A6:  MOVLW  07
01A8:  MOVWF  FB4
.................... { 
....................    init(); 
01AA:  BRA    0176
....................    while (TRUE) { 
01AC:  BRA    01AC
....................    } 
.................... }    
....................  
.................... // Ylopoiisi synartiseon 
.................... #INT_EXT2 // Diakopi me megali proteraiotita 
.................... void ext_int2(void) { 
01AE:  SLEEP 
....................    armed = !bit_test(PORTB, 2); 
*
00A2:  BCF    19.0
00A4:  BTFSS  F81.2
00A6:  BSF    19.0
.................... //   if (!bit_test(PORTB, 2)) 
.................... //      armed = 1; 
.................... //   else 
.................... //      armed = 0; 
.................... //   if (!bit_test(PORTB, 2)) { // An o synagermos einai oplismenos kai to RB2 einai 0... 
.................... //      delay_ms(delay_before_alarm); // Kathisterisi 4 sec nexri na xtipisei o synagermos // LOGO TOU DELAY DEN PAIZEI SOSTA H ALLAGI TOU RB2 ANAMESA STA 4sec 
.................... //      PORTD = PORTD ^ alarm_led;  //... tote xtypaei gia... 
.................... //      delay_ms(sound_alarm); //... 5 sec... 
.................... //      PORTD = PORTD ^ alarm_led; //... kai stamataei. 
.................... //   } 
.................... } 
....................  
....................  
00A8:  BCF    FF0.1
00AA:  GOTO   0060
.................... #INT_RB //HIGH // Diakopi me megali proteraiotita 
.................... void rb(void) { 
....................    last = PORTB ^ old; 
*
00DA:  MOVF   F81,W
00DC:  XORWF  17,W
00DE:  MOVWF  16
....................    old = PORTB; 
00E0:  MOVFF  F81,17
....................    if (bit_test(last, 4) && !bit_test(old, 4)) { // Egine allagi ston aisthitira RB4 
00E4:  BTFSS  16.4
00E6:  BRA    00F0
00E8:  BTFSC  17.4
00EA:  BRA    00F0
....................       changed_bit = 0x10; 
00EC:  MOVLW  10
00EE:  MOVWF  18
....................    } 
....................    if (bit_test(last, 4) && bit_test(old, 4)) { 
00F0:  BTFSS  16.4
00F2:  BRA    00FC
00F4:  BTFSS  17.4
00F6:  BRA    00FC
....................       changed_bit = 0x10; 
00F8:  MOVLW  10
00FA:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 5) && !bit_test(old, 5)) { // Egine allagi ston aisthitira RB5 
00FC:  BTFSS  16.5
00FE:  BRA    0108
0100:  BTFSC  17.5
0102:  BRA    0108
....................       changed_bit = 0x20; 
0104:  MOVLW  20
0106:  MOVWF  18
....................    } 
....................    if (bit_test(last, 5) && bit_test(old, 5)) { 
0108:  BTFSS  16.5
010A:  BRA    0114
010C:  BTFSS  17.5
010E:  BRA    0114
....................       changed_bit = 0x20; 
0110:  MOVLW  20
0112:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 6) && !bit_test(old, 6)) { // Egine allagi ston aisthitira RB6 
0114:  BTFSS  16.6
0116:  BRA    0120
0118:  BTFSC  17.6
011A:  BRA    0120
....................       changed_bit = 0x40; 
011C:  MOVLW  40
011E:  MOVWF  18
....................    } 
....................    if (bit_test(last, 6) && bit_test(old, 6)) { 
0120:  BTFSS  16.6
0122:  BRA    012C
0124:  BTFSS  17.6
0126:  BRA    012C
....................       changed_bit = 0x40; 
0128:  MOVLW  40
012A:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 7) && !bit_test(old, 7)) { // Egine allagi ston aisthitira RB7 
012C:  BTFSS  16.7
012E:  BRA    0138
0130:  BTFSC  17.7
0132:  BRA    0138
....................       changed_bit = 0x80; 
0134:  MOVLW  80
0136:  MOVWF  18
....................    } 
....................    if (bit_test(last, 7) && bit_test(old, 7)) { 
0138:  BTFSS  16.7
013A:  BRA    0144
013C:  BTFSS  17.7
013E:  BRA    0144
....................       changed_bit = 0x80; 
0140:  MOVLW  80
0142:  MOVWF  18
....................    } 
....................     
....................    PORTD = PORTD ^ changed_bit; // Anavoun ta led ton aisthitiron ydragryrou analoga me tous diakoptes RB4 eos RB7 
0144:  MOVF   18,W
0146:  XORWF  F83,F
....................    if (armed) { // An o synagermos einai oplismenos kai to RB2 einai 0... 
0148:  BTFSS  19.0
014A:  BRA    0170
....................       delay_ms(delay_before_alarm); // Kathisterisi 4 sec nexri na xtipisei o synagermos // LOGO TOU DELAY DEN PAIZEI SOSTA H ALLAGI TOU RB2 ANAMESA STA 4sec 
014C:  MOVLW  10
014E:  MOVWF  1A
0150:  MOVLW  FA
0152:  MOVWF  1B
0154:  RCALL  00AE
0156:  DECFSZ 1A,F
0158:  BRA    0150
....................       PORTD = PORTD ^ alarm_led;  //... tote xtypaei gia... 
015A:  MOVLW  02
015C:  XORWF  F83,F
....................       delay_ms(sound_alarm); //... 5 sec... 
015E:  MOVLW  14
0160:  MOVWF  1A
0162:  MOVLW  FA
0164:  MOVWF  1B
0166:  RCALL  00AE
0168:  DECFSZ 1A,F
016A:  BRA    0162
....................       PORTD = PORTD ^ alarm_led; //... kai stamataei. 
016C:  MOVLW  02
016E:  XORWF  F83,F
....................    } 
....................     
.................... //   if (PORTD == 0xF0) // An einai ernergopoiimenoi kai oi 4 aisthitires tote o synagermos mporei na energopoiithei 
.................... //      armed = 1; 
.................... //   else 
.................... //      armed = 0; 
0170:  BCF    FF2.0
0172:  GOTO   0060
.................... } 
....................  
.................... void init(void) { 
....................    set_tris_b(0xff); // Orismos tou PORTB san eisodo (1) 
0176:  MOVLW  FF
0178:  MOVWF  F93
....................    set_tris_d(0x00); // Orismos tou PORTD san eksodo (0) 
017A:  MOVLW  00
017C:  MOVWF  F95
....................    PORTD = 0; 
017E:  CLRF   F83
....................    port_b_pullups(TRUE); 
0180:  BCF    FF1.7
....................    ext_int_edge(2, H_TO_L); 
0182:  BCF    FF1.4
....................  
.................... //   ext_int_edge(4, L_TO_H); 
.................... //   ext_int_edge(5, L_TO_H); 
.................... //   ext_int_edge(6, L_TO_H); 
.................... //   ext_int_edge(7, L_TO_H); 
....................     
....................    enable_interrupts(INT_EXT2); // Energopoiisi eksoterikis diakopis RB2 
0184:  BSF    FF0.4
....................    enable_interrupts(INT_RB); // Energopoiisi eksoterikis diakopon RB4 eos RB7 
0186:  BSF    FF2.3
....................    enable_interrupts(GLOBAL); // Energopoiisi genikou diakopti diakopon 
0188:  MOVLW  C0
018A:  IORWF  FF2,F
018C:  GOTO   01AC (RETURN)
.................... } 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E3F   NOPUT BROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0081   STVREN NOLVP ICSP1 NOXINST NODEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: A00F   NOWRT NOWRTC WRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB
