#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun  7 21:00:34 2017
# Process ID: 13412
# Current directory: D:/vivado/4_beat_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13880 D:\vivado\4_beat_generator\4_beat_generator.xpr
# Log file: D:/vivado/4_beat_generator/vivado.log
# Journal file: D:/vivado/4_beat_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/4_beat_generator/4_beat_generator.xpr
INFO: [Project 1-313] Project file moved from 'E:/Projects/4_beat_generator' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/vivado/D_trigger/D_trigger.srcs', nor could it be found using path 'E:/Projects/D_trigger/D_trigger.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/vivado/D_trigger/D_trigger.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_D_trigger_0_0
design_1_D_trigger_1_0
design_1_util_vector_logic_0_0
design_1_D_trigger_2_0
design_1_util_vector_logic_1_0
design_1_D_trigger_3_0
design_1_util_vector_logic_2_0

INFO: [Project 1-230] Project '4_beat_generator.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 820.406 ; gain = 78.402
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/ipshared/xilinx.com/D_trigger_v1_0/320358bc/D_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_0_0/sim/design_1_D_trigger_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_D_trigger_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_1_0/sim/design_1_D_trigger_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_D_trigger_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_2_0/sim/design_1_D_trigger_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_D_trigger_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_3_0/sim/design_1_D_trigger_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_D_trigger_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/4_beat_generator/4_beat_generator.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd" into library util_vector_logic_v2_0
INFO: [VRFC 10-307] analyzing entity util_vector_logic
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_1_0/sim/design_1_util_vector_logic_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/4_beat_generator/4_beat_generator.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_2_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 415304b94b814a03ac5b8415cc2bc316 --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.D_trigger
Compiling module xil_defaultlib.design_1_D_trigger_0_0
Compiling module xil_defaultlib.design_1_D_trigger_1_0
Compiling module xil_defaultlib.design_1_D_trigger_2_0
Compiling module xil_defaultlib.design_1_D_trigger_3_0
Compiling architecture imp of entity util_vector_logic_v2_0.util_vector_logic [\util_vector_logic(c_operation="...]
Compiling architecture design_1_util_vector_logic_0_0_arch of entity xil_defaultlib.design_1_util_vector_logic_0_0 [design_1_util_vector_logic_0_0_d...]
Compiling architecture imp of entity util_vector_logic_v2_0.util_vector_logic [\util_vector_logic(c_operation="...]
Compiling architecture design_1_util_vector_logic_1_0_arch of entity xil_defaultlib.design_1_util_vector_logic_1_0 [design_1_util_vector_logic_1_0_d...]
Compiling architecture design_1_util_vector_logic_2_0_arch of entity xil_defaultlib.design_1_util_vector_logic_2_0 [design_1_util_vector_logic_2_0_d...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 61.195 ; gain = 1.203
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  7 21:01:25 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 820.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/4_beat_generator/4_beat_generator.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 820.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 824.621 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 21:02:04 2017...
