

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Sun Dec 24 00:39:57 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53833|    53833|  0.538 ms|  0.538 ms|  53833|  53833|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |    53831|    53831|         9|          2|          1|  26912|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln118 = br void" [../src/hls/cnn.cpp:118]   --->   Operation 12 'br' 'br_ln118' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i15 0, void %.lr.ph15, i15 %add_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 13 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.lr.ph15, i6 %select_ln118_6, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph15, i11 %select_ln121_5, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i6 0, void %.lr.ph15, i6 %select_ln121_4, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln124, void %._crit_edge11" [../src/hls/cnn.cpp:124]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i6 %i" [../src/hls/cnn.cpp:118]   --->   Operation 18 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [../src/hls/cnn.cpp:118]   --->   Operation 19 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%empty = mul i12 %zext_ln118, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 20 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 21 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:121]   --->   Operation 22 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%add_ln133 = add i12 %empty, i12 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 23 'add' 'add_ln133' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln118 = icmp_eq  i15 %indvar_flatten51, i15 26912" [../src/hls/cnn.cpp:118]   --->   Operation 24 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:118]   --->   Operation 25 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i11 %indvar_flatten, i11 928" [../src/hls/cnn.cpp:121]   --->   Operation 26 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.44ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i6 0, i6 %ii" [../src/hls/cnn.cpp:118]   --->   Operation 27 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln118_1 = add i6 %i, i6 2" [../src/hls/cnn.cpp:118]   --->   Operation 28 'add' 'add_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i6 %add_ln118_1" [../src/hls/cnn.cpp:118]   --->   Operation 29 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln118_1, i32 1, i32 5" [../src/hls/cnn.cpp:118]   --->   Operation 30 'partselect' 'p_mid' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%p_mid115 = mul i12 %zext_ln118_1, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 31 'mul' 'p_mid115' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%select_ln118_2 = select i1 %icmp_ln121, i12 %p_mid115, i12 %empty" [../src/hls/cnn.cpp:118]   --->   Operation 32 'select' 'select_ln118_2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_2)   --->   "%select_ln118_4 = select i1 %icmp_ln121, i12 %p_mid115, i12 %add_ln133" [../src/hls/cnn.cpp:118]   --->   Operation 33 'select' 'select_ln118_4' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118 = xor i1 %icmp_ln121, i1 1" [../src/hls/cnn.cpp:118]   --->   Operation 34 'xor' 'xor_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:124]   --->   Operation 35 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln124, i1 %xor_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 36 'and' 'and_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln121 = add i6 %select_ln118, i6 2" [../src/hls/cnn.cpp:121]   --->   Operation 37 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %and_ln118, i1 %icmp_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 38 'or' 'or_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i6 0, i6 %iii" [../src/hls/cnn.cpp:121]   --->   Operation 39 'select' 'select_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i6 %add_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 40 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_6 = add i12 %select_ln118_2, i12 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 41 'add' 'add_ln133_6' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln121_2 = select i1 %and_ln118, i12 %add_ln133_6, i12 %select_ln118_4" [../src/hls/cnn.cpp:121]   --->   Operation 42 'select' 'select_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%or_ln121_1 = or i12 %select_ln121_2, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 43 'or' 'or_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%shl_ln133_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln121_1, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 44 'bitconcatenate' 'shl_ln133_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 45 'zext' 'iii_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln121_2, i32 1, i32 11" [../src/hls/cnn.cpp:133]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln133_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 47 'bitconcatenate' 'add_ln133_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i17 %add_ln133_1" [../src/hls/cnn.cpp:133]   --->   Operation 48 'zext' 'zext_ln133' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln133" [../src/hls/cnn.cpp:133]   --->   Operation 49 'getelementptr' 'input_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%input_load = load i17 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 50 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_2 : Operation 51 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln133_2 = add i17 %shl_ln133_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 51 'add' 'add_ln133_2' <Predicate = (!icmp_ln118)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i17 %add_ln133_2" [../src/hls/cnn.cpp:133]   --->   Operation 52 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_1" [../src/hls/cnn.cpp:133]   --->   Operation 53 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%input_load_1 = load i17 %input_addr_1" [../src/hls/cnn.cpp:133]   --->   Operation 54 'load' 'input_load_1' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln121_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:121]   --->   Operation 55 'add' 'add_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 56 [1/1] (1.00ns)   --->   "%add_ln118 = add i15 %indvar_flatten51, i15 1" [../src/hls/cnn.cpp:118]   --->   Operation 56 'add' 'add_ln118' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = or i6 %i, i6 1" [../src/hls/cnn.cpp:118]   --->   Operation 57 'or' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.44ns)   --->   "%select_ln118_6 = select i1 %icmp_ln121, i6 %add_ln118_1, i6 %i" [../src/hls/cnn.cpp:118]   --->   Operation 58 'select' 'select_ln118_6' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln121_4 = select i1 %and_ln118, i6 %add_ln121, i6 %select_ln118" [../src/hls/cnn.cpp:121]   --->   Operation 59 'select' 'select_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (1.35ns)   --->   "%input_load = load i17 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 60 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_3 : Operation 61 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.35ns)   --->   "%input_load_1 = load i17 %input_addr_1" [../src/hls/cnn.cpp:133]   --->   Operation 62 'load' 'input_load_1' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln124 = add i6 %select_ln121, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 63 'add' 'add_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.45ns)   --->   "%select_ln121_5 = select i1 %icmp_ln121, i11 1, i11 %add_ln121_1" [../src/hls/cnn.cpp:121]   --->   Operation 64 'select' 'select_ln121_5' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_35" [../src/hls/cnn.cpp:118]   --->   Operation 65 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.82ns)   --->   "%empty_36 = mul i12 %p_cast2, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 66 'mul' 'empty_36' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %input_load" [../src/hls/cnn.cpp:134]   --->   Operation 67 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 68 'partselect' 'tmp_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 69 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_2, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 70 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%icmp_ln134_1 = icmp_eq  i23 %trunc_ln134, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 71 'icmp' 'icmp_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_1, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 72 'or' 'or_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 73 'fcmp' 'tmp_3' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_3" [../src/hls/cnn.cpp:134]   --->   Operation 74 'and' 'and_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %and_ln134, i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 75 'select' 'select_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 76 'fcmp' 'tmp_6' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln133_3 = add i12 %empty_36, i12 %zext_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 77 'add' 'add_ln133_3' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_mid117 = or i6 %add_ln118_1, i6 1" [../src/hls/cnn.cpp:118]   --->   Operation 78 'or' 'p_mid117' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = zext i6 %p_mid117" [../src/hls/cnn.cpp:118]   --->   Operation 79 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%p_mid119 = mul i12 %p_cast2_mid1, i12 58" [../src/hls/cnn.cpp:118]   --->   Operation 80 'mul' 'p_mid119' <Predicate = (!icmp_ln118)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%select_ln118_3 = select i1 %icmp_ln121, i12 %p_mid119, i12 %empty_36" [../src/hls/cnn.cpp:118]   --->   Operation 81 'select' 'select_ln118_3' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_3)   --->   "%select_ln118_5 = select i1 %icmp_ln121, i12 %p_mid119, i12 %add_ln133_3" [../src/hls/cnn.cpp:118]   --->   Operation 82 'select' 'select_ln118_5' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_7 = add i12 %select_ln118_3, i12 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 83 'add' 'add_ln133_7' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln121_3 = select i1 %and_ln118, i12 %add_ln133_7, i12 %select_ln118_5" [../src/hls/cnn.cpp:121]   --->   Operation 84 'select' 'select_ln121_3' <Predicate = (!icmp_ln118)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%or_ln121_2 = or i12 %select_ln121_3, i12 1" [../src/hls/cnn.cpp:121]   --->   Operation 85 'or' 'or_ln121_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%shl_ln133_1_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln121_2, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 86 'bitconcatenate' 'shl_ln133_1_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln134_1 = bitcast i32 %input_load_1" [../src/hls/cnn.cpp:134]   --->   Operation 87 'bitcast' 'bitcast_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_1, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 88 'partselect' 'tmp_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i32 %bitcast_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 89 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln134_2 = bitcast i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 90 'bitcast' 'bitcast_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_2, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 91 'partselect' 'tmp_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i32 %bitcast_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 92 'trunc' 'trunc_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln134_2 = icmp_ne  i8 %tmp_4, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 93 'icmp' 'icmp_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%icmp_ln134_3 = icmp_eq  i23 %trunc_ln134_1, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 94 'icmp' 'icmp_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%or_ln134_1 = or i1 %icmp_ln134_3, i1 %icmp_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 95 'or' 'or_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln134_4 = icmp_ne  i8 %tmp_5, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 96 'icmp' 'icmp_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns)   --->   "%icmp_ln134_5 = icmp_eq  i23 %trunc_ln134_2, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 97 'icmp' 'icmp_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%or_ln134_2 = or i1 %icmp_ln134_5, i1 %icmp_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 98 'or' 'or_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%and_ln134_1 = and i1 %or_ln134_1, i1 %or_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 99 'and' 'and_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 100 'fcmp' 'tmp_6' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_2 = and i1 %and_ln134_1, i1 %tmp_6" [../src/hls/cnn.cpp:134]   --->   Operation 101 'and' 'and_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_1 = select i1 %and_ln134_2, i32 %input_load_1, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 102 'select' 'select_ln134_1' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln121_3, i32 1, i32 11" [../src/hls/cnn.cpp:133]   --->   Operation 103 'partselect' 'tmp_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%add_ln133_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp_7, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 104 'bitconcatenate' 'add_ln133_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i17 %add_ln133_4" [../src/hls/cnn.cpp:133]   --->   Operation 105 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_2" [../src/hls/cnn.cpp:133]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (1.35ns)   --->   "%input_load_2 = load i17 %input_addr_2" [../src/hls/cnn.cpp:133]   --->   Operation 107 'load' 'input_load_2' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_5 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln133_5 = add i17 %shl_ln133_1_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 108 'add' 'add_ln133_5' <Predicate = (!icmp_ln118)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 109 [1/2] (1.35ns)   --->   "%input_load_2 = load i17 %input_addr_2" [../src/hls/cnn.cpp:133]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_6 : Operation 110 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 110 'fcmp' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln134_3 = bitcast i32 %input_load_2" [../src/hls/cnn.cpp:134]   --->   Operation 111 'bitcast' 'bitcast_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_3, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 112 'partselect' 'tmp_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i32 %bitcast_ln134_3" [../src/hls/cnn.cpp:134]   --->   Operation 113 'trunc' 'trunc_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln134_4 = bitcast i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 114 'bitcast' 'bitcast_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_4, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 115 'partselect' 'tmp_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i32 %bitcast_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 116 'trunc' 'trunc_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln134_6 = icmp_ne  i8 %tmp_8, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 117 'icmp' 'icmp_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln134_7 = icmp_eq  i23 %trunc_ln134_3, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 118 'icmp' 'icmp_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%or_ln134_3 = or i1 %icmp_ln134_7, i1 %icmp_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 119 'or' 'or_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln134_8 = icmp_ne  i8 %tmp_9, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 120 'icmp' 'icmp_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln134_9 = icmp_eq  i23 %trunc_ln134_4, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%or_ln134_4 = or i1 %icmp_ln134_9, i1 %icmp_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 122 'or' 'or_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_4)   --->   "%and_ln134_3 = and i1 %or_ln134_3, i1 %or_ln134_4" [../src/hls/cnn.cpp:134]   --->   Operation 123 'and' 'and_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 124 'fcmp' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_4 = and i1 %and_ln134_3, i1 %tmp_s" [../src/hls/cnn.cpp:134]   --->   Operation 125 'and' 'and_ln134_4' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_2 = select i1 %and_ln134_4, i32 %input_load_2, i32 %select_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 126 'select' 'select_ln134_2' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i17 %add_ln133_5" [../src/hls/cnn.cpp:133]   --->   Operation 127 'zext' 'zext_ln133_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_3" [../src/hls/cnn.cpp:133]   --->   Operation 128 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (1.35ns)   --->   "%input_load_3 = load i17 %input_addr_3" [../src/hls/cnn.cpp:133]   --->   Operation 129 'load' 'input_load_3' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 130 [1/2] (1.35ns)   --->   "%input_load_3 = load i17 %input_addr_3" [../src/hls/cnn.cpp:133]   --->   Operation 130 'load' 'input_load_3' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>

State 9 <SV = 8> <Delay = 3.35>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i5 %tmp_12" [../src/hls/cnn.cpp:118]   --->   Operation 131 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.42ns)   --->   "%mul20 = mul i10 %p_cast_cast, i10 29" [../src/hls/cnn.cpp:118]   --->   Operation 132 'mul' 'mul20' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i5 %tmp_13" [../src/hls/cnn.cpp:121]   --->   Operation 133 'zext' 'p_cast3_cast' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.93ns)   --->   "%mul221 = add i10 %p_cast3_cast, i10 %mul20" [../src/hls/cnn.cpp:121]   --->   Operation 134 'add' 'mul221' <Predicate = (!icmp_ln121 & !and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = zext i5 %p_mid" [../src/hls/cnn.cpp:118]   --->   Operation 136 'zext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.42ns)   --->   "%mul20_mid1 = mul i10 %p_cast_cast_mid1, i10 29" [../src/hls/cnn.cpp:118]   --->   Operation 137 'mul' 'mul20_mid1' <Predicate = (!icmp_ln118)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%select_ln118_1 = select i1 %icmp_ln121, i10 %mul20_mid1, i10 %mul20" [../src/hls/cnn.cpp:118]   --->   Operation 138 'select' 'select_ln118_1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln121, i32 1, i32 5" [../src/hls/cnn.cpp:121]   --->   Operation 139 'partselect' 'p_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_cast3_cast_mid1 = zext i5 %p_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 140 'zext' 'p_cast3_cast_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.93ns) (out node of the LUT)   --->   "%mul221_mid1 = add i10 %p_cast3_cast_mid1, i10 %select_ln118_1" [../src/hls/cnn.cpp:121]   --->   Operation 141 'add' 'mul221_mid1' <Predicate = (!icmp_ln118 & and_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln118_7 = select i1 %icmp_ln121, i10 %mul20_mid1, i10 %mul221" [../src/hls/cnn.cpp:118]   --->   Operation 142 'select' 'select_ln118_7' <Predicate = (!icmp_ln118 & !and_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln121_1 = select i1 %and_ln118, i10 %mul221_mid1, i10 %select_ln118_7" [../src/hls/cnn.cpp:121]   --->   Operation 143 'select' 'select_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%add26_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln121_1, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 144 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%iii_cast5 = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 145 'zext' 'iii_cast5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 146 'fcmp' 'tmp_11' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln140 = add i15 %iii_cast5, i15 %add26_mid2" [../src/hls/cnn.cpp:140]   --->   Operation 147 'add' 'add_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 149 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:124]   --->   Operation 153 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln134_5 = bitcast i32 %input_load_3" [../src/hls/cnn.cpp:134]   --->   Operation 154 'bitcast' 'bitcast_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_5, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 155 'partselect' 'tmp_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i32 %bitcast_ln134_5" [../src/hls/cnn.cpp:134]   --->   Operation 156 'trunc' 'trunc_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln134_6 = bitcast i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 157 'bitcast' 'bitcast_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_6, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 158 'partselect' 'tmp_10' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i32 %bitcast_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 159 'trunc' 'trunc_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln134_10 = icmp_ne  i8 %tmp_1, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 160 'icmp' 'icmp_ln134_10' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln134_11 = icmp_eq  i23 %trunc_ln134_5, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 161 'icmp' 'icmp_ln134_11' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%or_ln134_5 = or i1 %icmp_ln134_11, i1 %icmp_ln134_10" [../src/hls/cnn.cpp:134]   --->   Operation 162 'or' 'or_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln134_12 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 163 'icmp' 'icmp_ln134_12' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.97ns)   --->   "%icmp_ln134_13 = icmp_eq  i23 %trunc_ln134_6, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 164 'icmp' 'icmp_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%or_ln134_6 = or i1 %icmp_ln134_13, i1 %icmp_ln134_12" [../src/hls/cnn.cpp:134]   --->   Operation 165 'or' 'or_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_6)   --->   "%and_ln134_5 = and i1 %or_ln134_5, i1 %or_ln134_6" [../src/hls/cnn.cpp:134]   --->   Operation 166 'and' 'and_ln134_5' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 167 'fcmp' 'tmp_11' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_6 = and i1 %and_ln134_5, i1 %tmp_11" [../src/hls/cnn.cpp:134]   --->   Operation 168 'and' 'and_ln134_6' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_3 = select i1 %and_ln134_6, i32 %input_load_3, i32 %select_ln134_2" [../src/hls/cnn.cpp:134]   --->   Operation 169 'select' 'select_ln134_3' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i15 %add_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 170 'zext' 'zext_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 171 'getelementptr' 'output_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln140 = store i32 %select_ln134_3, i15 %output_addr" [../src/hls/cnn.cpp:140]   --->   Operation 172 'store' 'store_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26912> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../src/hls/cnn.cpp:144]   --->   Operation 174 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', ../src/hls/cnn.cpp:118) with incoming values : ('add_ln118', ../src/hls/cnn.cpp:118) [5]  (0.489 ns)

 <State 2>: 6.48ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:118) with incoming values : ('select_ln118_6', ../src/hls/cnn.cpp:118) [6]  (0 ns)
	'add' operation ('add_ln118_1', ../src/hls/cnn.cpp:118) [33]  (0.887 ns)
	'mul' operation ('p_mid115', ../src/hls/cnn.cpp:118) [39]  (1.82 ns)
	'select' operation ('select_ln118_2', ../src/hls/cnn.cpp:118) [40]  (0 ns)
	'add' operation ('add_ln133_6', ../src/hls/cnn.cpp:133) [63]  (0.962 ns)
	'select' operation ('select_ln121_2', ../src/hls/cnn.cpp:121) [64]  (0.431 ns)
	'or' operation ('or_ln121_1', ../src/hls/cnn.cpp:121) [65]  (0 ns)
	'add' operation ('add_ln133_2', ../src/hls/cnn.cpp:133) [90]  (1.03 ns)
	'getelementptr' operation ('input_addr_1', ../src/hls/cnn.cpp:133) [92]  (0 ns)
	'load' operation ('input_load_1', ../src/hls/cnn.cpp:133) on array 'input_r' [93]  (1.35 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:133) on array 'input_r' [80]  (1.35 ns)
	'fcmp' operation ('tmp_3', ../src/hls/cnn.cpp:134) [87]  (3.35 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', ../src/hls/cnn.cpp:134) [87]  (3.35 ns)
	'and' operation ('and_ln134', ../src/hls/cnn.cpp:134) [88]  (0 ns)
	'select' operation ('select_ln134', ../src/hls/cnn.cpp:134) [89]  (0.525 ns)
	'fcmp' operation ('tmp_6', ../src/hls/cnn.cpp:134) [107]  (3.35 ns)

 <State 5>: 4.56ns
The critical path consists of the following:
	'or' operation ('p_mid117', ../src/hls/cnn.cpp:118) [41]  (0 ns)
	'mul' operation ('p_mid119', ../src/hls/cnn.cpp:118) [43]  (1.82 ns)
	'select' operation ('select_ln118_3', ../src/hls/cnn.cpp:118) [44]  (0 ns)
	'add' operation ('add_ln133_7', ../src/hls/cnn.cpp:133) [67]  (0.962 ns)
	'select' operation ('select_ln121_3', ../src/hls/cnn.cpp:121) [68]  (0.431 ns)
	'getelementptr' operation ('input_addr_2', ../src/hls/cnn.cpp:133) [113]  (0 ns)
	'load' operation ('input_load_2', ../src/hls/cnn.cpp:133) on array 'input_r' [114]  (1.35 ns)

 <State 6>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../src/hls/cnn.cpp:133) on array 'input_r' [114]  (1.35 ns)
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:134) [128]  (3.35 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:134) [128]  (3.35 ns)
	'and' operation ('and_ln134_4', ../src/hls/cnn.cpp:134) [129]  (0.331 ns)
	'select' operation ('select_ln134_2', ../src/hls/cnn.cpp:134) [130]  (0.525 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_load_3', ../src/hls/cnn.cpp:133) on array 'input_r' [134]  (1.35 ns)

 <State 9>: 3.36ns
The critical path consists of the following:
	'mul' operation ('mul20', ../src/hls/cnn.cpp:118) [14]  (1.42 ns)
	'select' operation ('select_ln118_1', ../src/hls/cnn.cpp:118) [38]  (0 ns)
	'add' operation ('mul221_mid1', ../src/hls/cnn.cpp:121) [59]  (0.934 ns)
	'select' operation ('select_ln121_1', ../src/hls/cnn.cpp:121) [61]  (0 ns)
	'add' operation ('add_ln140', ../src/hls/cnn.cpp:140) [151]  (1 ns)

 <State 10>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', ../src/hls/cnn.cpp:134) [148]  (3.35 ns)
	'and' operation ('and_ln134_6', ../src/hls/cnn.cpp:134) [149]  (0.331 ns)
	'select' operation ('select_ln134_3', ../src/hls/cnn.cpp:134) [150]  (0.525 ns)
	'store' operation ('store_ln140', ../src/hls/cnn.cpp:140) of variable 'select_ln134_3', ../src/hls/cnn.cpp:134 on array 'output_r' [154]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
