Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep 14 22:57:37 2019
| Host         : DESKTOP-18L2VEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.649        0.000                      0                22292        0.056        0.000                      0                22292        9.220        0.000                       0                  2601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.649        0.000                      0                22292        0.056        0.000                      0                22292        9.220        0.000                       0                  2601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 current_s3_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_qmax_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.170ns  (logic 0.282ns (1.990%)  route 13.888ns (98.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 24.454 - 20.000 ) 
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.655     4.727    clk_IBUF_BUFG
    SLICE_X156Y124       FDRE                                         r  current_s3_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDRE (Prop_fdre_C_Q)         0.282     5.009 r  current_s3_reg[6]__0/Q
                         net (fo=35, routed)         13.888    18.896    current_s3[6]
    SLICE_X52Y139        FDRE                                         r  addrw_qmax_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.617    24.454    clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  addrw_qmax_reg[6]/C
                         clock pessimism              0.246    24.701    
                         clock uncertainty           -0.035    24.665    
    SLICE_X52Y139        FDRE (Setup_fdre_C_D)       -0.120    24.545    addrw_qmax_reg[6]
  -------------------------------------------------------------------
                         required time                         24.545    
                         arrival time                         -18.896    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 current_s3_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_qmax_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.081ns  (logic 0.308ns (2.187%)  route 13.773ns (97.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 24.263 - 20.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.643     4.715    clk_IBUF_BUFG
    SLICE_X136Y126       FDRE                                         r  current_s3_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.308     5.023 r  current_s3_reg[8]__0/Q
                         net (fo=35, routed)         13.773    18.796    current_s3[8]
    SLICE_X52Y151        FDRE                                         r  addrw_qmax_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.426    24.263    clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  addrw_qmax_reg[8]_rep__0/C
                         clock pessimism              0.244    24.508    
                         clock uncertainty           -0.035    24.472    
    SLICE_X52Y151        FDRE (Setup_fdre_C_D)       -0.018    24.454    addrw_qmax_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         24.454    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 current_s3_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_q_reg[11]_rep__25/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.146ns  (logic 0.308ns (2.177%)  route 13.838ns (97.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 24.374 - 20.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.643     4.715    clk_IBUF_BUFG
    SLICE_X136Y126       FDRE                                         r  current_s3_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.308     5.023 r  current_s3_reg[8]__0/Q
                         net (fo=35, routed)         13.838    18.860    current_s3[8]
    SLICE_X66Y127        FDRE                                         r  addrw_q_reg[11]_rep__25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.537    24.374    clk_IBUF_BUFG
    SLICE_X66Y127        FDRE                                         r  addrw_q_reg[11]_rep__25/C
                         clock pessimism              0.246    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X66Y127        FDRE (Setup_fdre_C_D)       -0.007    24.578    addrw_q_reg[11]_rep__25
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                         -18.860    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 current_s3_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_q_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.051ns  (logic 0.308ns (2.192%)  route 13.743ns (97.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 24.353 - 20.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.643     4.715    clk_IBUF_BUFG
    SLICE_X136Y126       FDRE                                         r  current_s3_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.308     5.023 r  current_s3_reg[8]__0/Q
                         net (fo=35, routed)         13.743    18.765    current_s3[8]
    SLICE_X18Y151        FDRE                                         r  addrw_q_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.516    24.353    clk_IBUF_BUFG
    SLICE_X18Y151        FDRE                                         r  addrw_q_reg[11]_rep/C
                         clock pessimism              0.244    24.598    
                         clock uncertainty           -0.035    24.562    
    SLICE_X18Y151        FDRE (Setup_fdre_C_D)       -0.009    24.553    addrw_q_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         24.553    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 current_s3_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_qmax_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.845ns  (logic 0.282ns (2.037%)  route 13.563ns (97.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 24.262 - 20.000 ) 
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.655     4.727    clk_IBUF_BUFG
    SLICE_X156Y124       FDRE                                         r  current_s3_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDRE (Prop_fdre_C_Q)         0.282     5.009 r  current_s3_reg[6]__0/Q
                         net (fo=35, routed)         13.563    18.572    current_s3[6]
    SLICE_X52Y153        FDRE                                         r  addrw_qmax_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.425    24.262    clk_IBUF_BUFG
    SLICE_X52Y153        FDRE                                         r  addrw_qmax_reg[6]_rep__0/C
                         clock pessimism              0.244    24.507    
                         clock uncertainty           -0.035    24.471    
    SLICE_X52Y153        FDRE (Setup_fdre_C_D)       -0.109    24.362    addrw_qmax_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         24.362    
                         arrival time                         -18.572    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 current_s3_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_q_reg[4]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.335ns  (logic 0.308ns (2.149%)  route 14.027ns (97.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 24.770 - 20.000 ) 
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.655     4.727    clk_IBUF_BUFG
    SLICE_X156Y124       FDRE                                         r  current_s3_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDRE (Prop_fdre_C_Q)         0.308     5.035 r  current_s3_reg[1]__0/Q
                         net (fo=35, routed)         14.027    19.061    current_s3[1]
    SLICE_X68Y37         FDRE                                         r  addrw_q_reg[4]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.933    24.770    clk_IBUF_BUFG
    SLICE_X68Y37         FDRE                                         r  addrw_q_reg[4]_rep__11/C
                         clock pessimism              0.246    25.017    
                         clock uncertainty           -0.035    24.981    
    SLICE_X68Y37         FDRE (Setup_fdre_C_D)       -0.018    24.963    addrw_q_reg[4]_rep__11
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                         -19.061    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 current_s3_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_q_reg[8]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.241ns  (logic 0.282ns (1.980%)  route 13.959ns (98.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 24.770 - 20.000 ) 
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.655     4.727    clk_IBUF_BUFG
    SLICE_X156Y124       FDRE                                         r  current_s3_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDRE (Prop_fdre_C_Q)         0.282     5.009 r  current_s3_reg[5]__0/Q
                         net (fo=35, routed)         13.959    18.967    current_s3[5]
    SLICE_X68Y37         FDRE                                         r  addrw_q_reg[8]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.933    24.770    clk_IBUF_BUFG
    SLICE_X68Y37         FDRE                                         r  addrw_q_reg[8]_rep__11/C
                         clock pessimism              0.246    25.017    
                         clock uncertainty           -0.035    24.981    
    SLICE_X68Y37         FDRE (Setup_fdre_C_D)       -0.111    24.870    addrw_q_reg[8]_rep__11
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -18.967    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 current_s3_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_qmax_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.023ns  (logic 0.308ns (2.196%)  route 13.715ns (97.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 24.454 - 20.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.643     4.715    clk_IBUF_BUFG
    SLICE_X136Y126       FDRE                                         r  current_s3_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.308     5.023 r  current_s3_reg[8]__0/Q
                         net (fo=35, routed)         13.715    18.737    current_s3[8]
    SLICE_X52Y139        FDRE                                         r  addrw_qmax_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.617    24.454    clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  addrw_qmax_reg[8]/C
                         clock pessimism              0.246    24.701    
                         clock uncertainty           -0.035    24.665    
    SLICE_X52Y139        FDRE (Setup_fdre_C_D)       -0.007    24.658    addrw_qmax_reg[8]
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -18.737    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 current_s3_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            addrw_q_reg[11]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.792ns  (logic 0.308ns (2.233%)  route 13.484ns (97.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 24.352 - 20.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.643     4.715    clk_IBUF_BUFG
    SLICE_X136Y126       FDRE                                         r  current_s3_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y126       FDRE (Prop_fdre_C_Q)         0.308     5.023 r  current_s3_reg[8]__0/Q
                         net (fo=35, routed)         13.484    18.506    current_s3[8]
    SLICE_X28Y151        FDRE                                         r  addrw_q_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.515    24.352    clk_IBUF_BUFG
    SLICE_X28Y151        FDRE                                         r  addrw_q_reg[11]_rep__1/C
                         clock pessimism              0.244    24.597    
                         clock uncertainty           -0.035    24.561    
    SLICE_X28Y151        FDRE (Setup_fdre_C_D)       -0.009    24.552    addrw_q_reg[11]_rep__1
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                         -18.506    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 qt0/memory_array_reg_mux_sel__158/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.895ns  (logic 0.490ns (3.526%)  route 13.405ns (96.474%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 24.657 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.849     4.921    qt0/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  qt0/memory_array_reg_mux_sel__158/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.308     5.229 r  qt0/memory_array_reg_mux_sel__158/Q
                         net (fo=64, routed)         13.405    18.634    qt0/memory_array_reg_mux_sel__158_n_0
    SLICE_X177Y75        LUT6 (Prop_lut6_I4_O)        0.053    18.687 r  qt0/q[19]_i_3/O
                         net (fo=1, routed)           0.000    18.687    qt0/q[19]_i_3_n_0
    SLICE_X177Y75        MUXF7 (Prop_muxf7_I1_O)      0.129    18.816 r  qt0/q_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    18.816    data_out_q[19]
    SLICE_X177Y75        FDRE                                         r  q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AF30                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616    20.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108    22.724    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.820    24.657    clk_IBUF_BUFG
    SLICE_X177Y75        FDRE                                         r  q_reg[19]/C
                         clock pessimism              0.248    24.906    
                         clock uncertainty           -0.035    24.870    
    SLICE_X177Y75        FDRE (Setup_fdre_C_D)        0.050    24.920    q_reg[19]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                  6.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 addrr_q_reg[9]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_4_22/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.170%)  route 0.169ns (58.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.692     1.760    clk_IBUF_BUFG
    SLICE_X148Y92        FDRE                                         r  addrr_q_reg[9]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y92        FDRE (Prop_fdre_C_Q)         0.118     1.878 r  addrr_q_reg[9]_rep__4/Q
                         net (fo=21, routed)          0.169     2.047    qt0/memory_array_reg_8_24_0[6]
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.967     2.273    qt0/clk_IBUF_BUFG
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/CLKBWRCLK
                         clock pessimism             -0.465     1.808    
    RAMB36_X9Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.991    qt0/memory_array_reg_4_22
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 addrr_q_reg[7]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_4_22/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.170%)  route 0.169ns (58.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.693     1.761    clk_IBUF_BUFG
    SLICE_X148Y94        FDRE                                         r  addrr_q_reg[7]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        FDRE (Prop_fdre_C_Q)         0.118     1.879 r  addrr_q_reg[7]_rep__4/Q
                         net (fo=21, routed)          0.169     2.048    qt0/memory_array_reg_8_24_0[4]
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.967     2.273    qt0/clk_IBUF_BUFG
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/CLKBWRCLK
                         clock pessimism             -0.465     1.808    
    RAMB36_X9Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.991    qt0/memory_array_reg_4_22
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addrr_q_reg[11]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_8_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.321%)  route 0.216ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.776     1.844    clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  addrr_q_reg[11]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.118     1.962 r  addrr_q_reg[11]_rep__18/Q
                         net (fo=21, routed)          0.216     2.178    qt0/memory_array_reg_9_7_0[8]
    RAMB36_X2Y12         RAMB36E1                                     r  qt0/memory_array_reg_8_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.055     2.361    qt0/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  qt0/memory_array_reg_8_6/CLKBWRCLK
                         clock pessimism             -0.446     1.915    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.098    qt0/memory_array_reg_8_6
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addrr_q_reg[13]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_4_22/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.511%)  route 0.214ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.690     1.758    clk_IBUF_BUFG
    SLICE_X146Y91        FDRE                                         r  addrr_q_reg[13]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y91        FDRE (Prop_fdre_C_Q)         0.118     1.876 r  addrr_q_reg[13]_rep__4/Q
                         net (fo=21, routed)          0.214     2.090    qt0/memory_array_reg_8_24_0[10]
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.967     2.273    qt0/clk_IBUF_BUFG
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/CLKBWRCLK
                         clock pessimism             -0.446     1.827    
    RAMB36_X9Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.010    qt0/memory_array_reg_4_22
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addrr_q_reg[14]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_4_22/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.583%)  route 0.214ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.691     1.759    clk_IBUF_BUFG
    SLICE_X146Y93        FDRE                                         r  addrr_q_reg[14]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y93        FDRE (Prop_fdre_C_Q)         0.118     1.877 r  addrr_q_reg[14]_rep__4/Q
                         net (fo=21, routed)          0.214     2.091    qt0/memory_array_reg_8_24_0[11]
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.967     2.273    qt0/clk_IBUF_BUFG
    RAMB36_X9Y18         RAMB36E1                                     r  qt0/memory_array_reg_4_22/CLKBWRCLK
                         clock pessimism             -0.446     1.827    
    RAMB36_X9Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.010    qt0/memory_array_reg_4_22
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addrr_q_reg[11]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.358%)  route 0.216ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.728     1.796    clk_IBUF_BUFG
    SLICE_X32Y103        FDRE                                         r  addrr_q_reg[11]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.118     1.914 r  addrr_q_reg[11]_rep__19/Q
                         net (fo=21, routed)          0.216     2.130    qt0/memory_array_reg_2_5_0[11]
    RAMB36_X2Y20         RAMB36E1                                     r  qt0/memory_array_reg_0_5/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.986     2.292    qt0/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  qt0/memory_array_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.426     1.866    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.049    qt0/memory_array_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addrw_q_reg[5]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.118ns (26.565%)  route 0.326ns (73.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.777     1.845    clk_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  addrw_q_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.118     1.963 r  addrw_q_reg[5]_rep__3/Q
                         net (fo=16, routed)          0.326     2.289    qt0/memory_array_reg_14_5_0[5]
    RAMB36_X2Y20         RAMB36E1                                     r  qt0/memory_array_reg_0_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.985     2.291    qt0/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  qt0/memory_array_reg_0_5/CLKARDCLK
                         clock pessimism             -0.266     2.025    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.208    qt0/memory_array_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addrw_qmax_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qmaxt0/memory_array_reg_1_19/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.187%)  route 0.211ns (67.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.719     1.787    clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  addrw_qmax_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.100     1.887 r  addrw_qmax_reg[10]_rep/Q
                         net (fo=22, routed)          0.211     2.098    qmaxt0/ADDRARDADDR[10]
    RAMB36_X4Y16         RAMB36E1                                     r  qmaxt0/memory_array_reg_1_19/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.992     2.298    qmaxt0/clk_IBUF_BUFG
    RAMB36_X4Y16         RAMB36E1                                     r  qmaxt0/memory_array_reg_1_19/CLKARDCLK
                         clock pessimism             -0.465     1.833    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.016    qmaxt0/memory_array_reg_1_19
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 addrr_q_reg[4]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_8_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.031%)  route 0.219ns (64.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.780     1.848    clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  addrr_q_reg[4]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.118     1.966 r  addrr_q_reg[4]_rep__16/Q
                         net (fo=21, routed)          0.219     2.185    qt0/memory_array_reg_12_8_0[4]
    RAMB36_X2Y10         RAMB36E1                                     r  qt0/memory_array_reg_8_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.058     2.364    qt0/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  qt0/memory_array_reg_8_7/CLKBWRCLK
                         clock pessimism             -0.446     1.918    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.101    qt0/memory_array_reg_8_7
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 addrr_q_reg[3]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_8_7/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.995%)  route 0.219ns (65.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        0.780     1.848    clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  addrr_q_reg[3]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.118     1.966 r  addrr_q_reg[3]_rep__17/Q
                         net (fo=21, routed)          0.219     2.185    qt0/memory_array_reg_12_8_0[3]
    RAMB36_X2Y10         RAMB36E1                                     r  qt0/memory_array_reg_8_7/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=2609, routed)        1.058     2.364    qt0/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  qt0/memory_array_reg_8_7/CLKBWRCLK
                         clock pessimism             -0.446     1.918    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.101    qt0/memory_array_reg_8_7
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X4Y48    qmaxt0/memory_array_reg_1_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X13Y17   qt0/memory_array_reg_10_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X1Y6     qt0/memory_array_reg_11_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X7Y36    qt0/memory_array_reg_13_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X11Y13   qt0/memory_array_reg_15_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X0Y39    qt0/memory_array_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X2Y41    qt0/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X7Y14    qt0/memory_array_reg_5_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X3Y3     qt0/memory_array_reg_7_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X10Y30   qt0/memory_array_reg_8_31/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X38Y85    current_a3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X38Y85    current_a3_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X38Y85    current_a3_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X156Y124  current_s2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y126  current_s2_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X156Y124  current_s2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X156Y124  current_s2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X156Y124  current_s2_reg[3]_srl2/CLK



