------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.192
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.220
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.526
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CK_p[0]'
Slack : 0.869
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.054
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 1.169
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.228
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.291
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 11.292
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'Clk50'
Slack : 17.413
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CLK_50'
Slack : 18.245
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : -0.046
TNS   : -0.046

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.055
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.074
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.299
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.343
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'Clk50'
Slack : 0.362
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.518
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.670
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.834
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CK_p[0]'
Slack : 0.961
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CLK_50'
Slack : 1.259
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 1.236
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.208
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.880
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.079
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.706
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.754
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.811
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.991
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.178
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 3.031
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.063
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.652
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.456
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'Clk50'
Slack : 9.671
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.707
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.373
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.589
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.728
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.163
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 1.335
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.342
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.436
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 11.598
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'Clk50'
Slack : 17.663
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 18.404
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : -0.066
TNS   : -0.086

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.006
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.041
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.260
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.277
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'Clk50'
Slack : 0.337
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.405
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.580
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.788
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 0.911
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 1.168
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 1.750
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.353
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 8.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.218
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.587
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.623
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.728
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.879
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.162
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.026
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 3.029
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.673
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.390
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.687
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.687
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.754
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 1.053
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.077
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.883
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.083
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.275
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.280
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 2.319
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.391
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'Clk50'
Slack : 18.760
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 19.084
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : -0.058
TNS   : -0.096

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.040
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.063
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.152
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'Clk50'
Slack : 0.159
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.176
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.265
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.293
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 0.571
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.835
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 1.056
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 3.777
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.855
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 8.990
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 14.280
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.380
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.381
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.382
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.475
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.313
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.289
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.969
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.010
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.716
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.495
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.476
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.780
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
