

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Wed Aug 24 16:19:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4114|     4114|  42.662 us|  42.662 us|  4115|  4115|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_363                                 |convolution1_fix                                 |     3109|     3109|  32.240 us|  32.240 us|  3109|  3109|       no|
        |grp_convolution2_fix_fu_397                                 |convolution2_fix                                 |      762|      762|   7.902 us|   7.902 us|   762|   762|       no|
        |grp_master_fix_Pipeline_Dense2_Loop_fu_473                  |master_fix_Pipeline_Dense2_Loop                  |       23|       23|   0.239 us|   0.239 us|    23|    23|       no|
        |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499  |master_fix_Pipeline_Initialization_SoftMax_Loop  |       10|       10|   0.104 us|   0.104 us|    10|    10|       no|
        |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511      |master_fix_Pipeline_Operations_SoftMax_Loop      |       84|       84|   0.871 us|   0.871 us|    84|    84|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Accumulation_SoftMax_Loop  |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       90|  278|   45741|  33699|    -|
|Memory           |       30|    -|      70|      9|    0|
|Multiplexer      |        -|    -|       -|    538|    -|
|Register         |        -|    -|     933|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      120|  278|   46744|  34266|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       42|  126|      43|     64|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_363                                 |convolution1_fix                                 |        0|   25|   6209|   5283|    0|
    |grp_convolution2_fix_fu_397                                 |convolution2_fix                                 |       90|  160|  29627|  18857|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U442                         |dadd_64ns_64ns_64_7_full_dsp_1                   |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U443                        |dexp_64ns_64ns_64_18_full_dsp_1                  |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_Dense2_Loop_fu_473                  |master_fix_Pipeline_Dense2_Loop                  |        0|   64|   6391|   3774|    0|
    |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499  |master_fix_Pipeline_Initialization_SoftMax_Loop  |        0|    0|    914|   1915|    0|
    |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511      |master_fix_Pipeline_Operations_SoftMax_Loop      |        0|    0|    421|    110|    0|
    |mux_42_64_1_1_U444                                          |mux_42_64_1_1                                    |        0|    0|      0|     20|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                       |                                                 |       90|  278|  45741|  33699|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |den1_0_U    |den1_0    |        0|  70|   9|    0|    16|   35|     1|          560|
    |max1_V_0_U  |max1_V_0  |       30|   0|   0|    0|   336|   36|     1|        12096|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |          |       30|  70|   9|    0|   352|   71|     2|        12656|
    +------------+----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln312_fu_589_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln312_fu_583_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  201|         46|    1|         46|
    |den1_0_address0    |   53|         10|    4|         40|
    |den1_0_address1    |   48|          9|    4|         36|
    |den1_0_ce0         |   14|          3|    1|          3|
    |den1_0_we0         |    9|          2|    1|          2|
    |grp_fu_526_ce      |    9|          2|    1|          2|
    |grp_fu_526_p1      |   14|          3|   64|        192|
    |i_1_fu_182         |    9|          2|    3|          6|
    |max1_V_0_address0  |   14|          3|    9|         27|
    |max1_V_0_ce0       |   14|          3|    1|          3|
    |max1_V_0_ce1       |    9|          2|    1|          2|
    |max1_V_0_ce10      |    9|          2|    1|          2|
    |max1_V_0_ce11      |    9|          2|    1|          2|
    |max1_V_0_ce12      |    9|          2|    1|          2|
    |max1_V_0_ce13      |    9|          2|    1|          2|
    |max1_V_0_ce14      |    9|          2|    1|          2|
    |max1_V_0_ce15      |    9|          2|    1|          2|
    |max1_V_0_ce2       |    9|          2|    1|          2|
    |max1_V_0_ce3       |    9|          2|    1|          2|
    |max1_V_0_ce4       |    9|          2|    1|          2|
    |max1_V_0_ce5       |    9|          2|    1|          2|
    |max1_V_0_ce6       |    9|          2|    1|          2|
    |max1_V_0_ce7       |    9|          2|    1|          2|
    |max1_V_0_ce8       |    9|          2|    1|          2|
    |max1_V_0_ce9       |    9|          2|    1|          2|
    |max1_V_0_we0       |    9|          2|    1|          2|
    |sum_fu_178         |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  538|        117|  169|        517|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  45|   0|   45|          0|
    |den1_0_load_10_reg_790                                                   |  35|   0|   35|          0|
    |den1_0_load_11_reg_795                                                   |  35|   0|   35|          0|
    |den1_0_load_12_reg_810                                                   |  35|   0|   35|          0|
    |den1_0_load_13_reg_815                                                   |  35|   0|   35|          0|
    |den1_0_load_14_reg_830                                                   |  35|   0|   35|          0|
    |den1_0_load_15_reg_835                                                   |  35|   0|   35|          0|
    |den1_0_load_1_reg_695                                                    |  35|   0|   35|          0|
    |den1_0_load_2_reg_710                                                    |  35|   0|   35|          0|
    |den1_0_load_3_reg_715                                                    |  35|   0|   35|          0|
    |den1_0_load_4_reg_730                                                    |  35|   0|   35|          0|
    |den1_0_load_5_reg_735                                                    |  35|   0|   35|          0|
    |den1_0_load_6_reg_750                                                    |  35|   0|   35|          0|
    |den1_0_load_7_reg_755                                                    |  35|   0|   35|          0|
    |den1_0_load_8_reg_770                                                    |  35|   0|   35|          0|
    |den1_0_load_9_reg_775                                                    |  35|   0|   35|          0|
    |den1_0_load_reg_690                                                      |  35|   0|   35|          0|
    |grp_convolution1_fix_fu_363_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_397_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Dense2_Loop_fu_473_ap_start_reg                  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511_ap_start_reg      |   1|   0|    1|          0|
    |i_1_fu_182                                                               |   3|   0|    3|          0|
    |reg_536                                                                  |  64|   0|   64|          0|
    |sum_1_reg_877                                                            |  64|   0|   64|          0|
    |sum_fu_178                                                               |  64|   0|   64|          0|
    |tmp_1_reg_872                                                            |  64|   0|   64|          0|
    |tmp_s_reg_867                                                            |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 933|   0|  933|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

