library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Enc4_2 is
	port(inputs : in std_logic_vector (3 downto 0);
	     outputs: in std_logic_vector (2 downto 0));
end Enc4_2;

 