FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"JTAG_TMS";
2"JTAG_TDI";
3"GND\G";
4"SMELLIE_PRE_DELAY";
5"SYNC24";
6"SYNC";
7"GND\G";
8"RESET_CLK";
9"BCKP_CLK_IN_USE";
10"READ_CNTRL_REG_BIT";
11"VCC\G";
12"SCALER<4>";
13"TUBII_RT_OUT";
14"EXT_TRIG<10>";
15"EXT_TRIG<9>";
16"VCC\G";
17"CLOCKS_DATA_RDY";
18"SMELLIE_DELAY";
19"SMELLIE_PULSE";
20"GPIO5";
21"GENERIC_DELAY_OUT";
22"V3P3\G";
23"EXT_TRIG<15>";
24"GENERIC_DELAY_IN";
25"EXT_TRIG<14>";
26"EXT_TRIG<13>";
27"EXT_TRIG<12>";
28"EXT_TRIG<11>";
29"EXT_TRIG<8>";
30"V3P3\G";
31"SCALER<6>";
32"SCALER<5>";
33"TELLIE_PULSE";
34"CNTRL_RDY";
35"SPKR";
36"MTCA_MIMIC_DATA_RDY";
37"GENERIC_PULSE";
38"DATA";
39"CLK";
40"LE<2>";
41"LE<0>";
42"CAEN_DATA_RDY";
43"TELLIE_DELAY";
44"JX1_GUIDE_PIN2";
45"EXT_TRIG<4>";
46"EXT_TRIG<5>";
47"EXT_TRIG<6>";
48"EXT_TRIG<7>";
49"CNTRL_REG_CHK";
50"CLK100_IN";
51"EXT_TRIG<1>";
52"EXT_TRIG<0>";
53"LE<1>";
54"GT";
55"EXT_TRIG<3>";
56"EXT_TRIG<2>";
57"TELLIE_PRE_DELAY";
58"JX2_GUIDE_PIN1";
59"V3P3\G";
60"JX2_GUIDE_PIN2";
61"GPIO1";
62"I2C_SDA";
63"GPIO3";
64"V3P3\G";
65"VCC\G";
66"GPIO0";
67"I2C_SCL";
68"GPIO2";
69"GPIO4";
70"VCC\G";
71"JX1_GUIDE_PIN1";
72"JX1_SE_1";
73"FPGA_DONE";
74"CARRIER_SRST#";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"71;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"49;
"82"
$PN"82"50;
"80"
$PN"80"30;
"76"
$PN"76"0;
"78"
$PN"78"30;
"74"
$PN"74"31;
"72"
$PN"72"3;
"70"
$PN"70"32;
"66"
$PN"66"3;
"68"
$PN"68"12;
"64"
$PN"64"13;
"62"
$PN"62"33;
"60"
$PN"60"70;
"58"
$PN"58"70;
"56"
$PN"56"19;
"52"
$PN"52"3;
"50"
$PN"50"18;
"54"
$PN"54"43;
"48"
$PN"48"17;
"46"
$PN"46"3;
"42"
$PN"42"35;
"40"
$PN"40"3;
"44"
$PN"44"34;
"38"
$PN"38"36;
"36"
$PN"36"42;
"34"
$PN"34"3;
"32"
$PN"32"37;
"30"
$PN"30"38;
"28"
$PN"28"3;
"26"
$PN"26"39;
"24"
$PN"24"40;
"22"
$PN"22"3;
"20"
$PN"20"53;
"18"
$PN"18"41;
"16"
$PN"16"3;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"72;
"8"
$PN"8"73;
"6"
$PN"6"74;
"4"
$PN"4"2;
"2"
$PN"2"1;
"101"
$PN"101"44;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"24;
"81"
$PN"81"23;
"79"
$PN"79"22;
"75"
$PN"75"25;
"77"
$PN"77"3;
"73"
$PN"73"26;
"71"
$PN"71"3;
"69"
$PN"69"27;
"65"
$PN"65"3;
"67"
$PN"67"28;
"63"
$PN"63"14;
"61"
$PN"61"15;
"59"
$PN"59"16;
"57"
$PN"57"16;
"55"
$PN"55"29;
"51"
$PN"51"3;
"49"
$PN"49"47;
"53"
$PN"53"48;
"47"
$PN"47"46;
"45"
$PN"45"3;
"41"
$PN"41"55;
"39"
$PN"39"3;
"43"
$PN"43"45;
"37"
$PN"37"56;
"35"
$PN"35"51;
"33"
$PN"33"3;
"31"
$PN"31"52;
"29"
$PN"29"54;
"27"
$PN"27"3;
"25"
$PN"25"6;
"23"
$PN"23"5;
"21"
$PN"21"3;
"19"
$PN"19"4;
"15"
$PN"15"3;
"17"
$PN"17"57;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"58;
"100"
$PN"100"0;
"96"
$PN"96"7;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"7;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"59;
"76"
$PN"76"0;
"78"
$PN"78"59;
"74"
$PN"74"0;
"72"
$PN"72"7;
"70"
$PN"70"0;
"66"
$PN"66"7;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"11;
"58"
$PN"58"11;
"56"
$PN"56"0;
"52"
$PN"52"7;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"7;
"42"
$PN"42"0;
"40"
$PN"40"7;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"7;
"32"
$PN"32"0;
"30"
$PN"30"0;
"28"
$PN"28"7;
"26"
$PN"26"8;
"24"
$PN"24"9;
"22"
$PN"22"7;
"20"
$PN"20"10;
"18"
$PN"18"21;
"16"
$PN"16"7;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"20;
"6"
$PN"6"63;
"4"
$PN"4"61;
"2"
$PN"2"62;
"101"
$PN"101"60;
"99"
$PN"99"0;
"95"
$PN"95"7;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"7;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"64;
"75"
$PN"75"0;
"77"
$PN"77"7;
"73"
$PN"73"0;
"71"
$PN"71"7;
"69"
$PN"69"0;
"65"
$PN"65"7;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"65;
"57"
$PN"57"65;
"55"
$PN"55"0;
"51"
$PN"51"7;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"7;
"41"
$PN"41"0;
"39"
$PN"39"7;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"7;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"7;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"7;
"19"
$PN"19"0;
"15"
$PN"15"7;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"68;
"7"
$PN"7"69;
"3"
$PN"3"66;
"1"
$PN"1"67;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"56;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"41;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"40;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"39;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
END.
