#if !defined(RTE_PARTITIONING_H)
#define RTE_PARTITIONING_H

/**
 * \file
 *
 * \brief AUTOSAR Rte
 *
 * This file contains the implementation of the AUTOSAR
 * module Rte.
 *
 * \author Elektrobit Automotive GmbH, 91058 Erlangen, Germany
 *
 * Copyright 2005 - 2018 Elektrobit Automotive GmbH
 * All rights exclusively reserved for Elektrobit Automotive GmbH,
 * unless expressly agreed to otherwise.
 */

 /*
  * This file contains Rte inter-partition communication declarations
  *
  * This file has been automatically generated by
  * EB tresos AutoCore Rte Generator Version 6.2.15
  * on Tue Dec 11 15:11:39 CET 2018. !!!IGNORE-LINE!!!
  */

 /* \addtogroup Rte Runtime Environment
  * @{ */

/*==================[inclusions]=============================================*/

#include <Rte_Type.h>       /* RTE types header file */
#include <Rte_Smc.h>
#include <TSMem.h>
/*==================[macros]=================================================*/

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FL_SG_SRR_ECU_FCT_STATUS_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FL_SG_SRR_FRSP_HEADER_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FL_SG_SRR_FRSP_ITEMS_00_09_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FL_SG_SRR_FRSP_ITEMS_10_19_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FL_SG_SRR_FRSP_ITEMS_20_29_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FL_SG_SRR_FRSP_ITEMS_30_39_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FL_SG_SRR_FRSP_VERTEX_000_007_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FL_SG_SRR_FRSP_VERTEX_008_015_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FL_SG_SRR_FRSP_VERTEX_016_023_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FL_SG_SRR_FRSP_VERTEX_024_031_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FL_SG_SRR_FRSP_VERTEX_032_039_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FL_SG_SRR_FRSP_VERTEX_040_047_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FL_SG_SRR_FRSP_VERTEX_048_055_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FL_SG_SRR_FRSP_VERTEX_056_063_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FL_SG_SRR_FRSP_VERTEX_064_071_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FL_SG_SRR_FRSP_VERTEX_072_079_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FL_SG_SRR_FRSP_VERTEX_080_087_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FL_SG_SRR_FRSP_VERTEX_088_095_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FL_SG_SRR_FRSP_VERTEX_096_103_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FL_SG_SRR_FRSP_VERTEX_104_111_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FL_SG_SRR_FRSP_VERTEX_112_119_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FL_SG_SRR_OBJ_00_01_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FL_SG_SRR_OBJ_02_03_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FL_SG_SRR_OBJ_04_05_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FL_SG_SRR_OBJ_06_07_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FL_SG_SRR_OBJ_08_09_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FL_SG_SRR_OBJ_10_11_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FL_SG_SRR_OBJ_12_13_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FL_SG_SRR_OBJ_14_15_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FL_SG_SRR_OBJ_16_17_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FL_SG_SRR_OBJ_18_19_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FL_SG_SRR_OBJ_20_21_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FL_SG_SRR_OBJ_22_23_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FL_SG_SRR_OBJ_24_25_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FL_SG_SRR_OBJ_26_27_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FL_SG_SRR_OBJ_28_29_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FL_SG_SRR_OBJ_30_31_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FL_SG_SRR_OBJ_32_33_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FL_SG_SRR_OBJ_34_35_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FL_SG_SRR_OBJ_36_37_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FL_SG_SRR_OBJ_38_39_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FL_SG_SRR_OBJ_STATUS_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_VDY_FL_SG_SRR_VDY_FL

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_ECU_FCT_STATUS_FR_SG_SRR_ECU_FCT_STATUS_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_HEADER_FR_SG_SRR_FRSP_HEADER_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_00_09_FR_SG_SRR_FRSP_ITEMS_00_09_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_10_19_FR_SG_SRR_FRSP_ITEMS_10_19_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_20_29_FR_SG_SRR_FRSP_ITEMS_20_29_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_ITEMS_30_39_FR_SG_SRR_FRSP_ITEMS_30_39_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_000_007_FR_SG_SRR_FRSP_VERTEX_000_007_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_008_015_FR_SG_SRR_FRSP_VERTEX_008_015_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_016_023_FR_SG_SRR_FRSP_VERTEX_016_023_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_024_031_FR_SG_SRR_FRSP_VERTEX_024_031_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_032_039_FR_SG_SRR_FRSP_VERTEX_032_039_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_040_047_FR_SG_SRR_FRSP_VERTEX_040_047_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_048_055_FR_SG_SRR_FRSP_VERTEX_048_055_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_056_063_FR_SG_SRR_FRSP_VERTEX_056_063_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_064_071_FR_SG_SRR_FRSP_VERTEX_064_071_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_072_079_FR_SG_SRR_FRSP_VERTEX_072_079_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_080_087_FR_SG_SRR_FRSP_VERTEX_080_087_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_088_095_FR_SG_SRR_FRSP_VERTEX_088_095_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_096_103_FR_SG_SRR_FRSP_VERTEX_096_103_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_104_111_FR_SG_SRR_FRSP_VERTEX_104_111_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_FRSP_VERTEX_112_119_FR_SG_SRR_FRSP_VERTEX_112_119_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_00_01_FR_SG_SRR_OBJ_00_01_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_02_03_FR_SG_SRR_OBJ_02_03_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_04_05_FR_SG_SRR_OBJ_04_05_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_06_07_FR_SG_SRR_OBJ_06_07_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_08_09_FR_SG_SRR_OBJ_08_09_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_10_11_FR_SG_SRR_OBJ_10_11_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_12_13_FR_SG_SRR_OBJ_12_13_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_14_15_FR_SG_SRR_OBJ_14_15_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_16_17_FR_SG_SRR_OBJ_16_17_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_18_19_FR_SG_SRR_OBJ_18_19_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_20_21_FR_SG_SRR_OBJ_20_21_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_22_23_FR_SG_SRR_OBJ_22_23_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_24_25_FR_SG_SRR_OBJ_24_25_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_26_27_FR_SG_SRR_OBJ_26_27_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_28_29_FR_SG_SRR_OBJ_28_29_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_30_31_FR_SG_SRR_OBJ_30_31_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_32_33_FR_SG_SRR_OBJ_32_33_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_34_35_FR_SG_SRR_OBJ_34_35_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_36_37_FR_SG_SRR_OBJ_36_37_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_38_39_FR_SG_SRR_OBJ_38_39_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_OBJ_STATUS_FR_SG_SRR_OBJ_STATUS_FR

#define Rte_IP_Write_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR Rte_Smc_Write_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR
#define Rte_IP_ReInit_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR Rte_Smc_ReInit_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR
#define Rte_IP_Read_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR Rte_Smc_Read_Rte_FcuSrr520_R_SG_SRR_VDY_FR_SG_SRR_VDY_FR

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_ECU_FCT_STATUS_SG_ARS_ECU_FCT_STATUS

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_HEADER_SG_ARS_FRSP_HEADER

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_00_09_SG_ARS_FRSP_ITEMS_00_09

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_10_19_SG_ARS_FRSP_ITEMS_10_19

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_20_29_SG_ARS_FRSP_ITEMS_20_29

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_30_39_SG_ARS_FRSP_ITEMS_30_39

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_40_49_SG_ARS_FRSP_ITEMS_40_49

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_ITEMS_50_59_SG_ARS_FRSP_ITEMS_50_59

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_000_006_SG_ARS_FRSP_VERTEX_000_006

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_007_013_SG_ARS_FRSP_VERTEX_007_013

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_014_020_SG_ARS_FRSP_VERTEX_014_020

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_021_027_SG_ARS_FRSP_VERTEX_021_027

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_028_034_SG_ARS_FRSP_VERTEX_028_034

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_035_041_SG_ARS_FRSP_VERTEX_035_041

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_042_048_SG_ARS_FRSP_VERTEX_042_048

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_049_055_SG_ARS_FRSP_VERTEX_049_055

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_056_062_SG_ARS_FRSP_VERTEX_056_062

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_063_069_SG_ARS_FRSP_VERTEX_063_069

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_070_076_SG_ARS_FRSP_VERTEX_070_076

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_077_083_SG_ARS_FRSP_VERTEX_077_083

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_FRSP_VERTEX_084_089_SG_ARS_FRSP_VERTEX_084_089

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_00_01_SG_ARS_OBJ_00_01

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_02_03_SG_ARS_OBJ_02_03

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_04_05_SG_ARS_OBJ_04_05

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_06_07_SG_ARS_OBJ_06_07

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_08_09_SG_ARS_OBJ_08_09

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_10_11_SG_ARS_OBJ_10_11

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_12_13_SG_ARS_OBJ_12_13

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_14_15_SG_ARS_OBJ_14_15

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_16_17_SG_ARS_OBJ_16_17

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_18_19_SG_ARS_OBJ_18_19

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_20_21_SG_ARS_OBJ_20_21

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_22_23_SG_ARS_OBJ_22_23

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_24_25_SG_ARS_OBJ_24_25

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_26_27_SG_ARS_OBJ_26_27

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_28_29_SG_ARS_OBJ_28_29

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_30_31_SG_ARS_OBJ_30_31

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_32_33_SG_ARS_OBJ_32_33

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_34_35_SG_ARS_OBJ_34_35

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_36_37_SG_ARS_OBJ_36_37

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39 Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39 Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39 Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_38_39_SG_ARS_OBJ_38_39

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_OBJ_STATUS_SG_ARS_OBJ_STATUS

#define Rte_IP_Write_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY Rte_Smc_Write_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY
#define Rte_IP_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY Rte_Smc_ReInit_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY
#define Rte_IP_Read_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY Rte_Smc_Read_Rte_FcuArs510_1R1V_R_SG_ARS_VDY_SG_ARS_VDY

#define Rte_IP_Write_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals Rte_Smc_Write_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals Rte_Smc_ReInit_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals
#define Rte_IP_Read_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals Rte_Smc_Read_Rte_SwcVDY_Prototype_rpVehicleInputSignals_deVehicleInputSignals

#define Rte_IP_Write_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter Rte_Smc_Write_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter Rte_Smc_ReInit_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter
#define Rte_IP_Read_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter Rte_Smc_Read_Rte_SwcVDY_Prototype_rpVehicleParameter_deVehicleParameter

#define Rte_IP_Write_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom Rte_Smc_Write_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom
#define Rte_IP_ReInit_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom Rte_Smc_ReInit_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom
#define Rte_IP_Read_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom Rte_Smc_Read_Rte_swcCMBS_rpDIMInputCustom_deDIMInputCustom

#define Rte_IP_Write_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric Rte_Smc_Write_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric
#define Rte_IP_ReInit_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric Rte_Smc_ReInit_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric
#define Rte_IP_Read_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric Rte_Smc_Read_Rte_swcCMBS_rpDIMInputGeneric_deDIMInputGeneric

#define Rte_IP_Write_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom Rte_Smc_Write_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom
#define Rte_IP_ReInit_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom Rte_Smc_ReInit_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom
#define Rte_IP_Read_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom Rte_Smc_Read_Rte_swcCMBS_rpHEADInputCustom_deHEADInputCustom

#define Rte_IP_Write_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric Rte_Smc_Write_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric
#define Rte_IP_ReInit_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric Rte_Smc_ReInit_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric
#define Rte_IP_Read_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric Rte_Smc_Read_Rte_swcCMBS_rpHEADInputGeneric_deHEADInputGeneric

#define Rte_IP_Write_SchM_State_OsApp_SWC_QM_c1(data) (Rte_Smc_SchM_State_OsApp_SWC_QM_c1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_SchM_State_OsApp_SWC_QM_c1 Rte_Smc_ReInit_SchM_State_OsApp_SWC_QM_c1
#define Rte_IP_Read_SchM_State_OsApp_SWC_QM_c1_0(data) (*(data) = Rte_Smc_SchM_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_SWC_QM_c1_1(data) (*(data) = Rte_Smc_SchM_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_SWC_QM_c1_2(data) (*(data) = Rte_Smc_SchM_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_SWC_QM_c1_3(data) (*(data) = Rte_Smc_SchM_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_SWC_QM_c1_4(data) (*(data) = Rte_Smc_SchM_State_OsApp_SWC_QM_c1, RTE_E_OK)

#define Rte_IP_Write_Rte_State_OsApp_SWC_QM_c1(data) (Rte_Smc_Rte_State_OsApp_SWC_QM_c1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_State_OsApp_SWC_QM_c1 Rte_Smc_ReInit_Rte_State_OsApp_SWC_QM_c1
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c1_0(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c1_1(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c1_2(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c1_3(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c1_4(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c1, RTE_E_OK)

#define Rte_IP_Write_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors Rte_Smc_Write_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors
#define Rte_IP_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors Rte_Smc_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors
#define Rte_IP_Read_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors Rte_Smc_Read_Rte_SwcVdyCemWrapperTx_rpVDYErrors_deVDYErrors

#define Rte_IP_Write_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves Rte_Smc_Write_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves
#define Rte_IP_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves Rte_Smc_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves
#define Rte_IP_Read_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves Rte_Smc_Read_Rte_SwcVdyCemWrapperTx_rpVDYEstCurves_deVDYEstCurves

#define Rte_IP_Write_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets Rte_Smc_Write_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets
#define Rte_IP_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets Rte_Smc_ReInit_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets
#define Rte_IP_Read_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets Rte_Smc_Read_Rte_SwcVdyCemWrapperTx_rpVDYOffsets_deVDYOffsets

#define Rte_IP_Write_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals Rte_Smc_Write_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals
#define Rte_IP_ReInit_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals Rte_Smc_ReInit_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals
#define Rte_IP_Read_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals Rte_Smc_Read_Rte_SwcVdyCemWrapperTx_rpVehicleDynamicSignals_deVehicleDynamicSignals

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_ACCLSFMSG_OFF_ACC_INFO_ACCLSFMSG_OFF, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_OPENING_ACC_INFO_LSFMSG_OPENING, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_USAGE_ACC_INFO_LSFMSG_USAGE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_LSFMSG_WARN_ACC_INFO_LSFMSG_WARN, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_SIF_ACC_INFO_SIF, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SIF_STATUS_ACC_SIF_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_FTB_IDAS_DTC_FTB, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_HIGH_IDAS_DTC_HIGH, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_LOW_IDAS_DTC_LOW, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_DTC_STORAGE_IDAS_DTC_STORAGE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_FTB_USAGE_IDAS_FTB_USAGE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_IDAS_SPECIFY_CODE_SYS_IDAS_SPECIFY_CODE_SYS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_ALARM_33D_LKAS_ALARM_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_BUZZER_STATUS_LKAS_BUZZER_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_DIRTY_33D_LKAS_INFO_CAMERA_DIRTY_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_33D_LKAS_INFO_CAMERA_TEMP_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_CANCEL_33D_LKAS_INFO_CAMERA_TEMP_CANCEL_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_CAMERA_TEMP_LDW_33D_LKAS_INFO_CAMERA_TEMP_LDW_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABERRATION_33D_LKAS_INFO_IND_ABERRATION_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_ABER_DIREC_33D_LKAS_INFO_IND_ABER_DIREC_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_NOP_33D_LKAS_INFO_IND_NOP_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_IND_UNDER_CONTROL_33D_LKAS_INFO_IND_UNDER_CONTROL_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_LDWSW_IND_33D_LKAS_INFO_LDWSW_IND_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_LKAS_READY_33D_LKAS_INFO_LKAS_READY_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_REQ_SHOW_LANE_33D_LKAS_INFO_REQ_SHOW_LANE_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INFO_SERVICE_33D_LKAS_INFO_SERVICE_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INSPECTION_TEST_LKAS_INSPECTION_TEST, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_INSTRUCTING_VALUE_LKAS_INSTRUCTING_VALUE_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_MODE_REQ_LKAS_MODE_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_RDM_ANSWER_BACK_STATUS_LKAS_RDM_ANSWER_BACK_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_RDM_STATUS_LKAS_RDM_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REQ_LKAS_INFO_33D_LKAS_REQ_LKAS_INFO_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REWRITE_33D_LKAS_REWRITE_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194 Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_REWRITE_START_194_LKAS_REWRITE_START_194, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_ACTIVE_33D_LKAS_STATUS_ACTIVE_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_ADJ_MODE_33D_LKAS_STATUS_ADJ_MODE_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_STATUS_FAILED_33D_LKAS_STATUS_FAILED_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TABLE_MODE_LKAS_TABLE_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_LKAS_TRANSITION_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_TRANSITION_MODE_ALC_SCM_LKAS_TRANSITION_MODE_ALC_SCM, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_UNIT_STATUS_LKAS_UNIT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_IND_33D_LKAS_WARN_STATUS_LDW_IND_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LDW_MID_33D_LKAS_WARN_STATUS_LDW_MID_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_WARN_STATUS_LKAS_33D_LKAS_WARN_STATUS_LKAS_33D, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_BUZZER_STATUS_ACC_BUZZER_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_CC_IGNOREBRAKE_ACC_CC_IGNOREBRAKE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_CC_THOP_ACC_CC_THOP, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_30C_ACC_DISPLAY_SPEED_30C, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_ACC_DISPLAY_SPEED_UNIT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_DISPLAY_SPEED_UNIT_30C_ACC_DISPLAY_SPEED_UNIT_30C, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_EPB_ACT_REQ_ACC_EPB_ACT_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_ACC_INFO_BUZZER_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_BUZZER_ON_1FA_ACC_INFO_BUZZER_ON_1FA, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_HUW_ON_ACC_INFO_HUW_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_ENGAGE_ACC_INFO_IND_ACCLSF_ENGAGE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_ACCLSF_SUBSEG_ACC_INFO_IND_ACCLSF_SUBSEG, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_CTRL_MODE_ACC_INFO_IND_CTRL_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_DISTANCE_ACC_INFO_IND_DISTANCE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_RADAR_ACC_INFO_IND_RADAR, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_ACC_INFO_IND_WARNING, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_INFO_IND_WARNING_1FA_ACC_INFO_IND_WARNING_1FA, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_LSF_BHOLD_ACT_ACC_LSF_BHOLD_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_READY_ACC_Ready, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_ACC_IND_ACC_REQ_ACC_IND, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_BRAKERELAY_ACT_ACC_REQ_BRAKERELAY_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_CRUISE_MODE_ACC_REQ_CRUISE_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REQ_DISTANCE_IND_ACC_REQ_DISTANCE_IND, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_ACC_REWRITE_START, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_REWRITE_START_30C_ACC_REWRITE_START_30C, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_RFP_ON_ACC_RFP_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SHIFT_REQUEST_ACC_SHIFT_REQUEST, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_FAIL_ACC_ACC_STATUS_FAIL_ACC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_ACC_BRAKE_ACC_STATUS_REQ_ACC_BRAKE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_STATUS_REQ_BRAKE_ESB_ACC_STATUS_REQ_BRAKE_ESB, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_SYSTEM_CHECK_MODE_ACC_SYSTEM_CHECK_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_ACCELERATION_ACC_TARGET_ACCELERATION_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_CALIPER_PRESSURE2_ACC_TARGET_CALIPER_PRESSURE2_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_TARGET_SPEED_ACC_TARGET_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_VJUMP_ACC_Vjump, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_ACC_ACC_WARN_STATUS_ACC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WARN_STATUS_BRAKESYSTEM_ACC_WARN_STATUS_BRAKESYSTEM, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ACC_WATN_STATUS_ACC_SYS_FAIL_ACC_WATN_STATUS_ACC_SYS_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ACT_STATUS_ADAS_ACT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ALC_IND_ADAS_ALC_IND, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_ALC_SYS_FAIL_ADAS_ALC_SYS_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_CURRENT_STATUS_ADAS_CURRENT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_CUSTOMIZE_RESULT_ALC_ADAS_CUSTOMIZE_RESULT_ALC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_BASIC_ADAS_DATA_CNT_BASIC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_LANE_ADAS_DATA_CNT_LANE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_OBJ_ADAS_DATA_CNT_OBJ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_DATA_CNT_PL_ADAS_DATA_CNT_PL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y1_ADAS_EGO_LANE_CENTER_POS_Y1_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y2_ADAS_EGO_LANE_CENTER_POS_Y2_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y3_ADAS_EGO_LANE_CENTER_POS_Y3_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_CENTER_POS_Y4_ADAS_EGO_LANE_CENTER_POS_Y4_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_HI_ACCURACY_POS_X_ADAS_EGO_LANE_HI_ACCURACY_POS_X, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ADAS_EGO_LANE_L_LINE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_L_LINE_ACCURACY_ADAS_EGO_LANE_L_LINE_ACCURACY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ADAS_EGO_LANE_R_LINE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_R_LINE_ACCURACY_ADAS_EGO_LANE_R_LINE_ACCURACY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EGO_LANE_WIDTH_ADAS_EGO_LANE_WIDTH_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_EYES_DRV_WARN_ADAS_EYES_DRV_WARN, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_HANDS_EYES_DRV_REQ_ADAS_HANDS_EYES_DRV_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_HAZARD_REQ_ADAS_HAZARD_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_L1_LANE_L_LINE_ACCURACY_ADAS_L1_LANE_L_LINE_ACCURACY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_LKAS_ADAS_STR_CNT_STATUS_ADAS_LKAS_ADAS_STR_CNT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_ANGLE_ADAS_OBJ_ANGLE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_CLASS_ADAS_OBJ_CLASS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_ID_ADAS_OBJ_ID, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_X_ADAS_OBJ_POS_X_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_POS_Y_ADAS_OBJ_POS_Y_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_OBJ_STATUS_ADAS_OBJ_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_A_ADAS_PL_POS_Y_A_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_B_ADAS_PL_POS_Y_B_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_C_ADAS_PL_POS_Y_C_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_PL_POS_Y_D_ADAS_PL_POS_Y_D_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_R1_LANE_R_LINE_ACCURACY_ADAS_R1_LANE_R_LINE_ACCURACY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_ADAS_SCM_CONTROL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SIDE_ADAS_SCM_CONTROL_SIDE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCM_CONTROL_SYS_FAIL_ADAS_SCM_CONTROL_SYS_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_BASIC_ADAS_SCREEN_CNT_BASIC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_LANE_ADAS_SCREEN_CNT_LANE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_OBJ_ADAS_SCREEN_CNT_OBJ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_SCREEN_CNT_PL_ADAS_SCREEN_CNT_PL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TRAN_DMD_WARN_ADAS_TRAN_DMD_WARN, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TURN_L_REQ_ADAS_TURN_L_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADAS_TURN_R_REQ_ADAS_TURN_R_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_DIRTY_ADC1_INFO_CAMERA_DIRTY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_INFO_CAMERA_TEMP_ADC1_INFO_CAMERA_TEMP, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC1_SYSTEM_CHECK_MODE_ADC1_SYSTEM_CHECK_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_DIRTY_ADC2_INFO_CAMERA_DIRTY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_INFO_CAMERA_TEMP_ADC2_INFO_CAMERA_TEMP, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_SYSTEM_CHECK_MODE_ADC2_SYSTEM_CHECK_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ADC2_WARN_STATUS_BRAKESYSTEM_ADC2_WARN_STATUS_BRAKESYSTEM, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_HI_AD_ENG_TRQ_TRQ_HI_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_ENG_TRQ_TRQ_LO_AD_ENG_TRQ_TRQ_LO_F, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_PAPS_MODE_AD_PAPS_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_SHIFT_DOWN_REQ_AD_SHIFT_DOWN_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_SHIFT_REQ_AD_SHIFT_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_TRQ_HI_REQ_ACT_AD_TRQ_HI_REQ_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_AD_TRQ_LO_REQ_ACT_AD_TRQ_LO_REQ_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_ASSIST_STATUS_ALC_ASSIST_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_COSTUM_BEEP_ALC_COSTUM_BEEP, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_CUSTOM_DURATION_ALC_CUSTOM_DURATION, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_CUSTOM_TURN_SINGAL_TIME_ALC_CUSTOM_TURN_SINGAL_TIME, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_LINE_PROPERTY_ALC_L_LINE_PROPERTY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_LINE_RCG_ALC_L_LINE_RCG, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_L_STATUS_ALC_L_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_LINE_PROPERTY_ALC_R_LINE_PROPERTY, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_LINE_RCG_ALC_R_LINE_RCG, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_R_STATUS_ALC_R_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_STATUS_FAIL_ALC_STATUS_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_STEER_CONTROL_STATUS_ALC_STEER_CONTROL_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_SW_STATUS_METER_ALC_SW_STATUS_METER, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_TURN_L_REQUEST_ALC_TURN_L_REQUEST, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_TURN_R_REQUEST_ALC_TURN_R_REQUEST, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_ALC_WARN_STATUS_ALC_WARN_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_LEFT_FCTA_ATTENTION_LEFT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_ATTENTION_RIGHT_FCTA_ATTENTION_RIGHT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_BUZZER_STATUS_FCTA_BUZZER_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_FAILURE_FCTA_SYSTEM_FAILURE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_STATUS_FCTA_SYSTEM_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_SYSTEM_UNAVAILABLE_FCTA_SYSTEM_UNAVAILABLE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_WARNING_LEFT_FCTA_WARNING_LEFT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT(data) (Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_FCTA_WARNING_RIGHT_FCTA_WARNING_RIGHT, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB(data) (Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_LKAS_F_STRVIB_LKAS_F_STRVIB, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_HAZARD_REQ_RVU_HAZARD_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FC_RVU_RADAR_DIRT_FC, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FL_RVU_RADAR_DIRT_FL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_FR_RVU_RADAR_DIRT_FR, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RL_RVU_RADAR_DIRT_RL, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_RADAR_DIRT_RR_RVU_RADAR_DIRT_RR, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD(data) (Rte_Smc_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_RVU_TRAN_DMD_RVU_TRAN_DMD, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_BUZZER_STATUS_TLI_BUZZER_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_INFO_DISP_TLI_INFO_DISP, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_FAILURE_TLI_SYSTEM_FAILURE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_STATUS_TLI_SYSTEM_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_SYSTEM_UNAVAILABLE_TLI_SYSTEM_UNAVAILABLE, RTE_E_OK)

#define Rte_IP_Write_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING(data) (Rte_Smc_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING Rte_Smc_ReInit_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING
#define Rte_IP_Read_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING(data) (*(data) = Rte_Smc_Rte_SignalHandlingSwc_R_TLI_WARNING_TLI_WARNING, RTE_E_OK)

#define Rte_IP_Write_SchM_State_OsApp_BSW_QM_c0(data) (Rte_Smc_SchM_State_OsApp_BSW_QM_c0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_SchM_State_OsApp_BSW_QM_c0 Rte_Smc_ReInit_SchM_State_OsApp_BSW_QM_c0
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c0_0(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c0_1(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c0_2(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c0_3(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c0_4(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c0, RTE_E_OK)

#define Rte_IP_Write_Rte_State_OsApp_BSW_QM_c0(data) (Rte_Smc_Rte_State_OsApp_BSW_QM_c0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_State_OsApp_BSW_QM_c0 Rte_Smc_ReInit_Rte_State_OsApp_BSW_QM_c0
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c0_0(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c0_1(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c0_2(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c0_3(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c0, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c0_4(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c0, RTE_E_OK)

#define Rte_IP_Send_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF Rte_Smc_Send_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF
#define Rte_IP_Receive_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF Rte_Smc_Receive_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF
#define Rte_IP_EmptyQueue_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF Rte_Smc_EmptyQueue_Rte_ModeReceiveQueue_7170D0ED0042B8C7D2A50918443AB9CF

#define Rte_IP_Write_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_2(data) (Rte_Smc_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_2 Rte_Smc_ReInit_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_2
#define Rte_IP_Write_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_0(data) (Rte_Smc_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_0 Rte_Smc_ReInit_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_0
#define Rte_IP_Read_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_2(data) (*(data) = Rte_Smc_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF, RTE_E_OK)
#define Rte_IP_Read_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF_0(data) (*(data) = Rte_Smc_Rte_ModeVariable_7170D0ED0042B8C7D2A50918443AB9CF, RTE_E_OK)

#define Rte_IP_Write_SchM_State_OsApp_BSW_QM_c1(data) (Rte_Smc_SchM_State_OsApp_BSW_QM_c1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_SchM_State_OsApp_BSW_QM_c1 Rte_Smc_ReInit_SchM_State_OsApp_BSW_QM_c1
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c1_0(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c1_1(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c1_2(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c1_3(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c1_4(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c1, RTE_E_OK)

#define Rte_IP_Write_Rte_State_OsApp_BSW_QM_c1(data) (Rte_Smc_Rte_State_OsApp_BSW_QM_c1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_State_OsApp_BSW_QM_c1 Rte_Smc_ReInit_Rte_State_OsApp_BSW_QM_c1
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c1_0(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c1_1(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c1_2(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c1_3(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c1, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c1_4(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c1, RTE_E_OK)

#define Rte_IP_Write_SchM_State_OsApp_BSW_QM_c2(data) (Rte_Smc_SchM_State_OsApp_BSW_QM_c2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_SchM_State_OsApp_BSW_QM_c2 Rte_Smc_ReInit_SchM_State_OsApp_BSW_QM_c2
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c2_0(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c2_1(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c2_2(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c2_3(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_SchM_State_OsApp_BSW_QM_c2_4(data) (*(data) = Rte_Smc_SchM_State_OsApp_BSW_QM_c2, RTE_E_OK)

#define Rte_IP_Write_Rte_State_OsApp_BSW_QM_c2(data) (Rte_Smc_Rte_State_OsApp_BSW_QM_c2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_State_OsApp_BSW_QM_c2 Rte_Smc_ReInit_Rte_State_OsApp_BSW_QM_c2
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c2_0(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c2_1(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c2_2(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c2_3(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_BSW_QM_c2_4(data) (*(data) = Rte_Smc_Rte_State_OsApp_BSW_QM_c2, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F(data) (Rte_Smc_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F Rte_Smc_ReInit_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F
#define Rte_IP_Read_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_YAW_1_F_VSA_YAW_1_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_DEGC_VSA_DEGC(data) (Rte_Smc_Rte_InputHandler_VSA_DEGC_VSA_DEGC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_DEGC_VSA_DEGC Rte_Smc_ReInit_Rte_InputHandler_VSA_DEGC_VSA_DEGC
#define Rte_IP_Read_Rte_InputHandler_VSA_DEGC_VSA_DEGC(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_DEGC_VSA_DEGC, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F(data) (Rte_Smc_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F Rte_Smc_ReInit_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F
#define Rte_IP_Read_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_LAT_G_F_VSA_LAT_G_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F(data) (Rte_Smc_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F Rte_Smc_ReInit_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F
#define Rte_IP_Read_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_LON_G_F_VSA_LON_G_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130(data) (Rte_Smc_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130 Rte_Smc_ReInit_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130
#define Rte_IP_Read_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_ENG_TRQ_130_ENG_ENG_TRQ_130, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130(data) (Rte_Smc_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130 Rte_Smc_ReInit_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130
#define Rte_IP_Read_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_DRIVER_REQ_TRQ_130_ENG_DRIVER_REQ_TRQ_130, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F(data) (Rte_Smc_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F Rte_Smc_ReInit_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F
#define Rte_IP_Read_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_SMART_ACCELE_PEDAL_POSITION_F_ENG_SMART_ACCELE_PEDAL_POSITION_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L(data) (Rte_Smc_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L Rte_Smc_ReInit_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L
#define Rte_IP_Read_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_MOT_AXLE_TRQ_L_ENG_MOT_AXLE_TRQ_L, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R(data) (Rte_Smc_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R Rte_Smc_ReInit_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R
#define Rte_IP_Read_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_MOT_AXLE_TRQ_R_ENG_MOT_AXLE_TRQ_R, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F(data) (Rte_Smc_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F Rte_Smc_ReInit_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F
#define Rte_IP_Read_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F(data) (*(data) = Rte_Smc_Rte_InputHandler_STR_ANGLE_F_STR_ANGLE_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_STR_SPEED_STR_SPEED(data) (Rte_Smc_Rte_InputHandler_STR_SPEED_STR_SPEED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_STR_SPEED_STR_SPEED Rte_Smc_ReInit_Rte_InputHandler_STR_SPEED_STR_SPEED
#define Rte_IP_Read_Rte_InputHandler_STR_SPEED_STR_SPEED(data) (*(data) = Rte_Smc_Rte_InputHandler_STR_SPEED_STR_SPEED, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F(data) (Rte_Smc_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F Rte_Smc_ReInit_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F
#define Rte_IP_Read_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EAT_TRANS_SPEED_VNC_F_EAT_TRANS_SPEED_VNC_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F(data) (Rte_Smc_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EAT_TRANS_SPEED_F_EAT_TRANS_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F(data) (Rte_Smc_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F Rte_Smc_ReInit_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F
#define Rte_IP_Read_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_DRIVER_ACPEDAL_POSITION_F_ENG_DRIVER_ACPEDAL_POSITION_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED(data) (Rte_Smc_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED Rte_Smc_ReInit_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED
#define Rte_IP_Read_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_ENG_SPEED_ENG_ENG_SPEED, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO(data) (Rte_Smc_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO Rte_Smc_ReInit_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO
#define Rte_IP_Read_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NO_ENG_SW_STATUS_BRAKE_NO, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC(data) (Rte_Smc_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC Rte_Smc_ReInit_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC
#define Rte_IP_Read_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_SW_STATUS_BRAKE_NC_ENG_SW_STATUS_BRAKE_NC, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE(data) (Rte_Smc_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE Rte_Smc_ReInit_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE
#define Rte_IP_Read_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE(data) (*(data) = Rte_Smc_Rte_InputHandler_AHB_REQ_PRESSURE_AHB_REQ_PRESSURE, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE(data) (Rte_Smc_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE Rte_Smc_ReInit_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE
#define Rte_IP_Read_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE(data) (*(data) = Rte_Smc_Rte_InputHandler_AHB_CONTROL_PRESSURE_AHB_CONTROL_PRESSURE, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F(data) (Rte_Smc_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F Rte_Smc_ReInit_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F
#define Rte_IP_Read_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EPS_LOAD_F_EPS_LOAD_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F(data) (Rte_Smc_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F Rte_Smc_ReInit_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F
#define Rte_IP_Read_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EPS_STEERING_TRQ_F_EPS_STEERING_TRQ_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F(data) (Rte_Smc_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EPS_MOTOR_ROTATING_SPEED_F_EPS_MOTOR_ROTATING_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_FL_WHEEL_PULSE_COUNTER_VSA_ABS_FL_WHEEL_PULSE_COUNTER, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_FR_WHEEL_PULSE_COUNTER_VSA_ABS_FR_WHEEL_PULSE_COUNTER, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_RL_WHEEL_PULSE_COUNTER_VSA_ABS_RL_WHEEL_PULSE_COUNTER, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_RR_WHEEL_PULSE_COUNTER_VSA_ABS_RR_WHEEL_PULSE_COUNTER, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F(data) (Rte_Smc_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F Rte_Smc_ReInit_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F
#define Rte_IP_Read_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EPS_STEER_TRQ_F_EPS_STEER_TRQ_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F(data) (Rte_Smc_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F Rte_Smc_ReInit_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F
#define Rte_IP_Read_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F(data) (*(data) = Rte_Smc_Rte_InputHandler_EPS_STEER_ANGLE_F_EPS_STEER_ANGLE_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F(data) (Rte_Smc_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F Rte_Smc_ReInit_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F
#define Rte_IP_Read_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_MASTER_CYLINDER_PRESSURE_F_VSA_MASTER_CYLINDER_PRESSURE_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F(data) (Rte_Smc_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_InputHandler_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED(data) (Rte_Smc_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED Rte_Smc_ReInit_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED
#define Rte_IP_Read_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_CRUISE_MEMORY_SPEED_ENG_CRUISE_MEMORY_SPEED, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F(data) (Rte_Smc_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F Rte_Smc_ReInit_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F
#define Rte_IP_Read_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_CRUISE_CAL_GRADE_F_ENG_CRUISE_CAL_GRADE_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP(data) (Rte_Smc_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP Rte_Smc_ReInit_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP
#define Rte_IP_Read_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP(data) (*(data) = Rte_Smc_Rte_InputHandler_METER_OUTTEMP_METER_OUTTEMP, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F(data) (Rte_Smc_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F Rte_Smc_ReInit_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F
#define Rte_IP_Read_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_ACC_ENGBRK_F_ENG_ACC_ENGBRK_F, RTE_E_OK)

#define Rte_IP_Write_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F(data) (Rte_Smc_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F Rte_Smc_ReInit_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F
#define Rte_IP_Read_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F(data) (*(data) = Rte_Smc_Rte_InputHandler_ENG_CRUISE_SPEED_REVISION_F_ENG_CRUISE_SPEED_REVISION_F, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL(data) (Rte_Smc_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL Rte_Smc_ReInit_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL
#define Rte_IP_Read_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL(data) (*(data) = Rte_Smc_Rte_ACC_TM_GEAR_POSITION_ACTUAL_TM_GEAR_POSITION_ACTUAL, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON(data) (Rte_Smc_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON Rte_Smc_ReInit_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON
#define Rte_IP_Read_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON(data) (*(data) = Rte_Smc_Rte_ACC_ENG_BRK_ACCELE_PEDAL_ON_ENG_BRK_ACCELE_PEDAL_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN(data) (Rte_Smc_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN Rte_Smc_ReInit_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN
#define Rte_IP_Read_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN(data) (*(data) = Rte_Smc_Rte_ACC_METER_TURN_SIGNAL_R_TURN_METER_TURN_SIGNAL_R_TURN, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN(data) (Rte_Smc_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN Rte_Smc_ReInit_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN
#define Rte_IP_Read_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN(data) (*(data) = Rte_Smc_Rte_ACC_METER_TURN_SIGNAL_L_TURN_METER_TURN_SIGNAL_L_TURN, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_EPB_STATE_EPB_STATE(data) (Rte_Smc_Rte_ACC_EPB_STATE_EPB_STATE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_EPB_STATE_EPB_STATE Rte_Smc_ReInit_Rte_ACC_EPB_STATE_EPB_STATE
#define Rte_IP_Read_Rte_ACC_EPB_STATE_EPB_STATE(data) (*(data) = Rte_Smc_Rte_ACC_EPB_STATE_EPB_STATE, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST(data) (Rte_Smc_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST Rte_Smc_ReInit_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST
#define Rte_IP_Read_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST(data) (*(data) = Rte_Smc_Rte_ACC_METER_SW_STATUS_LKAS_CCLIM_DIST_METER_SW_STATUS_LKAS_CCLIM_DIST, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF(data) (Rte_Smc_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF Rte_Smc_ReInit_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF
#define Rte_IP_Read_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF(data) (*(data) = Rte_Smc_Rte_ACC_METER_SW_STATUS_VSA_OFF_METER_SW_STATUS_VSA_OFF, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS(data) (Rte_Smc_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS Rte_Smc_ReInit_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS
#define Rte_IP_Read_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS(data) (*(data) = Rte_Smc_Rte_ACC_SRS_DR_BELT_STATUS_SRS_DR_BELT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT(data) (Rte_Smc_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT Rte_Smc_ReInit_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT
#define Rte_IP_Read_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT(data) (*(data) = Rte_Smc_Rte_ACC_VSA_VSA_TCS_ACT_VSA_VSA_TCS_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL(data) (Rte_Smc_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL Rte_Smc_ReInit_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL
#define Rte_IP_Read_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL(data) (*(data) = Rte_Smc_Rte_ACC_VSA_VSA_CTRL_VSA_VSA_CTRL, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL(data) (Rte_Smc_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL Rte_Smc_ReInit_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL
#define Rte_IP_Read_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL(data) (*(data) = Rte_Smc_Rte_ACC_VSA_ABS_CTRL_VSA_ABS_CTRL, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL(data) (Rte_Smc_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL Rte_Smc_ReInit_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL
#define Rte_IP_Read_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL(data) (*(data) = Rte_Smc_Rte_ACC_TM_SHFT_IN_NEUTRAL_TM_SHFT_IN_NEUTRAL, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING(data) (Rte_Smc_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING Rte_Smc_ReInit_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING
#define Rte_IP_Read_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING(data) (*(data) = Rte_Smc_Rte_ACC_TM_SHFT_IN_PARKING_TM_SHFT_IN_PARKING, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE(data) (Rte_Smc_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE Rte_Smc_ReInit_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE
#define Rte_IP_Read_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE(data) (*(data) = Rte_Smc_Rte_ACC_TM_SHFT_IN_REVERSE_TM_SHFT_IN_REVERSE, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD(data) (Rte_Smc_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD Rte_Smc_ReInit_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD
#define Rte_IP_Read_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD(data) (*(data) = Rte_Smc_Rte_ACC_METER_SW_STATUS_CC_STANDARD_METER_SW_STATUS_CC_STANDARD, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE(data) (Rte_Smc_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE Rte_Smc_ReInit_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE
#define Rte_IP_Read_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE(data) (*(data) = Rte_Smc_Rte_ACC_METER_SW_STATUS_PARK_BRAKE_METER_SW_STATUS_PARK_BRAKE, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS(data) (Rte_Smc_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS Rte_Smc_ReInit_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS
#define Rte_IP_Read_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS(data) (*(data) = Rte_Smc_Rte_ACC_METER_CC_MAIN_STATUS_METER_CC_MAIN_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY(data) (Rte_Smc_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY Rte_Smc_ReInit_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY
#define Rte_IP_Read_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY(data) (*(data) = Rte_Smc_Rte_ACC_VSA_FAIL_BRAKERELAY_VSA_FAIL_BRAKERELAY, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY(data) (Rte_Smc_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY Rte_Smc_ReInit_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY
#define Rte_IP_Read_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY(data) (*(data) = Rte_Smc_Rte_ACC_VSA_INHIBIT_BRAKERELAY_VSA_INHIBIT_BRAKERELAY, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED(data) (Rte_Smc_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED Rte_Smc_ReInit_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED
#define Rte_IP_Read_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED(data) (*(data) = Rte_Smc_Rte_ACC_ENG_PEDAL_STATUS_PEDAL_PRESSED_ENG_PEDAL_STATUS_PEDAL_PRESSED, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL(data) (Rte_Smc_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL Rte_Smc_ReInit_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL
#define Rte_IP_Read_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL(data) (*(data) = Rte_Smc_Rte_ACC_EPB_REQ_BRAKE_CTRL_EPB_REQ_BRAKE_CTRL, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT(data) (Rte_Smc_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT Rte_Smc_ReInit_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT
#define Rte_IP_Read_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT(data) (*(data) = Rte_Smc_Rte_ACC_METER_ACC_SPEED_UNIT_METER_ACC_SPEED_UNIT, RTE_E_OK)

#define Rte_IP_Write_Rte_ACC_LaneInformation_LaneInformation Rte_Smc_Write_Rte_ACC_LaneInformation_LaneInformation
#define Rte_IP_ReInit_Rte_ACC_LaneInformation_LaneInformation Rte_Smc_ReInit_Rte_ACC_LaneInformation_LaneInformation
#define Rte_IP_Read_Rte_ACC_LaneInformation_LaneInformation Rte_Smc_Read_Rte_ACC_LaneInformation_LaneInformation

#define Rte_IP_Write_Rte_ACC_LineLeft_LineLeft Rte_Smc_Write_Rte_ACC_LineLeft_LineLeft
#define Rte_IP_ReInit_Rte_ACC_LineLeft_LineLeft Rte_Smc_ReInit_Rte_ACC_LineLeft_LineLeft
#define Rte_IP_Read_Rte_ACC_LineLeft_LineLeft Rte_Smc_Read_Rte_ACC_LineLeft_LineLeft

#define Rte_IP_Write_Rte_ACC_LineRight_LineRight Rte_Smc_Write_Rte_ACC_LineRight_LineRight
#define Rte_IP_ReInit_Rte_ACC_LineRight_LineRight Rte_Smc_ReInit_Rte_ACC_LineRight_LineRight
#define Rte_IP_Read_Rte_ACC_LineRight_LineRight Rte_Smc_Read_Rte_ACC_LineRight_LineRight

#define Rte_IP_Write_Rte_ACC_Object_Object Rte_Smc_Write_Rte_ACC_Object_Object
#define Rte_IP_ReInit_Rte_ACC_Object_Object Rte_Smc_ReInit_Rte_ACC_Object_Object
#define Rte_IP_Read_Rte_ACC_Object_Object Rte_Smc_Read_Rte_ACC_Object_Object

#define Rte_IP_Write_Rte_HMIControl_NumberofObjects_NumberofObjects(data) (Rte_Smc_Rte_HMIControl_NumberofObjects_NumberofObjects = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_HMIControl_NumberofObjects_NumberofObjects Rte_Smc_ReInit_Rte_HMIControl_NumberofObjects_NumberofObjects
#define Rte_IP_Read_Rte_HMIControl_NumberofObjects_NumberofObjects(data) (*(data) = Rte_Smc_Rte_HMIControl_NumberofObjects_NumberofObjects, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_STR_TRIM_STR_TRIM(data) (Rte_Smc_Rte_LatFunction_STR_TRIM_STR_TRIM = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_STR_TRIM_STR_TRIM Rte_Smc_ReInit_Rte_LatFunction_STR_TRIM_STR_TRIM
#define Rte_IP_Read_Rte_LatFunction_STR_TRIM_STR_TRIM(data) (*(data) = Rte_Smc_Rte_LatFunction_STR_TRIM_STR_TRIM, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_STR_CAL_STR_CAL(data) (Rte_Smc_Rte_LatFunction_STR_CAL_STR_CAL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_STR_CAL_STR_CAL Rte_Smc_ReInit_Rte_LatFunction_STR_CAL_STR_CAL
#define Rte_IP_Read_Rte_LatFunction_STR_CAL_STR_CAL(data) (*(data) = Rte_Smc_Rte_LatFunction_STR_CAL_STR_CAL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT(data) (Rte_Smc_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT Rte_Smc_ReInit_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT
#define Rte_IP_Read_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT(data) (*(data) = Rte_Smc_Rte_LatFunction_ENG_CRUISE_STATUS_CRUISE_ACT_ENG_CRUISE_STATUS_CRUISE_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL(data) (Rte_Smc_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL Rte_Smc_ReInit_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL
#define Rte_IP_Read_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL(data) (*(data) = Rte_Smc_Rte_LatFunction_ENG_ACC_CANCEL_REASON_MANUAL_ENG_ACC_CANCEL_REASON_MANUAL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS(data) (Rte_Smc_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS Rte_Smc_ReInit_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS
#define Rte_IP_Read_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS(data) (*(data) = Rte_Smc_Rte_LatFunction_EPS_UNIT_STATUS_EPS_UNIT_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE(data) (Rte_Smc_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE Rte_Smc_ReInit_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE
#define Rte_IP_Read_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE(data) (*(data) = Rte_Smc_Rte_LatFunction_EPS_LKAS_REQUIRED_MODE_EPS_LKAS_REQUIRED_MODE, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS(data) (Rte_Smc_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS Rte_Smc_ReInit_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS
#define Rte_IP_Read_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS(data) (*(data) = Rte_Smc_Rte_LatFunction_EPS_CC1_STATUS_EPS_CC1_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT(data) (Rte_Smc_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT Rte_Smc_ReInit_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT
#define Rte_IP_Read_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT(data) (*(data) = Rte_Smc_Rte_LatFunction_EPS_SPECIFIED_CODE_VARIANT_EPS_SPECIFIED_CODE_VARIANT, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D(data) (Rte_Smc_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D Rte_Smc_ReInit_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D
#define Rte_IP_Read_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D(data) (*(data) = Rte_Smc_Rte_LatFunction_TM_SHFT_IN_D_TM_SHFT_IN_D, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL(data) (Rte_Smc_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL Rte_Smc_ReInit_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL
#define Rte_IP_Read_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL(data) (*(data) = Rte_Smc_Rte_LatFunction_VSA_AHA_CTRL_VSA_AHA_CTRL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS(data) (Rte_Smc_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS Rte_Smc_ReInit_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS
#define Rte_IP_Read_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_WIPER_STATUS_METER_WIPER_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS(data) (Rte_Smc_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS Rte_Smc_ReInit_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS
#define Rte_IP_Read_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_AUTOWIP_STATUS_METER_AUTOWIP_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F(data) (Rte_Smc_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F Rte_Smc_ReInit_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F
#define Rte_IP_Read_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_DISPLAY_SPEED_F_METER_DISPLAY_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS(data) (Rte_Smc_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS Rte_Smc_ReInit_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS
#define Rte_IP_Read_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_WARN_STATUS_LKAS_METER_WARN_STATUS_LKAS, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP(data) (Rte_Smc_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP Rte_Smc_ReInit_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP
#define Rte_IP_Read_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_LKAS_BUZZER_SETUP_METER_LKAS_BUZZER_SETUP, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD(data) (Rte_Smc_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD Rte_Smc_ReInit_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD
#define Rte_IP_Read_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_ICU_TURN_L_AD_METER_ICU_TURN_L_AD, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD(data) (Rte_Smc_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD Rte_Smc_ReInit_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD
#define Rte_IP_Read_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_ICU_TURN_R_AD_METER_ICU_TURN_R_AD, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH(data) (Rte_Smc_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH Rte_Smc_ReInit_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH
#define Rte_IP_Read_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_ICU_TURN_L_ONETOUCH_METER_ICU_TURN_L_ONETOUCH, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH(data) (Rte_Smc_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH Rte_Smc_ReInit_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH
#define Rte_IP_Read_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_ICU_TURN_R_ONETOUCH_METER_ICU_TURN_R_ONETOUCH, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW(data) (Rte_Smc_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW Rte_Smc_ReInit_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW
#define Rte_IP_Read_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW(data) (*(data) = Rte_Smc_Rte_LatFunction_METER_ICU_HAZARDSW_METER_ICU_HAZARDSW, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left(data) (Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_Left_LANES_C0_Lane_Position_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left(data) (Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_Left_LANES_C1_Heading_Angle_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left(data) (Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_Left_LANES_C2_Curvature_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left(data) (Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_Left_LANES_C3_Curvature_Driv_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_Left_LANES_Lane_Mark_Color_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_Left_LANES_Lane_Mark_Quality_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_Left_LANES_Lane_Mark_Type_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_Left_LANES_Lane_Mark_Width_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_Left_LANES_Lane_View_Range_End_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_ViewRangeStart_Left_LANES_Lane_ViewRangeStart_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth(data) (Rte_Smc_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth Rte_Smc_ReInit_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth
#define Rte_IP_Read_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_L_decelLaneBoundWidth_LANES_L_decelLaneBoundWidth, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence(data) (Rte_Smc_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence Rte_Smc_ReInit_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence
#define Rte_IP_Read_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_LeftLineMeasureConfidence_LANES_LeftLineMeasureConfidence, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL(data) (Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_NL_LANES_C0_Lane_Position_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL(data) (Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_NL_LANES_C1_Heading_Angle_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL(data) (Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_NL_LANES_C2_Curvature_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL(data) (Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_NL_LANES_C3_Curvature_Driv_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_NL_LANES_Lane_Mark_Color_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_NL_LANES_Lane_Mark_Quality_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_NL_LANES_Lane_Mark_Type_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_NL_LANES_Lane_Mark_Width_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_NL_LANES_Lane_View_Range_End_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_Start_NL_LANES_Lane_View_Range_Start_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf(data) (Rte_Smc_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf Rte_Smc_ReInit_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf
#define Rte_IP_Read_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_NL_MeasureConf_LANES_NL_MeasureConf, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR(data) (Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_NR_LANES_C0_Lane_Position_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR(data) (Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_NR_LANES_C1_Heading_Angle_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR(data) (Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_NR_LANES_C2_Curvature_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR(data) (Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_NR_LANES_C3_Curvature_Driv_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_NR_LANES_Lane_Mark_Color_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_NR_LANES_Lane_Mark_Quality_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_NR_LANES_Lane_Mark_Type_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_NR_LANES_Lane_Mark_Width_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_NR_LANES_Lane_View_Range_End_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_Start_NR_LANES_Lane_View_Range_Start_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf(data) (Rte_Smc_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf Rte_Smc_ReInit_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf
#define Rte_IP_Read_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_NR_LineMeasureConf_LANES_NR_LineMeasureConf, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right(data) (Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C0_Lane_Position_Right_LANES_C0_Lane_Position_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right(data) (Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C1_Heading_Angle_Right_LANES_C1_Heading_Angle_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right(data) (Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C2_Curvature_Right_LANES_C2_Curvature_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right(data) (Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_C3_Curvature_Driv_Right_LANES_C3_Curvature_Driv_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Color_Right_LANES_Lane_Mark_Color_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Quality_Right_LANES_Lane_Mark_Quality_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Type_Right_LANES_Lane_Mark_Type_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_Mark_Width_Right_LANES_Lane_Mark_Width_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_View_Range_End_Right_LANES_Lane_View_Range_End_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right(data) (Rte_Smc_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right Rte_Smc_ReInit_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right
#define Rte_IP_Read_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Lane_ViewRangeStart_Right_LANES_Lane_ViewRangeStart_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth(data) (Rte_Smc_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth Rte_Smc_ReInit_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth
#define Rte_IP_Read_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_R_decelLaneBoundWidth_LANES_R_decelLaneBoundWidth, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence(data) (Rte_Smc_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence Rte_Smc_ReInit_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence
#define Rte_IP_Read_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_RightLineMeasureConfidence_LANES_RightLineMeasureConfidence, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type(data) (Rte_Smc_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type Rte_Smc_ReInit_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type
#define Rte_IP_Read_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_Road_Type_LANES_Road_Type, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0(data) (Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0 Rte_Smc_ReInit_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0
#define Rte_IP_Read_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C0_LANES_FusionHPP_C0, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1(data) (Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1 Rte_Smc_ReInit_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1
#define Rte_IP_Read_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C1_LANES_FusionHPP_C1, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2(data) (Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2 Rte_Smc_ReInit_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2
#define Rte_IP_Read_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C2_LANES_FusionHPP_C2, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3(data) (Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3 Rte_Smc_ReInit_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3
#define Rte_IP_Read_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_FusionHPP_C3_LANES_FusionHPP_C3, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence(data) (Rte_Smc_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence Rte_Smc_ReInit_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence
#define Rte_IP_Read_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence(data) (*(data) = Rte_Smc_Rte_LatFunction_LANES_FusionHPP_Confidence_LANES_FusionHPP_Confidence, RTE_E_OK)

#define Rte_IP_Write_Rte_LatFunction_Obstacle_Obstacle Rte_Smc_Write_Rte_LatFunction_Obstacle_Obstacle
#define Rte_IP_ReInit_Rte_LatFunction_Obstacle_Obstacle Rte_Smc_ReInit_Rte_LatFunction_Obstacle_Obstacle
#define Rte_IP_Read_Rte_LatFunction_Obstacle_Obstacle Rte_Smc_Read_Rte_LatFunction_Obstacle_Obstacle

#define Rte_IP_Write_Rte_LatFunction_NumberofObstacles_NumberofObstacles(data) (Rte_Smc_Rte_LatFunction_NumberofObstacles_NumberofObstacles = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LatFunction_NumberofObstacles_NumberofObstacles Rte_Smc_ReInit_Rte_LatFunction_NumberofObstacles_NumberofObstacles
#define Rte_IP_Read_Rte_LatFunction_NumberofObstacles_NumberofObstacles(data) (*(data) = Rte_Smc_Rte_LatFunction_NumberofObstacles_NumberofObstacles, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG(data) (Rte_Smc_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG Rte_Smc_ReInit_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG
#define Rte_IP_Read_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG(data) (*(data) = Rte_Smc_Rte_LKA_VSA_SENSOR_STATE_IG_VSA_SENSOR_STATE_IG, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP(data) (Rte_Smc_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP Rte_Smc_ReInit_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP
#define Rte_IP_Read_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP(data) (*(data) = Rte_Smc_Rte_LKA_VSA_SENSOR_START_UP_VSA_SENSOR_START_UP, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT(data) (Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT Rte_Smc_ReInit_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT
#define Rte_IP_Read_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT(data) (*(data) = Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_COMB_UNIT_METER_BCAN_FAILCODE_COMB_UNIT, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN(data) (Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN Rte_Smc_ReInit_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN
#define Rte_IP_Read_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN(data) (*(data) = Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_BCAN_METER_BCAN_FAILCODE_BCAN, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW(data) (Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW Rte_Smc_ReInit_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW
#define Rte_IP_Read_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW(data) (*(data) = Rte_Smc_Rte_LKA_METER_BCAN_FAILCODE_WIPER_SW_METER_BCAN_FAILCODE_WIPER_SW, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP(data) (Rte_Smc_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP Rte_Smc_ReInit_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP
#define Rte_IP_Read_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP(data) (*(data) = Rte_Smc_Rte_LKA_VSA_ABS_VW_SENSOR_START_UP_VSA_ABS_VW_SENSOR_START_UP, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR(data) (Rte_Smc_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR Rte_Smc_ReInit_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR
#define Rte_IP_Read_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR(data) (*(data) = Rte_Smc_Rte_LKA_VSA_ABS_INHBIT_VW_SENSOR_VSA_ABS_INHBIT_VW_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE(data) (Rte_Smc_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE Rte_Smc_ReInit_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE
#define Rte_IP_Read_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE(data) (*(data) = Rte_Smc_Rte_LKA_VSA_WARN_STATUS_BRAKE_VSA_WARN_STATUS_BRAKE, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS(data) (Rte_Smc_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS Rte_Smc_ReInit_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS
#define Rte_IP_Read_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS(data) (*(data) = Rte_Smc_Rte_LKA_VSA_WARN_STATUS_ABS_VSA_WARN_STATUS_ABS, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA(data) (Rte_Smc_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA Rte_Smc_ReInit_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA
#define Rte_IP_Read_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA(data) (*(data) = Rte_Smc_Rte_LKA_VSA_WARN_STATUS_VSA_VSA_WARN_STATUS_VSA, RTE_E_OK)

#define Rte_IP_Write_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT(data) (Rte_Smc_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT Rte_Smc_ReInit_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT
#define Rte_IP_Read_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT(data) (*(data) = Rte_Smc_Rte_LKA_VSA_ABS_EBD_ACT_VSA_ABS_EBD_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left(data) (Rte_Smc_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left Rte_Smc_ReInit_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left
#define Rte_IP_Read_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_TLC_Left_LANES_TLC_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left(data) (Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left Rte_Smc_ReInit_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left
#define Rte_IP_Read_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_Left_LANES_Lane_Crossing_Left, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid(data) (Rte_Smc_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid Rte_Smc_ReInit_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid
#define Rte_IP_Read_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Lane_Model_Valid_LANES_Lane_Model_Valid, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area(data) (Rte_Smc_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area Rte_Smc_ReInit_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area
#define Rte_IP_Read_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Construction_Area_LANES_Construction_Area, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence(data) (Rte_Smc_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence Rte_Smc_ReInit_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence
#define Rte_IP_Read_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Right_HWE_confidence_LANES_Right_HWE_confidence, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right(data) (Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right Rte_Smc_ReInit_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right
#define Rte_IP_Read_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_Right_LANES_Lane_Crossing_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right(data) (Rte_Smc_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right Rte_Smc_ReInit_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right
#define Rte_IP_Read_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_TLC_Right_LANES_TLC_Right, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR(data) (Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR Rte_Smc_ReInit_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR
#define Rte_IP_Read_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_NR_LANES_Lane_Crossing_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR(data) (Rte_Smc_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR Rte_Smc_ReInit_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR
#define Rte_IP_Read_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_TLC_NR_LANES_TLC_NR, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL(data) (Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL Rte_Smc_ReInit_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL
#define Rte_IP_Read_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Lane_Crossing_NL_LANES_Lane_Crossing_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL(data) (Rte_Smc_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL Rte_Smc_ReInit_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL
#define Rte_IP_Read_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_TLC_NL_LANES_TLC_NL, RTE_E_OK)

#define Rte_IP_Write_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence(data) (Rte_Smc_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence Rte_Smc_ReInit_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence
#define Rte_IP_Read_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence(data) (*(data) = Rte_Smc_Rte_LocalMap_LANES_Left_HWE_confidence_LANES_Left_HWE_confidence, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B(data) (Rte_Smc_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B Rte_Smc_ReInit_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B
#define Rte_IP_Read_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B(data) (*(data) = Rte_Smc_Rte_StateManager_METER_SW_STATUS_CVR_B_METER_SW_STATUS_CVR_B, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A(data) (Rte_Smc_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A Rte_Smc_ReInit_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A
#define Rte_IP_Read_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A(data) (*(data) = Rte_Smc_Rte_StateManager_METER_SW_STATUS_CVR_A_METER_SW_STATUS_CVR_A, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS(data) (Rte_Smc_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS Rte_Smc_ReInit_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS
#define Rte_IP_Read_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS(data) (*(data) = Rte_Smc_Rte_StateManager_METER_RL_STATUS_METER_RL_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR(data) (Rte_Smc_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR Rte_Smc_ReInit_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR
#define Rte_IP_Read_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR(data) (*(data) = Rte_Smc_Rte_StateManager_METER_DOOR_SW_STATUS_DR_METER_DOOR_SW_STATUS_DR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW(data) (Rte_Smc_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW Rte_Smc_ReInit_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW
#define Rte_IP_Read_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW(data) (*(data) = Rte_Smc_Rte_StateManager_METER_SW_STATUS_LDW_METER_SW_STATUS_LDW, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1(data) (Rte_Smc_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1 Rte_Smc_ReInit_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1
#define Rte_IP_Read_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_P_ERR_YAW1_VSA_P_ERR_YAW1, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G(data) (Rte_Smc_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G Rte_Smc_ReInit_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G
#define Rte_IP_Read_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_P_ERR_LAT_G_VSA_P_ERR_LAT_G, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G(data) (Rte_Smc_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G Rte_Smc_ReInit_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G
#define Rte_IP_Read_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_P_ERR_LON_G_VSA_P_ERR_LON_G, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC(data) (Rte_Smc_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC Rte_Smc_ReInit_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC
#define Rte_IP_Read_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_SENSOR_ERR_MC_VSA_SENSOR_ERR_MC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_STR_OK_STR_OK(data) (Rte_Smc_Rte_StateManager_STR_OK_STR_OK = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_STR_OK_STR_OK Rte_Smc_ReInit_Rte_StateManager_STR_OK_STR_OK
#define Rte_IP_Read_Rte_StateManager_STR_OK_STR_OK(data) (*(data) = Rte_Smc_Rte_StateManager_STR_OK_STR_OK, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON(data) (Rte_Smc_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON Rte_Smc_ReInit_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON
#define Rte_IP_Read_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_ENG_FAILCODE_MIL_ON_ENG_ENG_FAILCODE_MIL_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH(data) (Rte_Smc_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH Rte_Smc_ReInit_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH
#define Rte_IP_Read_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_CRUISE_STATUS_CRUISE_INH_ENG_CRUISE_STATUS_CRUISE_INH, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION(data) (Rte_Smc_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION Rte_Smc_ReInit_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION
#define Rte_IP_Read_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_ACCELE_FAIL_INFORMATION_ENG_ACCELE_FAIL_INFORMATION, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED(data) (Rte_Smc_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED Rte_Smc_ReInit_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED
#define Rte_IP_Read_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED(data) (*(data) = Rte_Smc_Rte_StateManager_AHB_BPS_FAILURE_DETECTED_AHB_BPS_FAILURE_DETECTED, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL(data) (Rte_Smc_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL Rte_Smc_ReInit_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL
#define Rte_IP_Read_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL(data) (*(data) = Rte_Smc_Rte_StateManager_ESB_ACC_FAIL_ESB_ACC_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ(data) (Rte_Smc_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ Rte_Smc_ReInit_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ
#define Rte_IP_Read_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_MID_REQ_EPS_MID_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC(data) (Rte_Smc_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC Rte_Smc_ReInit_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC
#define Rte_IP_Read_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC(data) (*(data) = Rte_Smc_Rte_StateManager_TM_TRANS_MIL_ACC_TM_TRANS_MIL_ACC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_VSA_FAIL_MC_PRESSURE_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_RL_VW_SENSOR_VSA_ABS_FAIL_RL_VW_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_RR_VW_SENSOR_VSA_ABS_FAIL_RR_VW_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_FL_VW_SENSOR_VSA_ABS_FAIL_FL_VW_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_ABS_FAIL_FR_VW_SENSOR_VSA_ABS_FAIL_FR_VW_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT(data) (Rte_Smc_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT Rte_Smc_ReInit_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT
#define Rte_IP_Read_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT(data) (*(data) = Rte_Smc_Rte_StateManager_EPB_REFUSE_ACT_EPB_REFUSE_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC(data) (Rte_Smc_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC Rte_Smc_ReInit_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC
#define Rte_IP_Read_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_STATUS_FAIL_CC_ENG_STATUS_FAIL_CC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD(data) (Rte_Smc_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD Rte_Smc_ReInit_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD
#define Rte_IP_Read_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_SW_STATUS_FAIL_CC_STANDARD_ENG_SW_STATUS_FAIL_CC_STANDARD, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST(data) (Rte_Smc_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST Rte_Smc_ReInit_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST
#define Rte_IP_Read_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_SW_STATUS_FAIL_CCLIM_DIST_ENG_SW_STATUS_FAIL_CCLIM_DIST, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_CMBS_Status_CMBS_Status(data) (Rte_Smc_Rte_StateManager_CMBS_Status_CMBS_Status = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_CMBS_Status_CMBS_Status Rte_Smc_ReInit_Rte_StateManager_CMBS_Status_CMBS_Status
#define Rte_IP_Read_Rte_StateManager_CMBS_Status_CMBS_Status(data) (*(data) = Rte_Smc_Rte_StateManager_CMBS_Status_CMBS_Status, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_FCTA_Status_FCTA_Status(data) (Rte_Smc_Rte_StateManager_FCTA_Status_FCTA_Status = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_FCTA_Status_FCTA_Status Rte_Smc_ReInit_Rte_StateManager_FCTA_Status_FCTA_Status
#define Rte_IP_Read_Rte_StateManager_FCTA_Status_FCTA_Status(data) (*(data) = Rte_Smc_Rte_StateManager_FCTA_Status_FCTA_Status, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1(data) (Rte_Smc_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1 Rte_Smc_ReInit_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1
#define Rte_IP_Read_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_T_ERR_YAW1_VSA_T_ERR_YAW1, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC(data) (Rte_Smc_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC Rte_Smc_ReInit_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC
#define Rte_IP_Read_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_T_ERR_DEGC_VSA_T_ERR_DEGC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G(data) (Rte_Smc_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G Rte_Smc_ReInit_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G
#define Rte_IP_Read_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_T_ERR_LAT_G_VSA_T_ERR_LAT_G, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G(data) (Rte_Smc_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G Rte_Smc_ReInit_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G
#define Rte_IP_Read_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_T_ERR_LON_G_VSA_T_ERR_LON_G, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC(data) (Rte_Smc_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC Rte_Smc_ReInit_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC
#define Rte_IP_Read_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_P_ERR_DEGC_VSA_P_ERR_DEGC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP(data) (Rte_Smc_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP Rte_Smc_ReInit_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP
#define Rte_IP_Read_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP(data) (*(data) = Rte_Smc_Rte_StateManager_AHB_REQ_PRESSURE_STARTUP_AHB_REQ_PRESSURE_STARTUP, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL(data) (Rte_Smc_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL Rte_Smc_ReInit_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL
#define Rte_IP_Read_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL(data) (*(data) = Rte_Smc_Rte_StateManager_AHB_BPS_FAIL_AHB_BPS_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT(data) (Rte_Smc_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT Rte_Smc_ReInit_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT
#define Rte_IP_Read_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT(data) (*(data) = Rte_Smc_Rte_StateManager_ESB_ACC_WAIT_ESB_ACC_WAIT, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START(data) (Rte_Smc_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START Rte_Smc_ReInit_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START
#define Rte_IP_Read_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_REWRITE_START_EPS_REWRITE_START, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS(data) (Rte_Smc_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS Rte_Smc_ReInit_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS
#define Rte_IP_Read_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_WARN_STATUS_EPS_WARN_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE(data) (Rte_Smc_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE Rte_Smc_ReInit_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE
#define Rte_IP_Read_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_AD_INHIBIT_CODE_EPS_AD_INHIBIT_CODE, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL(data) (Rte_Smc_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL Rte_Smc_ReInit_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL
#define Rte_IP_Read_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_AD_FAIL_EPS_AD_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK(data) (Rte_Smc_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK Rte_Smc_ReInit_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK
#define Rte_IP_Read_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK(data) (*(data) = Rte_Smc_Rte_StateManager_EPS_AD_INI_CHK_EPS_AD_INI_CHK, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC(data) (Rte_Smc_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC Rte_Smc_ReInit_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC
#define Rte_IP_Read_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC(data) (*(data) = Rte_Smc_Rte_StateManager_TM_STATUS_OK_ACC_TM_STATUS_OK_ACC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_INHBIT_MC_PRESSURE_SENSOR_VSA_INHBIT_MC_PRESSURE_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL(data) (Rte_Smc_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL Rte_Smc_ReInit_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL
#define Rte_IP_Read_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_ABS_EBD_MIL_VSA_ABS_EBD_MIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL(data) (Rte_Smc_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL Rte_Smc_ReInit_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL
#define Rte_IP_Read_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_VSA_TCS_MIL_VSA_VSA_TCS_MIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START(data) (Rte_Smc_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START Rte_Smc_ReInit_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START
#define Rte_IP_Read_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_REWRITE_START_VSA_REWRITE_START, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD(data) (Rte_Smc_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD Rte_Smc_ReInit_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD
#define Rte_IP_Read_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_L_MODE_ABS_EBD_VSA_L_MODE_ABS_EBD, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS(data) (Rte_Smc_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS Rte_Smc_ReInit_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS
#define Rte_IP_Read_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS(data) (*(data) = Rte_Smc_Rte_StateManager_METER_WARN_STATUS_CVRS_METER_WARN_STATUS_CVRS, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC(data) (Rte_Smc_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC Rte_Smc_ReInit_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC
#define Rte_IP_Read_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC(data) (*(data) = Rte_Smc_Rte_StateManager_METER_WARN_STATUS_ACC_METER_WARN_STATUS_ACC, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND(data) (Rte_Smc_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND Rte_Smc_ReInit_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND
#define Rte_IP_Read_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND(data) (*(data) = Rte_Smc_Rte_StateManager_METER_DATAFAIL_FOR_ACCIND_METER_DATAFAIL_FOR_ACCIND, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND(data) (Rte_Smc_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND Rte_Smc_ReInit_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND
#define Rte_IP_Read_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND(data) (*(data) = Rte_Smc_Rte_StateManager_METER_DATAFAIL_FOR_CVRSIND_METER_DATAFAIL_FOR_CVRSIND, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_FAIL_LAT_G_SENSOR_VSA_FAIL_LAT_G_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_INHBIT_LONG_G_SENSOR_VSA_INHBIT_LONG_G_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_INHBIT_LAT_G_SENSOR_VSA_INHBIT_LAT_G_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_INHBIT_YAW_RATE_SENSOR_VSA_INHBIT_YAW_RATE_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_INHBIT_STEERING_SENSOR_VSA_INHBIT_STEERING_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED(data) (Rte_Smc_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED Rte_Smc_ReInit_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED
#define Rte_IP_Read_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_VW_PULSE_CAPTURED_VSA_VW_PULSE_CAPTURED, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0(data) (Rte_Smc_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0 Rte_Smc_ReInit_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0
#define Rte_IP_Read_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_FAIL_MC_PRESSURE_SENSOR_1B0_VSA_FAIL_MC_PRESSURE_SENSOR_1B0, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_FAIL_YAW_RATE_SENSOR_VSA_FAIL_YAW_RATE_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR(data) (Rte_Smc_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR Rte_Smc_ReInit_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR
#define Rte_IP_Read_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR(data) (*(data) = Rte_Smc_Rte_StateManager_VSA_FAIL_STEERING_SENSOR_VSA_FAIL_STEERING_SENSOR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT(data) (Rte_Smc_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT Rte_Smc_ReInit_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT
#define Rte_IP_Read_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT(data) (*(data) = Rte_Smc_Rte_StateManager_EPB_INHIBIT_ACT_EPB_INHIBIT_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT(data) (Rte_Smc_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT Rte_Smc_ReInit_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT
#define Rte_IP_Read_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT(data) (*(data) = Rte_Smc_Rte_StateManager_METER_BCAN_FAILCODE_MCU_UNIT_METER_BCAN_FAILCODE_MCU_UNIT, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT(data) (Rte_Smc_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT Rte_Smc_ReInit_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT
#define Rte_IP_Read_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT(data) (*(data) = Rte_Smc_Rte_StateManager_METER_BCAN_FAILCODE_AUTOLIGHT_METER_BCAN_FAILCODE_AUTOLIGHT, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL(data) (Rte_Smc_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL Rte_Smc_ReInit_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL
#define Rte_IP_Read_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_GY_FAIL_ENG_GY_FAIL, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ(data) (Rte_Smc_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ Rte_Smc_ReInit_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ
#define Rte_IP_Read_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ(data) (*(data) = Rte_Smc_Rte_StateManager_ENG_E4WD_MID_REQ_ENG_E4WD_MID_REQ, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR(data) (Rte_Smc_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR Rte_Smc_ReInit_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR
#define Rte_IP_Read_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR(data) (*(data) = Rte_Smc_Rte_StateManager_METER_ICU_FRINTVR_METER_ICU_FRINTVR, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE(data) (Rte_Smc_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE Rte_Smc_ReInit_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE
#define Rte_IP_Read_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE(data) (*(data) = Rte_Smc_Rte_StateManager_METER_ADFAIL_STATE_METER_ADFAIL_STATE, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD(data) (Rte_Smc_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD Rte_Smc_ReInit_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD
#define Rte_IP_Read_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD(data) (*(data) = Rte_Smc_Rte_StateManager_METER_ADFAIL_STATE_HUD_METER_ADFAIL_STATE_HUD, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK(data) (Rte_Smc_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK Rte_Smc_ReInit_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK
#define Rte_IP_Read_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK(data) (*(data) = Rte_Smc_Rte_StateManager_METER_ICU_TURN_L_CHECK_METER_ICU_TURN_L_CHECK, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK(data) (Rte_Smc_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK Rte_Smc_ReInit_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK
#define Rte_IP_Read_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK(data) (*(data) = Rte_Smc_Rte_StateManager_METER_ICU_TURN_R_CHECK_METER_ICU_TURN_R_CHECK, RTE_E_OK)

#define Rte_IP_Write_Rte_StateManager_CEMModeStatus_CEMModeStatus Rte_Smc_Write_Rte_StateManager_CEMModeStatus_CEMModeStatus
#define Rte_IP_ReInit_Rte_StateManager_CEMModeStatus_CEMModeStatus Rte_Smc_ReInit_Rte_StateManager_CEMModeStatus_CEMModeStatus
#define Rte_IP_Read_Rte_StateManager_CEMModeStatus_CEMModeStatus Rte_Smc_Read_Rte_StateManager_CEMModeStatus_CEMModeStatus

#define Rte_IP_Write_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect Rte_Smc_Write_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect
#define Rte_IP_ReInit_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect Rte_Smc_ReInit_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect
#define Rte_IP_Read_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect Rte_Smc_Read_Rte_StateManager_InternalTempFailureDetect_InternalTempFailureDetect

#define Rte_IP_Write_Rte_StateManager_FailureDetect_FailureDetect Rte_Smc_Write_Rte_StateManager_FailureDetect_FailureDetect
#define Rte_IP_ReInit_Rte_StateManager_FailureDetect_FailureDetect Rte_Smc_ReInit_Rte_StateManager_FailureDetect_FailureDetect
#define Rte_IP_Read_Rte_StateManager_FailureDetect_FailureDetect Rte_Smc_Read_Rte_StateManager_FailureDetect_FailureDetect

#define Rte_IP_Write_Rte_StateManager_RadarDirtDetect_RadarDirtDetect Rte_Smc_Write_Rte_StateManager_RadarDirtDetect_RadarDirtDetect
#define Rte_IP_ReInit_Rte_StateManager_RadarDirtDetect_RadarDirtDetect Rte_Smc_ReInit_Rte_StateManager_RadarDirtDetect_RadarDirtDetect
#define Rte_IP_Read_Rte_StateManager_RadarDirtDetect_RadarDirtDetect Rte_Smc_Read_Rte_StateManager_RadarDirtDetect_RadarDirtDetect

#define Rte_IP_Write_Rte_StateManager_CameraCovered_CameraCovered Rte_Smc_Write_Rte_StateManager_CameraCovered_CameraCovered
#define Rte_IP_ReInit_Rte_StateManager_CameraCovered_CameraCovered Rte_Smc_ReInit_Rte_StateManager_CameraCovered_CameraCovered
#define Rte_IP_Read_Rte_StateManager_CameraCovered_CameraCovered Rte_Smc_Read_Rte_StateManager_CameraCovered_CameraCovered

#define Rte_IP_Write_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection Rte_Smc_Write_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection
#define Rte_IP_ReInit_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection Rte_Smc_ReInit_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection
#define Rte_IP_Read_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection Rte_Smc_Read_Rte_StateManager_MisalignmentCorrection_MisalignmentCorrection

#define Rte_IP_Write_Rte_StateManager_CEMStatus_CEMStatus Rte_Smc_Write_Rte_StateManager_CEMStatus_CEMStatus
#define Rte_IP_ReInit_Rte_StateManager_CEMStatus_CEMStatus Rte_Smc_ReInit_Rte_StateManager_CEMStatus_CEMStatus
#define Rte_IP_Read_Rte_StateManager_CEMStatus_CEMStatus Rte_Smc_Read_Rte_StateManager_CEMStatus_CEMStatus

#define Rte_IP_Write_Rte_StateManager_Validity_Validity Rte_Smc_Write_Rte_StateManager_Validity_Validity
#define Rte_IP_ReInit_Rte_StateManager_Validity_Validity Rte_Smc_ReInit_Rte_StateManager_Validity_Validity
#define Rte_IP_Read_Rte_StateManager_Validity_Validity Rte_Smc_Read_Rte_StateManager_Validity_Validity

#define Rte_IP_Write_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F(data) (Rte_Smc_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_TLI_VSA_ABS_FL_WHEEL_SPEED_F_VSA_ABS_FL_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F(data) (Rte_Smc_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_TLI_VSA_ABS_FR_WHEEL_SPEED_F_VSA_ABS_FR_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F(data) (Rte_Smc_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_TLI_VSA_ABS_RL_WHEEL_SPEED_F_VSA_ABS_RL_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F(data) (Rte_Smc_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F Rte_Smc_ReInit_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F
#define Rte_IP_Read_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F(data) (*(data) = Rte_Smc_Rte_TLI_VSA_ABS_RR_WHEEL_SPEED_F_VSA_ABS_RR_WHEEL_SPEED_F, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_confidence_TFL_confidence(data) (Rte_Smc_Rte_TLI_TFL_confidence_TFL_confidence = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_confidence_TFL_confidence Rte_Smc_ReInit_Rte_TLI_TFL_confidence_TFL_confidence
#define Rte_IP_Read_Rte_TLI_TFL_confidence_TFL_confidence(data) (*(data) = Rte_Smc_Rte_TLI_TFL_confidence_TFL_confidence, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection(data) (Rte_Smc_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection Rte_Smc_ReInit_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection
#define Rte_IP_Read_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Crossroad_Detection_TFL_Crossroad_Detection, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine(data) (Rte_Smc_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine Rte_Smc_ReInit_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine
#define Rte_IP_Read_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine(data) (*(data) = Rte_Smc_Rte_TLI_TFL_distanceToStopLine_TFL_distanceToStopLine, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason(data) (Rte_Smc_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason Rte_Smc_ReInit_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason
#define Rte_IP_Read_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Driver_SuppReason_TFL_Driver_SuppReason, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance(data) (Rte_Smc_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance Rte_Smc_ReInit_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance
#define Rte_IP_Read_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance(data) (*(data) = Rte_Smc_Rte_TLI_TFL_JNC_Distance_TFL_JNC_Distance, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status(data) (Rte_Smc_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status Rte_Smc_ReInit_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status
#define Rte_IP_Read_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Junction_Status_TFL_Junction_Status, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID(data) (Rte_Smc_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID Rte_Smc_ReInit_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID
#define Rte_IP_Read_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Main_Object_ID_TFL_Main_Object_ID, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST(data) (Rte_Smc_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST Rte_Smc_ReInit_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST
#define Rte_IP_Read_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Nearest_TFL_DIST_TFL_Nearest_TFL_DIST, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects(data) (Rte_Smc_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects Rte_Smc_ReInit_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects
#define Rte_IP_Read_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Number_Of_TFL_Objects_TFL_Number_Of_TFL_Objects, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1(data) (Rte_Smc_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1 Rte_Smc_ReInit_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1
#define Rte_IP_Read_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Object_ID_1_TFL_Object_ID_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2(data) (Rte_Smc_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2 Rte_Smc_ReInit_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2
#define Rte_IP_Read_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Object_ID_2_TFL_Object_ID_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3(data) (Rte_Smc_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3 Rte_Smc_ReInit_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3
#define Rte_IP_Read_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Object_ID_3_TFL_Object_ID_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression(data) (Rte_Smc_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression Rte_Smc_ReInit_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression
#define Rte_IP_Read_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression(data) (*(data) = Rte_Smc_Rte_TLI_TFL_SS_Warning_Supression_TFL_SS_Warning_Supression, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning(data) (Rte_Smc_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning Rte_Smc_ReInit_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning
#define Rte_IP_Read_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning(data) (*(data) = Rte_Smc_Rte_TLI_TFL_Stop_Sign_Warning_TFL_Stop_Sign_Warning, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent(data) (Rte_Smc_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent Rte_Smc_ReInit_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent
#define Rte_IP_Read_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent(data) (*(data) = Rte_Smc_Rte_TLI_TFL_stopLinePresent_TFL_stopLinePresent, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Assignment_1_TFL_TFL_Assignment_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Assignment_2_TFL_TFL_Assignment_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Assignment_3_TFL_TFL_Assignment_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Color_1_TFL_TFL_Color_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Color_2_TFL_TFL_Color_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Color_3_TFL_TFL_Color_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_1_TFL_TFL_Supp1_Arrow_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_2_TFL_TFL_Supp1_Arrow_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp1_Arrow_3_TFL_TFL_Supp1_Arrow_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_1_TFL_TFL_Supp2_Arrow_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_2_TFL_TFL_Supp2_Arrow_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp2_Arrow_3_TFL_TFL_Supp2_Arrow_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_1_TFL_TFL_Supp3_Arrow_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_2_TFL_TFL_Supp3_Arrow_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Supp3_Arrow_3_TFL_TFL_Supp3_Arrow_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason(data) (Rte_Smc_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Suppression_Reason_TFL_TFL_Suppression_Reason, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Type_1_TFL_TFL_Type_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Type_2_TFL_TFL_Type_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Type_3_TFL_TFL_Type_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning(data) (Rte_Smc_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning Rte_Smc_ReInit_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning
#define Rte_IP_Read_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_Warning_TFL_TFL_Warning, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC(data) (Rte_Smc_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC Rte_Smc_ReInit_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC
#define Rte_IP_Read_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_TTC_TFL_TFL_TTC, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1(data) (Rte_Smc_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1
#define Rte_IP_Read_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_PosX_1_TFL_TFL_PosX_1, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2(data) (Rte_Smc_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2
#define Rte_IP_Read_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_PosX_2_TFL_TFL_PosX_2, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3(data) (Rte_Smc_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3 Rte_Smc_ReInit_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3
#define Rte_IP_Read_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3(data) (*(data) = Rte_Smc_Rte_TLI_TFL_TFL_PosX_3_TFL_TFL_PosX_3, RTE_E_OK)

#define Rte_IP_Write_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC(data) (Rte_Smc_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC Rte_Smc_ReInit_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC
#define Rte_IP_Read_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC(data) (*(data) = Rte_Smc_Rte_TLI_TFL_StopSign_TTC_TFL_StopSign_TTC, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT(data) (Rte_Smc_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT Rte_Smc_ReInit_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT
#define Rte_IP_Read_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_AHB_VSA_INCREASE_PRESS_ACT_AHB_VSA_INCREASE_PRESS_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT(data) (Rte_Smc_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT Rte_Smc_ReInit_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT
#define Rte_IP_Read_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_ESB_BHOLD_STATUS_ACT_ESB_BHOLD_STATUS_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE(data) (Rte_Smc_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE Rte_Smc_ReInit_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE
#define Rte_IP_Read_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_EPS_AD_STATE_EPS_AD_STATE, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD(data) (Rte_Smc_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD Rte_Smc_ReInit_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD
#define Rte_IP_Read_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_EPS_AD_ABORT_CORD_EPS_AD_ABORT_CORD, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ(data) (Rte_Smc_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ Rte_Smc_ReInit_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ
#define Rte_IP_Read_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_EPS_AD_ENABLE_TRQ_EPS_AD_ENABLE_TRQ, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING(data) (Rte_Smc_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING Rte_Smc_ReInit_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING
#define Rte_IP_Read_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_EPS_AD_DR_STEERING_EPS_AD_DR_STEERING, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO(data) (Rte_Smc_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO Rte_Smc_ReInit_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO
#define Rte_IP_Read_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_TM_GEAR_POSITION_RATIO_TM_GEAR_POSITION_RATIO, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET(data) (Rte_Smc_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET Rte_Smc_ReInit_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET
#define Rte_IP_Read_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_TM_GEAR_POSITION_TARGET_TM_GEAR_POSITION_TARGET, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT(data) (Rte_Smc_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT Rte_Smc_ReInit_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT
#define Rte_IP_Read_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_VSA_ACC_BRAKE_ACT_VSA_ACC_BRAKE_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT(data) (Rte_Smc_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT Rte_Smc_ReInit_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT
#define Rte_IP_Read_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_VSA_BA_ACT_VSA_BA_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY(data) (Rte_Smc_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY Rte_Smc_ReInit_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY
#define Rte_IP_Read_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_VSA_ACT_BRAKERELAY_VSA_ACT_BRAKERELAY, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT(data) (Rte_Smc_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT Rte_Smc_ReInit_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT
#define Rte_IP_Read_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_VSA_ABS_ENB_VW_SENSOR_ACT_VSA_ABS_ENB_VW_SENSOR_ACT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA(data) (Rte_Smc_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_ODO_DATA_METER_ODO_DATA, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT(data) (Rte_Smc_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_CUSTOM_DEFAULT_METER_CUSTOM_DEFAULT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP(data) (Rte_Smc_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_ACC_BUZZER_SETUP_METER_ACC_BUZZER_SETUP, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS(data) (Rte_Smc_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_CUSTOM_STATUS_METER_CUSTOM_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F(data) (Rte_Smc_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_TARGET_F_METER_DIGITAL_SPEED_TARGET_F, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT(data) (Rte_Smc_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_SPEED_UNIT_METER_SPEED_UNIT, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE(data) (Rte_Smc_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_SP_TYPE_METER_SP_TYPE, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS(data) (Rte_Smc_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS Rte_Smc_ReInit_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS
#define Rte_IP_Read_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_ENG_SW_STATUS_SCS_ENG_SW_STATUS_SCS, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE(data) (Rte_Smc_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE Rte_Smc_ReInit_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE
#define Rte_IP_Read_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_ENG_EM_TEST_MODE_ENABLE_ENG_EM_TEST_MODE_ENABLE, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE(data) (Rte_Smc_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE Rte_Smc_ReInit_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE
#define Rte_IP_Read_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_ENG_GY_ACTIVE_ENG_GY_ACTIVE, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON(data) (Rte_Smc_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON Rte_Smc_ReInit_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON
#define Rte_IP_Read_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_ENG_GY_INFO_WARNING_ON_ENG_GY_INFO_WARNING_ON, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS(data) (Rte_Smc_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_RDM_STATUS_METER_RDM_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS(data) (Rte_Smc_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_SIF_STATUS_METER_SIF_STATUS, RTE_E_OK)

#define Rte_IP_Write_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY(data) (Rte_Smc_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY Rte_Smc_ReInit_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY
#define Rte_IP_Read_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY(data) (*(data) = Rte_Smc_Rte_VehicleMotionControl_METER_DIGITAL_SPEED_DISPLAY_METER_DIGITAL_SPEED_DISPLAY, RTE_E_OK)

#define Rte_IP_Write_Rte_State_OsApp_SWC_QM_c2(data) (Rte_Smc_Rte_State_OsApp_SWC_QM_c2 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_State_OsApp_SWC_QM_c2 Rte_Smc_ReInit_Rte_State_OsApp_SWC_QM_c2
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c2_0(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c2_1(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c2_2(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c2_3(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c2, RTE_E_OK)
#define Rte_IP_Read_Rte_State_OsApp_SWC_QM_c2_4(data) (*(data) = Rte_Smc_Rte_State_OsApp_SWC_QM_c2, RTE_E_OK)

#define Rte_IP_Write_Rte_ModeDisablingDep_0_2(data) (Rte_Smc_Rte_ModeDisablingDep_0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ModeDisablingDep_0_2 Rte_Smc_ReInit_Rte_ModeDisablingDep_0_2
#define Rte_IP_Write_Rte_ModeDisablingDep_0_0(data) (Rte_Smc_Rte_ModeDisablingDep_0 = (data), RTE_E_OK)
#define Rte_IP_ReInit_Rte_ModeDisablingDep_0_0 Rte_Smc_ReInit_Rte_ModeDisablingDep_0_0
#define Rte_IP_Read_Rte_ModeDisablingDep_0_2(data) (*(data) = Rte_Smc_Rte_ModeDisablingDep_0, RTE_E_OK)
#define Rte_IP_Read_Rte_ModeDisablingDep_0_0(data) (*(data) = Rte_Smc_Rte_ModeDisablingDep_0, RTE_E_OK)

#define Rte_IP_Write_Rte_SwcVDY_Prototype_Meas_FreezeData_0 Rte_Smc_Write_Group_Rte_SwcVDY_Prototype_Meas_FreezeData_0
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_Meas_FreezeData_0 Rte_Smc_ReInit_Rte_SwcVDY_Prototype_Meas_FreezeData_0
#define Rte_IP_Read_Rte_SwcVDY_Prototype_Meas_FreezeData_0 Rte_Smc_Read_Group_Rte_SwcVDY_Prototype_Meas_FreezeData_0

#define Rte_IP_Write_Rte_SwcVDY_Prototype_Meas_FreezeData_1 Rte_Smc_Write_Group_Rte_SwcVDY_Prototype_Meas_FreezeData_1
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_Meas_FreezeData_1 Rte_Smc_ReInit_Rte_SwcVDY_Prototype_Meas_FreezeData_1
#define Rte_IP_Read_Rte_SwcVDY_Prototype_Meas_FreezeData_1 Rte_Smc_Read_Group_Rte_SwcVDY_Prototype_Meas_FreezeData_1

#define Rte_IP_Write_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3 Rte_Smc_Write_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3 Rte_Smc_ReInit_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3
#define Rte_IP_Read_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3 Rte_Smc_Read_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_3

#define Rte_IP_Write_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4 Rte_Smc_Write_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4
#define Rte_IP_ReInit_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4 Rte_Smc_ReInit_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4
#define Rte_IP_Read_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4 Rte_Smc_Read_Group_Rte_SwcVDY_Prototype_RPortStbMGlobalTimeSlave_GetCurrentTime_4

#define Rte_IP_Write_Group_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Write_Group_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_ReInit_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_ReInit_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_Read_Group_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Read_Group_Rte_swcCMBS_rpStbMGlobalTimeSlave_GetCurrentTime

#define Rte_IP_Write_Group_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Write_Group_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_ReInit_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_ReInit_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_Read_Group_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Read_Group_Rte_swcFCTA_rpStbMGlobalTimeSlave_GetCurrentTime

#define Rte_IP_Send_Group_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData Rte_Smc_Send_Group_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData
#define Rte_IP_Receive_Group_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData Rte_Smc_Receive_Group_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData
#define Rte_IP_EmptyQueue_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData Rte_Smc_EmptyQueue_Rte_CDD_MTSI_ppMeasFreezeData_FreezeData

#define Rte_IP_Send_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime_1 Rte_Smc_Send_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime_1
#define Rte_IP_Send_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime_0 Rte_Smc_Send_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime_0
#define Rte_IP_Receive_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime Rte_Smc_Receive_Group_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime
#define Rte_IP_EmptyQueue_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime Rte_Smc_EmptyQueue_Rte_StbM_Prototype_GlobalTime_Slave_StbMSynchronizedTimeBase_0_GetCurrentTime

#define Rte_IP_Write_Group_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Write_Group_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_ReInit_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_ReInit_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime
#define Rte_IP_Read_Group_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime Rte_Smc_Read_Group_Rte_CDD_MTSI_RPortStbMGlobalTimeSlave_GetCurrentTime

/*==================[type definitions]=======================================*/

/*==================[external function declarations]=========================*/

/*==================[internal function declarations]=========================*/

/*==================[external constants]=====================================*/

/*==================[internal constants]=====================================*/

/*==================[external data]==========================================*/

/*==================[internal data]==========================================*/

/*==================[external function definitions]==========================*/

/*==================[internal function definitions]==========================*/
/** @} doxygen end group definition */
#endif /* !defined(RTE_PARTITIONING_H) */
/*==================[end of file]============================================*/

