Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 19:15:29 2020
| Host         : SCC5877 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SYSTEM_methodology_drc_routed.rpt -pb SYSTEM_methodology_drc_routed.pb -rpx SYSTEM_methodology_drc_routed.rpx
| Design       : SYSTEM
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 3          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch U3/T_reg[0] cannot be properly analyzed as its control pin U3/T_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U3/T_reg[1] cannot be properly analyzed as its control pin U3/T_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U3/T_reg[2] cannot be properly analyzed as its control pin U3/T_reg[2]/G is not reached by a timing clock
Related violations: <none>


