<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4873" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4873{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4873{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4873{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4873{left:83px;bottom:979px;letter-spacing:-0.17px;}
#t5_4873{left:143px;bottom:979px;letter-spacing:-0.17px;}
#t6_4873{left:190px;bottom:979px;letter-spacing:-0.16px;}
#t7_4873{left:448px;bottom:979px;letter-spacing:-0.14px;}
#t8_4873{left:535px;bottom:979px;letter-spacing:-0.14px;}
#t9_4873{left:190px;bottom:955px;letter-spacing:-0.14px;}
#ta_4873{left:535px;bottom:955px;letter-spacing:-0.16px;}
#tb_4873{left:535px;bottom:933px;letter-spacing:-0.11px;}
#tc_4873{left:535px;bottom:917px;letter-spacing:-0.13px;}
#td_4873{left:535px;bottom:900px;letter-spacing:-0.11px;}
#te_4873{left:535px;bottom:883px;letter-spacing:-0.13px;}
#tf_4873{left:190px;bottom:859px;letter-spacing:-0.14px;}
#tg_4873{left:535px;bottom:859px;letter-spacing:-0.11px;}
#th_4873{left:82px;bottom:834px;letter-spacing:-0.17px;}
#ti_4873{left:143px;bottom:834px;letter-spacing:-0.18px;}
#tj_4873{left:190px;bottom:834px;letter-spacing:-0.13px;}
#tk_4873{left:449px;bottom:834px;letter-spacing:-0.16px;}
#tl_4873{left:535px;bottom:834px;letter-spacing:-0.13px;}
#tm_4873{left:190px;bottom:810px;}
#tn_4873{left:535px;bottom:810px;letter-spacing:-0.15px;}
#to_4873{left:535px;bottom:788px;letter-spacing:-0.11px;}
#tp_4873{left:190px;bottom:764px;letter-spacing:-0.09px;}
#tq_4873{left:535px;bottom:764px;letter-spacing:-0.11px;}
#tr_4873{left:190px;bottom:739px;}
#ts_4873{left:535px;bottom:739px;letter-spacing:-0.13px;}
#tt_4873{left:535px;bottom:718px;letter-spacing:-0.11px;}
#tu_4873{left:190px;bottom:694px;letter-spacing:-0.14px;}
#tv_4873{left:535px;bottom:694px;letter-spacing:-0.11px;}
#tw_4873{left:190px;bottom:669px;letter-spacing:-0.13px;}
#tx_4873{left:535px;bottom:669px;letter-spacing:-0.11px;}
#ty_4873{left:535px;bottom:652px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4873{left:535px;bottom:635px;letter-spacing:-0.11px;}
#t10_4873{left:535px;bottom:619px;letter-spacing:-0.12px;}
#t11_4873{left:82px;bottom:594px;letter-spacing:-0.16px;}
#t12_4873{left:139px;bottom:594px;letter-spacing:-0.15px;}
#t13_4873{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t14_4873{left:449px;bottom:594px;letter-spacing:-0.14px;}
#t15_4873{left:535px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_4873{left:717px;bottom:594px;}
#t17_4873{left:720px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4873{left:535px;bottom:577px;letter-spacing:-0.12px;}
#t19_4873{left:692px;bottom:577px;}
#t1a_4873{left:695px;bottom:577px;letter-spacing:-0.12px;}
#t1b_4873{left:535px;bottom:556px;letter-spacing:-0.12px;}
#t1c_4873{left:535px;bottom:535px;letter-spacing:-0.11px;}
#t1d_4873{left:535px;bottom:518px;letter-spacing:-0.14px;}
#t1e_4873{left:82px;bottom:570px;letter-spacing:-0.17px;}
#t1f_4873{left:139px;bottom:570px;letter-spacing:-0.16px;}
#t1g_4873{left:190px;bottom:570px;letter-spacing:-0.14px;}
#t1h_4873{left:449px;bottom:570px;letter-spacing:-0.13px;}
#t1i_4873{left:82px;bottom:545px;letter-spacing:-0.17px;}
#t1j_4873{left:139px;bottom:545px;letter-spacing:-0.17px;}
#t1k_4873{left:190px;bottom:545px;letter-spacing:-0.15px;}
#t1l_4873{left:449px;bottom:545px;letter-spacing:-0.14px;}
#t1m_4873{left:82px;bottom:521px;letter-spacing:-0.16px;}
#t1n_4873{left:139px;bottom:521px;letter-spacing:-0.16px;}
#t1o_4873{left:190px;bottom:521px;letter-spacing:-0.14px;}
#t1p_4873{left:449px;bottom:521px;letter-spacing:-0.13px;}
#t1q_4873{left:82px;bottom:493px;letter-spacing:-0.17px;}
#t1r_4873{left:139px;bottom:493px;letter-spacing:-0.17px;}
#t1s_4873{left:190px;bottom:493px;letter-spacing:-0.15px;}
#t1t_4873{left:535px;bottom:493px;letter-spacing:-0.11px;}
#t1u_4873{left:535px;bottom:477px;letter-spacing:-0.12px;}
#t1v_4873{left:535px;bottom:455px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_4873{left:82px;bottom:431px;letter-spacing:-0.17px;}
#t1x_4873{left:139px;bottom:431px;letter-spacing:-0.17px;}
#t1y_4873{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t1z_4873{left:535px;bottom:431px;letter-spacing:-0.11px;}
#t20_4873{left:535px;bottom:414px;letter-spacing:-0.11px;}
#t21_4873{left:535px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t22_4873{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t23_4873{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t24_4873{left:190px;bottom:368px;letter-spacing:-0.16px;}
#t25_4873{left:449px;bottom:368px;letter-spacing:-0.14px;}
#t26_4873{left:535px;bottom:368px;letter-spacing:-0.11px;}
#t27_4873{left:535px;bottom:347px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t28_4873{left:83px;bottom:322px;letter-spacing:-0.16px;}
#t29_4873{left:139px;bottom:322px;letter-spacing:-0.16px;}
#t2a_4873{left:190px;bottom:322px;letter-spacing:-0.15px;}
#t2b_4873{left:449px;bottom:322px;letter-spacing:-0.13px;}
#t2c_4873{left:535px;bottom:322px;letter-spacing:-0.11px;}
#t2d_4873{left:535px;bottom:301px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2e_4873{left:82px;bottom:276px;letter-spacing:-0.14px;}
#t2f_4873{left:139px;bottom:276px;letter-spacing:-0.16px;}
#t2g_4873{left:190px;bottom:276px;letter-spacing:-0.12px;}
#t2h_4873{left:535px;bottom:276px;letter-spacing:-0.12px;}
#t2i_4873{left:535px;bottom:255px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2j_4873{left:82px;bottom:231px;letter-spacing:-0.14px;}
#t2k_4873{left:139px;bottom:231px;letter-spacing:-0.16px;}
#t2l_4873{left:190px;bottom:231px;letter-spacing:-0.12px;}
#t2m_4873{left:535px;bottom:231px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2n_4873{left:535px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2o_4873{left:82px;bottom:185px;letter-spacing:-0.15px;}
#t2p_4873{left:139px;bottom:185px;letter-spacing:-0.16px;}
#t2q_4873{left:190px;bottom:185px;letter-spacing:-0.13px;}
#t2r_4873{left:535px;bottom:185px;letter-spacing:-0.11px;}
#t2s_4873{left:535px;bottom:168px;letter-spacing:-0.1px;}
#t2t_4873{left:535px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2u_4873{left:114px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2v_4873{left:200px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2w_4873{left:223px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2x_4873{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2y_4873{left:102px;bottom:1028px;letter-spacing:-0.15px;}
#t2z_4873{left:232px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t30_4873{left:467px;bottom:1028px;letter-spacing:-0.14px;}
#t31_4873{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t32_4873{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t33_4873{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4873{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4873{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4873{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4873{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4873{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4873{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4873" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4873Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4873" style="-webkit-user-select: none;"><object width="935" height="1210" data="4873/4873.svg" type="image/svg+xml" id="pdf4873" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4873" class="t s1_4873">Vol. 4 </span><span id="t2_4873" class="t s1_4873">2-351 </span>
<span id="t3_4873" class="t s2_4873">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4873" class="t s3_4873">2C9H </span><span id="t5_4873" class="t s3_4873">713 </span><span id="t6_4873" class="t s3_4873">MSR_LAST_SAF_WP </span><span id="t7_4873" class="t s3_4873">Core </span><span id="t8_4873" class="t s3_4873">LAST_SAF_WP (R/O) </span>
<span id="t9_4873" class="t s3_4873">31:0 </span><span id="ta_4873" class="t s3_4873">LAST_WP </span>
<span id="tb_4873" class="t s3_4873">Provides information about the core when the last </span>
<span id="tc_4873" class="t s3_4873">WRMSR(ACTIVATE_SCAN) was executed. Available </span>
<span id="td_4873" class="t s3_4873">only if enumerated in </span>
<span id="te_4873" class="t s3_4873">MSR_INTEGRITY_CAPABILITIES[10:9]. </span>
<span id="tf_4873" class="t s3_4873">63:32 </span><span id="tg_4873" class="t s3_4873">Reserved: return all zeros. </span>
<span id="th_4873" class="t s3_4873">2D9H </span><span id="ti_4873" class="t s3_4873">729 </span><span id="tj_4873" class="t s3_4873">MSR_INTEGRITY_CAPABILITIES </span><span id="tk_4873" class="t s3_4873">Module </span><span id="tl_4873" class="t s3_4873">INTEGRITY_CAPABILITIES (R/O) </span>
<span id="tm_4873" class="t s3_4873">0 </span><span id="tn_4873" class="t s3_4873">STARTUP_SCAN_BIST </span>
<span id="to_4873" class="t s3_4873">When set, supports Intel In-field Scan. </span>
<span id="tp_4873" class="t s3_4873">3:1 </span><span id="tq_4873" class="t s3_4873">Reserved: return all zeros. </span>
<span id="tr_4873" class="t s3_4873">4 </span><span id="ts_4873" class="t s3_4873">PERIODIC_SCAN_BIST </span>
<span id="tt_4873" class="t s3_4873">When set, supports Intel In-field Scan. </span>
<span id="tu_4873" class="t s3_4873">23:5 </span><span id="tv_4873" class="t s3_4873">Reserved: return all zeros. </span>
<span id="tw_4873" class="t s3_4873">31:24 </span><span id="tx_4873" class="t s3_4873">ID of the scan programs supported for this part. </span>
<span id="ty_4873" class="t s3_4873">WRMSR(2C2H) verifies this value against the </span>
<span id="tz_4873" class="t s3_4873">corresponding value in the scan-image header, i.e., </span>
<span id="t10_4873" class="t s3_4873">Image_info. </span>
<span id="t11_4873" class="t s3_4873">410H </span><span id="t12_4873" class="t s3_4873">1040 </span><span id="t13_4873" class="t s3_4873">IA32_MC4_CTL </span><span id="t14_4873" class="t s3_4873">Package </span><span id="t15_4873" class="t s3_4873">See Section 16.3.2.1, “IA32_MC</span><span id="t16_4873" class="t s4_4873">i</span><span id="t17_4873" class="t s3_4873">_CTL MSRs,” through </span>
<span id="t18_4873" class="t s3_4873">Section 16.3.2.4, “IA32_MC</span><span id="t19_4873" class="t s4_4873">i</span><span id="t1a_4873" class="t s3_4873">_MISC MSRs.” </span>
<span id="t1b_4873" class="t s3_4873">Bank MC4 reports MC errors from the PCU module. </span>
<span id="t1c_4873" class="t s3_4873">If SIGNAL_MCE is set, a Scan Status is logged in </span>
<span id="t1d_4873" class="t s3_4873">MC4_STATUS and MC4_MISC. </span>
<span id="t1e_4873" class="t s3_4873">411H </span><span id="t1f_4873" class="t s3_4873">1041 </span><span id="t1g_4873" class="t s3_4873">IA32_MC4_STATUS </span><span id="t1h_4873" class="t s3_4873">Package </span>
<span id="t1i_4873" class="t s3_4873">412H </span><span id="t1j_4873" class="t s3_4873">1042 </span><span id="t1k_4873" class="t s3_4873">IA32_MC4_ADDR </span><span id="t1l_4873" class="t s3_4873">Package </span>
<span id="t1m_4873" class="t s3_4873">413H </span><span id="t1n_4873" class="t s3_4873">1043 </span><span id="t1o_4873" class="t s3_4873">IA32_MC4_MISC </span><span id="t1p_4873" class="t s3_4873">Package </span>
<span id="t1q_4873" class="t s3_4873">492H </span><span id="t1r_4873" class="t s3_4873">1170 </span><span id="t1s_4873" class="t s3_4873">IA32_VMX_PROCBASED_CTLS3 </span><span id="t1t_4873" class="t s3_4873">Capability Reporting Register of Tertiary Processor- </span>
<span id="t1u_4873" class="t s3_4873">Based VM-Execution Controls (R/O) </span>
<span id="t1v_4873" class="t s3_4873">See Table 2-2. </span>
<span id="t1w_4873" class="t s3_4873">493H </span><span id="t1x_4873" class="t s3_4873">1171 </span><span id="t1y_4873" class="t s3_4873">IA32_VMX_EXIT_CTLS2 </span><span id="t1z_4873" class="t s3_4873">Capability Reporting Register of Secondary VM-Exit </span>
<span id="t20_4873" class="t s3_4873">Controls (R/O) </span>
<span id="t21_4873" class="t s3_4873">See Table 2-2. </span>
<span id="t22_4873" class="t s3_4873">540H </span><span id="t23_4873" class="t s3_4873">1344 </span><span id="t24_4873" class="t s3_4873">MSR_THREAD_UARCH_CTL </span><span id="t25_4873" class="t s3_4873">Thread </span><span id="t26_4873" class="t s3_4873">Thread Microarchitectural Control (R/W) </span>
<span id="t27_4873" class="t s3_4873">See Table 2-47. </span>
<span id="t28_4873" class="t s3_4873">65CH </span><span id="t29_4873" class="t s3_4873">1628 </span><span id="t2a_4873" class="t s3_4873">MSR_PLATFORM_POWER_LIMIT </span><span id="t2b_4873" class="t s3_4873">Platform </span><span id="t2c_4873" class="t s3_4873">Platform Power Limit Control (R/W-L) </span>
<span id="t2d_4873" class="t s3_4873">See Table 2-39. </span>
<span id="t2e_4873" class="t s3_4873">6A0H </span><span id="t2f_4873" class="t s3_4873">1696 </span><span id="t2g_4873" class="t s3_4873">IA32_U_CET </span><span id="t2h_4873" class="t s3_4873">Configure User Mode CET (R/W) </span>
<span id="t2i_4873" class="t s3_4873">See Table 2-2. </span>
<span id="t2j_4873" class="t s3_4873">6A2H </span><span id="t2k_4873" class="t s3_4873">1698 </span><span id="t2l_4873" class="t s3_4873">IA32_S_CET </span><span id="t2m_4873" class="t s3_4873">Configure Supervisor Mode CET (R/W) </span>
<span id="t2n_4873" class="t s3_4873">See Table 2-2. </span>
<span id="t2o_4873" class="t s3_4873">6A4H </span><span id="t2p_4873" class="t s3_4873">1700 </span><span id="t2q_4873" class="t s3_4873">IA32_PL0_SSP </span><span id="t2r_4873" class="t s3_4873">Linear address to be loaded into SSP on transition to </span>
<span id="t2s_4873" class="t s3_4873">privilege level 0. (R/W) </span>
<span id="t2t_4873" class="t s3_4873">See Table 2-2. </span>
<span id="t2u_4873" class="t s5_4873">Table 2-52. </span><span id="t2v_4873" class="t s5_4873">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t2w_4873" class="t s5_4873">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t2x_4873" class="t s6_4873">Register </span>
<span id="t2y_4873" class="t s6_4873">Address </span><span id="t2z_4873" class="t s6_4873">Register Name / Bit Fields </span><span id="t30_4873" class="t s6_4873">Scope </span><span id="t31_4873" class="t s6_4873">Bit Description </span>
<span id="t32_4873" class="t s6_4873">Hex </span><span id="t33_4873" class="t s6_4873">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
