#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xce5f20 .scope module, "spiMemory" "spiMemory" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 1 "led"
v0xd08c00_0 .net "MISO_buff", 0 0, v0xd07870_0;  1 drivers
v0xd08d10_0 .net "address_latch_out", 7 0, v0xd036e0_0;  1 drivers
v0xd08dd0_0 .net "address_we", 0 0, v0xd07a00_0;  1 drivers
o0x7f80213b1018 .functor BUFZ 1, C4<z>; HiZ drive
v0xd08ec0_0 .net "clk", 0 0, o0x7f80213b1018;  0 drivers
v0xd09070_0 .net "cs_conditioned", 0 0, v0xd03e40_0;  1 drivers
o0x7f80213b1228 .functor BUFZ 1, C4<z>; HiZ drive
v0xd09160_0 .net "cs_pin", 0 0, o0x7f80213b1228;  0 drivers
v0xd09200_0 .net "data_memory_out", 7 0, v0xd08920_0;  1 drivers
v0xd092f0_0 .var "led", 0 0;
v0xd09390_0 .net "memory_we", 0 0, v0xd07c90_0;  1 drivers
v0xd094c0_0 .net "miso_pin", 0 0, v0xd047c0_0;  1 drivers
v0xd09560_0 .net "mosi_conditioned", 0 0, v0xd05130_0;  1 drivers
o0x7f80213b1648 .functor BUFZ 1, C4<z>; HiZ drive
v0xd09650_0 .net "mosi_pin", 0 0, o0x7f80213b1648;  0 drivers
v0xd096f0_0 .net "sclk_negedge", 0 0, v0xd05e50_0;  1 drivers
o0x7f80213b1858 .functor BUFZ 1, C4<z>; HiZ drive
v0xd097e0_0 .net "sclk_pin", 0 0, o0x7f80213b1858;  0 drivers
v0xd09880_0 .net "sclk_posedge", 0 0, v0xd05fc0_0;  1 drivers
v0xd09920_0 .net "shift_register_parallel_out", 7 0, L_0xd09c80;  1 drivers
v0xd099c0_0 .net "shift_register_serial_out", 0 0, L_0xd09da0;  1 drivers
v0xd09b70_0 .net "sr_we", 0 0, v0xd07ee0_0;  1 drivers
L_0xd09e60 .part L_0xd09c80, 0, 1;
L_0xd09f00 .part v0xd036e0_0, 1, 7;
S_0xce6a20 .scope module, "address_latch" "register8" 2 66, 3 1 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 8 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0xce2c30_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd03600_0 .net "d", 7 0, L_0xd09c80;  alias, 1 drivers
v0xd036e0_0 .var "q", 7 0;
v0xd037d0_0 .net "wrenable", 0 0, v0xd07a00_0;  alias, 1 drivers
E_0xcbbc50 .event posedge, v0xce2c30_0;
S_0xd03940 .scope module, "cs_conditioner" "inputconditioner" 2 50, 4 8 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xd03b30 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xd03b70 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xd03da0_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd03e40_0 .var "conditioned", 0 0;
v0xd03ee0_0 .var "counter", 2 0;
v0xd03fa0_0 .var "negativeedge", 0 0;
v0xd04060_0 .net "noisysignal", 0 0, o0x7f80213b1228;  alias, 0 drivers
v0xd04170_0 .var "positiveedge", 0 0;
v0xd04230_0 .var "synchronizer0", 0 0;
v0xd042f0_0 .var "synchronizer1", 0 0;
S_0xd04450 .scope module, "miso_buffer" "dff_buffer" 2 72, 5 1 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "q"
    .port_info 1 /INPUT 1 "write_enable"
    .port_info 2 /INPUT 1 "miso_enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "d"
v0xd046d0_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd047c0_0 .var "d", 0 0;
v0xd04880_0 .var "memory", 0 0;
v0xd04920_0 .net "miso_enable", 0 0, v0xd07870_0;  alias, 1 drivers
v0xd049e0_0 .net "q", 0 0, L_0xd09da0;  alias, 1 drivers
v0xd04af0_0 .net "write_enable", 0 0, v0xd05e50_0;  alias, 1 drivers
S_0xd04c50 .scope module, "mosi_conditioner" "inputconditioner" 2 36, 4 8 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xd04e20 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xd04e60 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xd05090_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd05130_0 .var "conditioned", 0 0;
v0xd051d0_0 .var "counter", 2 0;
v0xd052a0_0 .var "negativeedge", 0 0;
v0xd05360_0 .net "noisysignal", 0 0, o0x7f80213b1648;  alias, 0 drivers
v0xd05470_0 .var "positiveedge", 0 0;
v0xd05530_0 .var "synchronizer0", 0 0;
v0xd055f0_0 .var "synchronizer1", 0 0;
S_0xd05750 .scope module, "sclk_conditioner" "inputconditioner" 2 43, 4 8 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xd05970 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0xd059b0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0xd05b50_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd05ca0_0 .var "conditioned", 0 0;
v0xd05d60_0 .var "counter", 2 0;
v0xd05e50_0 .var "negativeedge", 0 0;
v0xd05f20_0 .net "noisysignal", 0 0, o0x7f80213b1858;  alias, 0 drivers
v0xd05fc0_0 .var "positiveedge", 0 0;
v0xd06080_0 .var "synchronizer0", 0 0;
v0xd06140_0 .var "synchronizer1", 0 0;
S_0xd062a0 .scope module, "shift_register" "shiftregister" 2 57, 6 9 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0xd06470 .param/l "width" 0 6 10, +C4<00000000000000000000000000001000>;
L_0xd09c80 .functor BUFZ 8, v0xd06cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xd06600_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd066c0_0 .var/i "i", 31 0;
v0xd067a0_0 .net "parallelDataIn", 7 0, v0xd08920_0;  alias, 1 drivers
v0xd06890_0 .net "parallelDataOut", 7 0, L_0xd09c80;  alias, 1 drivers
v0xd06980_0 .net "parallelLoad", 0 0, v0xd07ee0_0;  alias, 1 drivers
v0xd06a70_0 .net "peripheralClkEdge", 0 0, v0xd05fc0_0;  alias, 1 drivers
v0xd06b10_0 .net "serialDataIn", 0 0, v0xd05130_0;  alias, 1 drivers
v0xd06be0_0 .net "serialDataOut", 0 0, L_0xd09da0;  alias, 1 drivers
v0xd06cb0_0 .var "shiftregistermem", 7 0;
L_0xd09da0 .part v0xd06cb0_0, 7, 1;
S_0xd06ee0 .scope module, "spi_fsm" "fsm" 2 79, 7 1 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "nCS"
    .port_info 3 /INPUT 1 "RnW"
    .port_info 4 /OUTPUT 1 "MISO_buff"
    .port_info 5 /OUTPUT 1 "memory_we"
    .port_info 6 /OUTPUT 1 "address_we"
    .port_info 7 /OUTPUT 1 "sr_we"
P_0xd07060 .param/l "STATE_data_stored" 1 7 21, +C4<00000000000000000000000000000111>;
P_0xd070a0 .param/l "STATE_load_addr" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xd070e0 .param/l "STATE_load_data" 1 7 19, +C4<00000000000000000000000000000101>;
P_0xd07120 .param/l "STATE_read_addr" 1 7 15, +C4<00000000000000000000000000000001>;
P_0xd07160 .param/l "STATE_read_data" 1 7 17, +C4<00000000000000000000000000000011>;
P_0xd071a0 .param/l "STATE_shift_out_data" 1 7 20, +C4<00000000000000000000000000000110>;
P_0xd071e0 .param/l "STATE_store_data" 1 7 18, +C4<00000000000000000000000000000100>;
P_0xd07220 .param/l "STATE_wait_for_cs" 1 7 14, +C4<00000000000000000000000000000000>;
v0xd07870_0 .var "MISO_buff", 0 0;
v0xd07960_0 .net "RnW", 0 0, L_0xd09e60;  1 drivers
v0xd07a00_0 .var "address_we", 0 0;
v0xd07b00_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd07ba0_0 .var/i "counter", 31 0;
v0xd07c90_0 .var "memory_we", 0 0;
v0xd07d50_0 .net "nCS", 0 0, v0xd03e40_0;  alias, 1 drivers
v0xd07df0_0 .net "sclk", 0 0, v0xd05fc0_0;  alias, 1 drivers
v0xd07ee0_0 .var "sr_we", 0 0;
v0xd08010_0 .var "state", 3 0;
E_0xd06510 .event posedge, v0xd05fc0_0;
E_0xd07810 .event edge, v0xd08010_0;
S_0xd081b0 .scope module, "spi_mem" "datamemory" 2 89, 8 8 0, S_0xce5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0xd08330 .param/l "addresswidth" 0 8 10, +C4<00000000000000000000000000000111>;
P_0xd08370 .param/l "depth" 0 8 11, +C4<00000000000000000000000010000000>;
P_0xd083b0 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
v0xd086a0_0 .net "address", 6 0, L_0xd09f00;  1 drivers
v0xd08740_0 .net "clk", 0 0, o0x7f80213b1018;  alias, 0 drivers
v0xd08800_0 .net "dataIn", 7 0, L_0xd09c80;  alias, 1 drivers
v0xd08920_0 .var "dataOut", 7 0;
v0xd089c0 .array "memory", 0 127, 7 0;
v0xd08ab0_0 .net "writeEnable", 0 0, v0xd07c90_0;  alias, 1 drivers
    .scope S_0xd04c50;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd051d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd05530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd055f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xd04c50;
T_1 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd05130_0;
    %load/vec4 v0xd055f0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd051d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd052a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xd051d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd051d0_0, 0;
    %load/vec4 v0xd055f0_0;
    %assign/vec4 v0xd05130_0, 0;
    %load/vec4 v0xd05130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd052a0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd05470_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xd051d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xd051d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd052a0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0xd05360_0;
    %assign/vec4 v0xd05530_0, 0;
    %load/vec4 v0xd05530_0;
    %assign/vec4 v0xd055f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd05750;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd05d60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd06080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd06140_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xd05750;
T_3 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd05ca0_0;
    %load/vec4 v0xd06140_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd05d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xd05d60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd05d60_0, 0;
    %load/vec4 v0xd06140_0;
    %assign/vec4 v0xd05ca0_0, 0;
    %load/vec4 v0xd05ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd05e50_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd05fc0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xd05d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xd05d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd05e50_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0xd05f20_0;
    %assign/vec4 v0xd06080_0, 0;
    %load/vec4 v0xd06080_0;
    %assign/vec4 v0xd06140_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd03940;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd03ee0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd04230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd042f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xd03940;
T_5 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd03e40_0;
    %load/vec4 v0xd042f0_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd03ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd04170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd03fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd03ee0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd03ee0_0, 0;
    %load/vec4 v0xd042f0_0;
    %assign/vec4 v0xd03e40_0, 0;
    %load/vec4 v0xd03e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd03fa0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd04170_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xd03ee0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xd03ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd04170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd03fa0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0xd04060_0;
    %assign/vec4 v0xd04230_0, 0;
    %load/vec4 v0xd04230_0;
    %assign/vec4 v0xd042f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd062a0;
T_6 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd06980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd066c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xd066c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0xd067a0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0xd066c0_0;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0xd066c0_0;
    %assign/vec4/off/d v0xd06cb0_0, 4, 5;
    %load/vec4 v0xd066c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd066c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd06a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0xd06b10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd06cb0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xd066c0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0xd066c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0xd06cb0_0;
    %load/vec4 v0xd066c0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0xd066c0_0;
    %assign/vec4/off/d v0xd06cb0_0, 4, 5;
    %load/vec4 v0xd066c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd066c0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xce6a20;
T_7 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd037d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd03600_0;
    %assign/vec4 v0xd036e0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd04450;
T_8 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd04920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd04af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xd049e0_0;
    %assign/vec4 v0xd04880_0, 0;
T_8.2 ;
    %load/vec4 v0xd04880_0;
    %assign/vec4 v0xd047c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xd047c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xd06ee0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd07ba0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0xd06ee0;
T_10 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd07d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd07ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xd08010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0xd07d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.12 ;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0xd07ba0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.14 ;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0xd07960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.16 ;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0xd07ba0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.18 ;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0xd07d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.20 ;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0xd07d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd08010_0, 0;
T_10.22 ;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xd06ee0;
T_11 ;
    %wait E_0xd07810;
    %load/vec4 v0xd08010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd07ee0_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xd06ee0;
T_12 ;
    %wait E_0xd06510;
    %load/vec4 v0xd07d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xd07ba0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xd07ba0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xd081b0;
T_13 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd08ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd08800_0;
    %load/vec4 v0xd086a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd089c0, 0, 4;
T_13.0 ;
    %load/vec4 v0xd086a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd089c0, 4;
    %assign/vec4 v0xd08920_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0xce5f20;
T_14 ;
    %wait E_0xcbbc50;
    %load/vec4 v0xd09160_0;
    %assign/vec4 v0xd092f0_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "spimemory.v";
    "./register8.v";
    "./inputconditioner.v";
    "./dff_buffer.v";
    "./shiftregister.v";
    "./fsm.v";
    "./datamemory.v";
