
*** Running vivado
    with args -log aquila_soc_aquila_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aquila_soc_aquila_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source aquila_soc_aquila_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
Command: synth_design -top aquila_soc_aquila_0_1 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.055 ; gain = 78.000 ; free physical = 195 ; free virtual = 10610
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aquila_soc_aquila_0_1' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/synth/aquila_soc_aquila_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'aquila' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila.v:57]
	Parameter C_M_IMEM_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_IMEM_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_IMEM_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_IMEM_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_IMEM_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_IMEM_PORT_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_IMEM_PORT_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_IMEM_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DMEM_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DMEM_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DMEM_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DMEM_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DMEM_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DMEM_PORT_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_DMEM_PORT_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_DMEM_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DEVICE_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DEVICE_PORT_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aquila_M_IMEM_PORT' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:57]
	Parameter C_CACHE_LINE_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BURST_LEN bound to: 8 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 3 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 7 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:640]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:660]
WARNING: [Synth 8-6014] Unused sequential element burst_write_active_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:704]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:722]
WARNING: [Synth 8-3848] Net start_single_burst_write in module/entity aquila_M_IMEM_PORT does not have driver. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:229]
INFO: [Synth 8-6155] done synthesizing module 'aquila_M_IMEM_PORT' (1#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_IMEM_PORT.v:57]
INFO: [Synth 8-6157] synthesizing module 'aquila_M_DMEM_PORT' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:57]
	Parameter C_CACHE_LINE_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BURST_LEN bound to: 8 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 3 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 7 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:824]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:647]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:667]
INFO: [Synth 8-6155] done synthesizing module 'aquila_M_DMEM_PORT' (2#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:57]
INFO: [Synth 8-6157] synthesizing module 'aquila_M_DEVICE_PORT' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DEVICE_PORT.v:57]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aquila_M_DEVICE_PORT' (3#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DEVICE_PORT.v:57]
INFO: [Synth 8-6157] synthesizing module 'aquila_top' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/aquila_top.v:65]
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 256 - type: integer 
	Parameter TCM_SIZE_IN_WORDS bound to: 16384 - type: integer 
	Parameter TCM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter ICACHE_SIZE bound to: 4 - type: integer 
	Parameter DCACHE_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_top' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:80]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter BPU_ENTRY_NUM bound to: 32 - type: integer 
	Parameter BPU_PC_WIDTH bound to: 32 - type: integer 
	Parameter i_NEXT bound to: 0 - type: integer 
	Parameter i_WAIT bound to: 1 - type: integer 
	Parameter d_IDLE bound to: 0 - type: integer 
	Parameter d_WAIT bound to: 1 - type: integer 
	Parameter d_STALL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/pipeline_control.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/pipeline_control.v:62]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/forwarding_unit.v:59]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (5#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/forwarding_unit.v:59]
INFO: [Synth 8-6157] synthesizing module 'bpu' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/bpu.v:59]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter PC_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'distri_ram' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/distri_ram.v:56]
	Parameter ENTRY_NUM bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram' (6#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/distri_ram.v:56]
INFO: [Synth 8-6155] done synthesizing module 'bpu' (7#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/bpu.v:59]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/reg_file.v:56]
	Parameter NUM_REGS bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (8#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/reg_file.v:56]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/program_counter.v:62]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (9#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/program_counter.v:62]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/fetch.v:71]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fetch' (10#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/fetch.v:71]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/decode.v:58]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode' (11#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/decode.v:58]
WARNING: [Synth 8-689] width (12) of port connection 'sys_jump_csr_addr_o' does not match port width (2) of module 'decode' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:692]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/execute.v:58]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/alu.v:57]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/alu.v:57]
INFO: [Synth 8-6157] synthesizing module 'muldiv' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/muldiv.v:65]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_CALC bound to: 3'b001 
	Parameter S_SIGN_ADJUST bound to: 3'b010 
	Parameter S_DONE bound to: 3'b011 
	Parameter S_STALL bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'muldiv' (13#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/muldiv.v:65]
INFO: [Synth 8-6157] synthesizing module 'bcu' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/bcu.v:56]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bcu' (14#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/bcu.v:56]
INFO: [Synth 8-6155] done synthesizing module 'execute' (15#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/execute.v:58]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/memory.v:58]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/memory.v:121]
INFO: [Synth 8-6155] done synthesizing module 'memory' (16#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/memory.v:58]
INFO: [Synth 8-6157] synthesizing module 'writeback' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/writeback.v:56]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/writeback.v:233]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (17#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/writeback.v:56]
INFO: [Synth 8-6157] synthesizing module 'csr_file' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:67]
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:574]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:574]
WARNING: [Synth 8-151] case item 12'b001100000100 is unreachable [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:785]
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:785]
WARNING: [Synth 8-6014] Unused sequential element cycle_r_reg was removed.  [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:771]
INFO: [Synth 8-6155] done synthesizing module 'csr_file' (18#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:67]
WARNING: [Synth 8-3848] Net dec_sys_jump_csr_addr2exe in module/entity core_top does not have driver. [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:169]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (19#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:80]
INFO: [Synth 8-6157] synthesizing module 'sram_dp' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram_dp.v:56]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_ENTRIES bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'bootrom.mem' is read successfully [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram_dp.v:82]
INFO: [Synth 8-6155] done synthesizing module 'sram_dp' (20#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram_dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/clint.v:56]
	Parameter TIMER bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clint' (21#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/clint.v:56]
INFO: [Synth 8-6157] synthesizing module 'atomic_unit' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/atomic_unit.v:55]
	Parameter N bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 256 - type: integer 
	Parameter Bypass bound to: 0 - type: integer 
	Parameter AmoRd bound to: 1 - type: integer 
	Parameter AmoWr bound to: 2 - type: integer 
	Parameter AmoFinish bound to: 3 - type: integer 
	Parameter AmoWaitCohere bound to: 4 - type: integer 
	Parameter Lr bound to: 5 - type: integer 
	Parameter SWAP bound to: 5'b00001 
	Parameter ADD bound to: 5'b00000 
	Parameter XOR bound to: 5'b00100 
	Parameter AND bound to: 5'b01100 
	Parameter OR bound to: 5'b01000 
	Parameter MIN bound to: 5'b10000 
	Parameter MAX bound to: 5'b10100 
	Parameter MINU bound to: 5'b11000 
	Parameter MAXU bound to: 5'b11100 
	Parameter SC bound to: 5'b00011 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/atomic_unit.v:178]
INFO: [Synth 8-6155] done synthesizing module 'atomic_unit' (22#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/atomic_unit.v:55]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/icache.v:61]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 4 - type: integer 
	Parameter LINE_SIZE bound to: 256 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter WORDS_PER_LINE bound to: 8 - type: integer 
	Parameter N_LINES bound to: 32 - type: integer 
	Parameter WAY_BITS bound to: 2 - type: integer 
	Parameter BYTE_BITS bound to: 2 - type: integer 
	Parameter WORD_BITS bound to: 3 - type: integer 
	Parameter LINE_BITS bound to: 5 - type: integer 
	Parameter NONTAG_BITS bound to: 10 - type: integer 
	Parameter TAG_BITS bound to: 22 - type: integer 
	Parameter Idle bound to: 0 - type: integer 
	Parameter Next bound to: 1 - type: integer 
	Parameter RdfromMem bound to: 2 - type: integer 
	Parameter RdfromMemFinish bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram.v:56]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter N_ENTRIES bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (23#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram.v:56]
INFO: [Synth 8-226] default block is never used [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/icache.v:149]
WARNING: [Synth 8-5856] 3D RAM VALID__reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM TAG__reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'icache' (24#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/icache.v:61]
INFO: [Synth 8-6157] synthesizing module 'dcache' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/dcache.v:63]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 4 - type: integer 
	Parameter LINE_SIZE bound to: 256 - type: integer 
	Parameter N_WAYS bound to: 4 - type: integer 
	Parameter WORDS_PER_LINE bound to: 8 - type: integer 
	Parameter N_LINES bound to: 32 - type: integer 
	Parameter WAY_BITS bound to: 2 - type: integer 
	Parameter BYTE_BITS bound to: 2 - type: integer 
	Parameter WORD_BITS bound to: 3 - type: integer 
	Parameter LINE_BITS bound to: 5 - type: integer 
	Parameter NONTAG_BITS bound to: 10 - type: integer 
	Parameter TAG_BITS bound to: 22 - type: integer 
	Parameter Idle bound to: 0 - type: integer 
	Parameter Analysis bound to: 1 - type: integer 
	Parameter WbtoMem bound to: 2 - type: integer 
	Parameter WbtoMemFinish bound to: 3 - type: integer 
	Parameter RdfromMem bound to: 4 - type: integer 
	Parameter RdfromMemFinish bound to: 5 - type: integer 
	Parameter WbtoMemAll bound to: 6 - type: integer 
	Parameter WbtoMemAllFinish bound to: 7 - type: integer 
	Parameter RdAmo bound to: 8 - type: integer 
	Parameter RdAmoFinish bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram.v:56]
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter N_ENTRIES bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (24#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/sram.v:56]
WARNING: [Synth 8-5856] 3D RAM VALID__reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM DIRTY__reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'dcache' (25#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/dcache.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aquila_top' (26#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/aquila_top.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aquila' (27#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila.v:57]
INFO: [Synth 8-6155] done synthesizing module 'aquila_soc_aquila_0_1' (28#1) [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_aquila_0_1/synth/aquila_soc_aquila_0_1.v:58]
WARNING: [Synth 8-3331] design icache has unconnected port p_addr_i[1]
WARNING: [Synth 8-3331] design icache has unconnected port p_addr_i[0]
WARNING: [Synth 8-3331] design atomic_unit has unconnected port core_id_i[0]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design csr_file has unconnected port pc_i[0]
WARNING: [Synth 8-3331] design decode has unconnected port instruction_i[1]
WARNING: [Synth 8-3331] design decode has unconnected port instruction_i[0]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port exe_regfile_input_sel_i[2]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port exe_regfile_input_sel_i[1]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port exe_regfile_input_sel_i[0]
WARNING: [Synth 8-3331] design core_top has unconnected port stall_i
WARNING: [Synth 8-3331] design aquila_M_DEVICE_PORT has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aquila_M_DEVICE_PORT has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aquila_M_DEVICE_PORT has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aquila_M_DEVICE_PORT has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design aquila_M_DMEM_PORT has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design aquila_M_IMEM_PORT has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.375 ; gain = 234.320 ; free physical = 179 ; free virtual = 9805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Execute:sys_jump_csr_addr_i[1] to constant 0 [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:708]
WARNING: [Synth 8-3295] tying undriven pin Execute:sys_jump_csr_addr_i[0] to constant 0 [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/core_top.v:708]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.375 ; gain = 234.320 ; free physical = 161 ; free virtual = 9632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.375 ; gain = 234.320 ; free physical = 160 ; free virtual = 9631
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.578 ; gain = 0.000 ; free physical = 154 ; free virtual = 9285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.578 ; gain = 0.000 ; free physical = 153 ; free virtual = 9284
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2040.578 ; gain = 9.000 ; free physical = 161 ; free virtual = 9270
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.578 ; gain = 646.523 ; free physical = 190 ; free virtual = 9128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.578 ; gain = 646.523 ; free physical = 189 ; free virtual = 9127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2040.578 ; gain = 646.523 ; free physical = 189 ; free virtual = 9127
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'aquila_M_IMEM_PORT'
INFO: [Synth 8-5544] ROM "rBuffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_single_burst_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_araddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'aquila_M_DMEM_PORT'
INFO: [Synth 8-5544] ROM "rBuffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rBuffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_single_burst_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_single_burst_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_araddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "read_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_pc_table_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "update_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_likelihood_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'csr_imm_o_reg[4:0]' into 'rs1_addr2fwd_o_reg[4:0]' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/decode.v:490]
INFO: [Synth 8-5544] ROM "inputA_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inputB_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'muldiv'
INFO: [Synth 8-5544] ROM "muldiv_result_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_align_exception_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mideleg_r_reg[31:0]' into 'medeleg_r_reg[31:0]' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/core_rtl/csr_file.v:555]
INFO: [Synth 8-5546] ROM "mcycle_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dS_reg' in module 'core_top'
INFO: [Synth 8-5544] ROM "dS_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dS_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dS_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dS_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dS_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clint_mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clint_mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clint_mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clint_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clint_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atomic_unit'
INFO: [Synth 8-5544] ROM "m_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'icache'
INFO: [Synth 8-5544] ROM "TAG__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FIFO_cnt_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_cnt_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_cnt_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'dcache'
INFO: [Synth 8-5544] ROM "VALID__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hit_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VALID__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_LINES_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_amo_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "datain_from_p" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_data_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_data_i0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'aquila_M_IMEM_PORT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   WRITE |                             0010 |                               10
                    READ |                             0100 |                               01
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'aquila_M_DMEM_PORT'
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:279]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                  S_CALC |                            00010 |                              001
           S_SIGN_ADJUST |                            00100 |                              010
                  S_DONE |                            01000 |                              011
                 S_STALL |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  d_IDLE |                               00 |                               00
                  d_WAIT |                               01 |                               01
                 d_STALL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dS_reg' using encoding 'sequential' in module 'core_top'
WARNING: [Synth 8-6841] Block RAM (RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  Bypass |                               00 |                              000
                   AmoRd |                               11 |                              001
                   AmoWr |                               10 |                              010
               AmoFinish |                               01 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atomic_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               11 |                               00
                    Next |                               01 |                               01
               RdfromMem |                               10 |                               10
         RdfromMemFinish |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'sequential' in module 'icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                       0000100000 |                             0000
                Analysis |                       0001000000 |                             0001
              WbtoMemAll |                       0010000000 |                             0110
        WbtoMemAllFinish |                       0100000000 |                             0111
                 WbtoMem |                       0000010000 |                             0010
           WbtoMemFinish |                       0000000001 |                             0011
                   RdAmo |                       0000000010 |                             1000
             RdAmoFinish |                       1000000000 |                             1001
               RdfromMem |                       0000000100 |                             0100
         RdfromMemFinish |                       0000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'dcache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.578 ; gain = 646.523 ; free physical = 1169 ; free virtual = 10110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |aquila_top__GB0 |           1|     30817|
|2     |aquila_top__GB1 |           1|     32216|
|3     |aquila__GC0     |           1|      2385|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 12    
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 147   
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 132   
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 109   
	                1 Bit    Registers := 474   
+---RAMs : 
	             512K Bit         RAMs := 1     
	               8K Bit         RAMs := 8     
	              704 Bit         RAMs := 4     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 3     
	   2 Input    256 Bit        Muxes := 9     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 11    
	   3 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 88    
	   4 Input     32 Bit        Muxes := 13    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	  24 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	  32 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1524  
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module bpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 32    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fetch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 11    
	   3 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module writeback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module csr_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module core_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module sram_dp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module sram__5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module sram__6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module sram__7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 267   
+---Muxes : 
	   4 Input    256 Bit        Muxes := 3     
	   2 Input    256 Bit        Muxes := 5     
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 3     
	  24 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 999   
	   4 Input      1 Bit        Muxes := 3     
Module sram__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sram__4 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 128   
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 325   
Module atomic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module aquila_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module aquila_M_IMEM_PORT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module aquila_M_DMEM_PORT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module aquila_M_DEVICE_PORT 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aquila 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "TAG__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "update_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLINT/clint_mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLINT/clint_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLINT/clint_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIRTY__reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'aquila_M_DMEM_PORT_inst/cpu_reset_ff_reg' into 'aquila_M_IMEM_PORT_inst/cpu_reset_ff_reg' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:309]
INFO: [Synth 8-4471] merging register 'aquila_M_DMEM_PORT_inst/cpu_reset_ff2_reg' into 'aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg' [/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ipshared/6ef3/hdl/aquila_M_DMEM_PORT.v:309]
WARNING: [Synth 8-6841] Block RAM (TCM/RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal TCM/RAM_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[0]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[1]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[2]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[3]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[4]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[5]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[6]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[7]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[8]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[9]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[10]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[11]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[12]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[13]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[14]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[15]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[16]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[17]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[18]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[19]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[20]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[21]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[22]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[23]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[24]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[25]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[26]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[27]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[28]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[29]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[30]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_tval_o_reg[31]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[0]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[1]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[2]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Fetch/exp_cause_o_reg[3]' (FD) to 'aquila_corei_0/RISCV_CORE0/Fetch/exp_valid_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_0/RISCV_CORE0/Fetch/exp_valid_o_reg)
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[2]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[6]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[10]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[11]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[12]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[13]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[14]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[15]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[16]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[17]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[18]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[19]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[20]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[21]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[22]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[23]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[24]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[25]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[26]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[27]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[28]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[29]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[30]' (FDR) to 'aquila_corei_0/RISCV_CORE0/CSR/mip_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_0/RISCV_CORE0/CSR/\mip_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[0]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[1]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[2]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/sys_jump_csr_addr_o_reg[0]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/sys_jump_csr_addr_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_0/RISCV_CORE0/Execute/\sys_jump_csr_addr_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[3]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[4]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[7]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/amo_type_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[8]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/amo_type_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[9]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/amo_type_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[10]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/amo_type_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Decode/amo_type_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/exp_cause_o_reg[0]' (FDE) to 'aquila_corei_0/RISCV_CORE0/Decode/exp_cause_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_0/RISCV_CORE0/Decode/\exp_cause_o_reg[2] )
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/csr_we_addr_o_reg[7]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/amo_type_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/csr_we_addr_o_reg[8]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/amo_type_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/csr_we_addr_o_reg[9]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/amo_type_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/csr_we_addr_o_reg[10]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/amo_type_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/csr_we_addr_o_reg[11]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/amo_type_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Decode/exp_cause_o_reg[1]' (FDE) to 'aquila_corei_0/RISCV_CORE0/Decode/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/exp_cause_o_reg[0]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Execute/exp_cause_o_reg[1]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Execute/exp_cause_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'aquila_corei_0/RISCV_CORE0/Writeback/exp_cause_r_reg[0]' (FDRE) to 'aquila_corei_0/RISCV_CORE0/Writeback/exp_cause_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_1/I_Cache/\m_addr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_1/I_Cache/\m_addr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_1/I_Cache/\m_addr_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_1/I_Cache/\m_addr_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aquila_corei_1/I_Cache/\m_addr_o_reg[4] )
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[0]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[1]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[2]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[3]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[4]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[5]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[6]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[7]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[8]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[9]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[10]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[11]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[12]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[13]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[14]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[15]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[16]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[17]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[17]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[18]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[19]' (FDRE) to 'insti_2/aquila_M_IMEM_PORT_inst/axi_awaddr_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\aquila_M_IMEM_PORT_inst/axi_awaddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\aquila_M_IMEM_PORT_inst/axi_araddr_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 304 ; free virtual = 7487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram_dp:    | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+
|Module Name                                       | RTL Object                  | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+
|aquila_corei_0/RISCV_CORE0/Branch_Prediction_Unit | bpu_pc_history/RAM_reg      | Implied   | 32 x 32              | RAM32M x 6      | 
|aquila_corei_1/D_Cache                            | genblk1[2].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[3].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[1].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[0].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_0/i_1/TCM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[0].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[1].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_1/genblk1[1].DATA_BRAM/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[2].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_3/genblk1[2].DATA_BRAM/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[3].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/D_Cache/i_4/genblk1[3].DATA_BRAM/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[0].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance aquila_corei_1/I_Cache/i_0/genblk1[0].DATA_BRAM/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[1].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[2].DATA_BRAM/RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM genblk1[3].DATA_BRAM/RAM_reg to conserve power

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |aquila_top__GB0 |           1|     20490|
|2     |aquila_top__GB1 |           1|     26036|
|3     |aquila__GC0     |           1|      2175|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2665 ; free virtual = 7126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\aquila_M_DEVICE_PORT_inst/axi_araddr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\aquila_M_DEVICE_PORT_inst/axi_awaddr_reg[29] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2720 ; free virtual = 7182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram_dp:    | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|sram:       | RAM_reg    | 32 x 256(READ_FIRST)   | W | R |                        |   |   | Port A           | 8      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+
|Module Name                                       | RTL Object                  | Inference | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+
|aquila_corei_0/RISCV_CORE0/Branch_Prediction_Unit | bpu_pc_history/RAM_reg      | Implied   | 32 x 32              | RAM32M x 6      | 
|aquila_corei_1/D_Cache                            | genblk1[2].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[3].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[1].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
|aquila_corei_1/D_Cache                            | genblk1[0].TAG_BRAM/RAM_reg | Implied   | 32 x 22              | RAM32X1S x 22   | 
+--------------------------------------------------+-----------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |aquila_top__GB0 |           1|     20490|
|2     |aquila_top__GB1 |           1|     26036|
|3     |aquila__GC0     |           1|      2169|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aquila_core/RISCV_CORE0/Register_File/rf_reg[0][7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2699 ; free virtual = 7213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2668 ; free virtual = 7207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2669 ; free virtual = 7208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2665 ; free virtual = 7205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2665 ; free virtual = 7206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2663 ; free virtual = 7203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2663 ; free virtual = 7203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   422|
|2     |LUT1        |   253|
|3     |LUT2        |   785|
|4     |LUT3        |  1303|
|5     |LUT4        |  1477|
|6     |LUT5        |  1674|
|7     |LUT6        |  6014|
|8     |MUXF7       |   859|
|9     |MUXF8       |   257|
|10    |RAM32M      |     6|
|11    |RAM32X1S    |    88|
|12    |RAMB18E1    |    64|
|13    |RAMB36E1    |     1|
|14    |RAMB36E1_1  |     1|
|15    |RAMB36E1_10 |     1|
|16    |RAMB36E1_11 |     1|
|17    |RAMB36E1_12 |     1|
|18    |RAMB36E1_13 |     1|
|19    |RAMB36E1_14 |     1|
|20    |RAMB36E1_15 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_3  |     1|
|23    |RAMB36E1_4  |     1|
|24    |RAMB36E1_5  |     1|
|25    |RAMB36E1_6  |     1|
|26    |RAMB36E1_7  |     1|
|27    |RAMB36E1_8  |     1|
|28    |RAMB36E1_9  |     1|
|29    |FDRE        |  9502|
|30    |FDSE        |    20|
|31    |LDC         |    32|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------------+------+
|      |Instance                       |Module                 |Cells |
+------+-------------------------------+-----------------------+------+
|1     |top                            |                       | 22772|
|2     |  inst                         |aquila                 | 22708|
|3     |    aquila_M_DEVICE_PORT_inst  |aquila_M_DEVICE_PORT   |   103|
|4     |    aquila_M_DMEM_PORT_inst    |aquila_M_DMEM_PORT     |  1022|
|5     |    aquila_M_IMEM_PORT_inst    |aquila_M_IMEM_PORT     |   663|
|6     |    aquila_core                |aquila_top             | 20845|
|7     |      ATOM_U                   |atomic_unit            |   353|
|8     |      CLINT                    |clint                  |   390|
|9     |      D_Cache                  |dcache                 |  5264|
|10    |        \genblk1[0].DATA_BRAM  |sram_3                 |   956|
|11    |        \genblk1[0].TAG_BRAM   |sram__parameterized0   |   324|
|12    |        \genblk1[1].DATA_BRAM  |sram_4                 |   335|
|13    |        \genblk1[1].TAG_BRAM   |sram__parameterized0_5 |   284|
|14    |        \genblk1[2].DATA_BRAM  |sram_6                 |   219|
|15    |        \genblk1[2].TAG_BRAM   |sram__parameterized0_7 |   437|
|16    |        \genblk1[3].DATA_BRAM  |sram_8                 |   388|
|17    |        \genblk1[3].TAG_BRAM   |sram__parameterized0_9 |   108|
|18    |      I_Cache                  |icache                 |  5357|
|19    |        \genblk1[0].DATA_BRAM  |sram                   |   338|
|20    |        \genblk1[1].DATA_BRAM  |sram_0                 |     8|
|21    |        \genblk1[2].DATA_BRAM  |sram_1                 |     8|
|22    |        \genblk1[3].DATA_BRAM  |sram_2                 |   248|
|23    |      RISCV_CORE0              |core_top               |  9397|
|24    |        Branch_Prediction_Unit |bpu                    |  1694|
|25    |          bpu_pc_history       |distri_ram             |   485|
|26    |        CSR                    |csr_file               |   721|
|27    |        Decode                 |decode                 |  1662|
|28    |        Execute                |execute                |  1756|
|29    |          ALU                  |alu                    |    48|
|30    |          BCU                  |bcu                    |    12|
|31    |          MulDiv               |muldiv                 |   612|
|32    |        Fetch                  |fetch                  |   418|
|33    |        Program_Counter        |program_counter        |   478|
|34    |        Register_File          |reg_file               |  1888|
|35    |        Writeback              |writeback              |   744|
|36    |      TCM                      |sram_dp                |    82|
+------+-------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2077.562 ; gain = 683.508 ; free physical = 2663 ; free virtual = 7203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 2077.562 ; gain = 271.305 ; free physical = 2716 ; free virtual = 7257
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2077.570 ; gain = 683.508 ; free physical = 2716 ; free virtual = 7257
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1744 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.578 ; gain = 0.000 ; free physical = 5421 ; free virtual = 9957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LDC => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 88 instances

INFO: [Common 17-83] Releasing license: Synthesis
554 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 2109.578 ; gain = 723.527 ; free physical = 5495 ; free virtual = 10032
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.578 ; gain = 0.000 ; free physical = 5495 ; free virtual = 10032
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/aquila_soc_aquila_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP aquila_soc_aquila_0_1, cache-ID = a7c5cbbf2f937024
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.590 ; gain = 0.000 ; free physical = 5421 ; free virtual = 10054
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/aquila_soc_aquila_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aquila_soc_aquila_0_1_utilization_synth.rpt -pb aquila_soc_aquila_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 10:29:54 2020...
