********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:59:52
COMMAND: -cd verilog/src/unisims SIM_CONFIGE2.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l SIM_CONFIGE2.v.log

[ERR:UH0701] SIM_CONFIGE2.v:1068: Unsupported statement "<n<> u<17312> t<Tf_item_declaration> p<17502> c<17311> s<17500> l<1068>>        input ib_d;
".

[ERR:UH0701] SIM_CONFIGE2.v:2156: Unsupported statement "<n<> u<35584> t<Tf_item_declaration> p<35855> c<35583> s<35590> l<2156>>     output stup_bflag;
".

[ERR:UH0701] SIM_CONFIGE2.v:2157: Unsupported statement "<n<> u<35590> t<Tf_item_declaration> p<35855> c<35589> s<35606> l<2157>>     output stup_eflag;
".

[ERR:UH0701] SIM_CONFIGE2.v:2158: Unsupported statement "<n<> u<35606> t<Tf_item_declaration> p<35855> c<35605> s<35622> l<2158>>     output [2:0] cst_o;
".

[ERR:UH0701] SIM_CONFIGE2.v:2159: Unsupported statement "<n<> u<35622> t<Tf_item_declaration> p<35855> c<35621> s<35638> l<2159>>     input [2:0] cst_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2160: Unsupported statement "<n<> u<35638> t<Tf_item_declaration> p<35855> c<35637> s<35654> l<2160>>     input [2:0] nst_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2161: Unsupported statement "<n<> u<35654> t<Tf_item_declaration> p<35855> c<35653> s<35853> l<2161>>     input [2:0] lock_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2196: Unsupported statement "<n<> u<36106> t<Tf_item_declaration> p<36415> c<36105> s<36122> l<2196>>     output [2:0] nx_st;
".

[ERR:UH0701] SIM_CONFIGE2.v:2197: Unsupported statement "<n<> u<36122> t<Tf_item_declaration> p<36415> c<36121> s<36138> l<2197>>     input [2:0] cur_st;
".

[ERR:UH0701] SIM_CONFIGE2.v:2198: Unsupported statement "<n<> u<36138> t<Tf_item_declaration> p<36415> c<36137> s<36154> l<2198>>     input [1:0] stup_pulse;
".

[ERR:UH0701] SIM_CONFIGE2.v:2199: Unsupported statement "<n<> u<36154> t<Tf_item_declaration> p<36415> c<36153> s<36413> l<2199>>     input [2:0] done_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE2.v:2437: Unsupported statement "<n<> u<46435> t<Tf_item_declaration> p<46685> c<46434> s<46443> l<2437>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2438: Unsupported statement "<n<> u<46443> t<Tf_item_declaration> p<46685> c<46442> s<46683> l<2438>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE2.v:2453: Unsupported statement "<n<> u<46708> t<Tf_item_declaration> p<47014> c<46707> s<46716> l<2453>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2454: Unsupported statement "<n<> u<46716> t<Tf_item_declaration> p<47014> c<46715> s<47012> l<2454>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE2.v:2473: Unsupported statement "<n<> u<47037> t<Tf_item_declaration> p<47308> c<47036> s<47045> l<2473>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE2.v:2474: Unsupported statement "<n<> u<47045> t<Tf_item_declaration> p<47308> c<47044> s<47306> l<2474>>   input integer rd_dcnt;
".

[NTE:CP0309] SIM_CONFIGE2.v:55: Implicit port type (wire) for "CSOB",
there are 3 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

