-- VHDL Entity Poetic_test.AD.symbol
--
-- Created:
--          by - jean.nanchen.UNKNOWN (WEA30407)
--          at - 17:01:48 09.08.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY AD IS
    GENERIC( 
        adcBitNb : positive := 12
    );
    PORT( 
        CS_n       : IN     std_ulogic;
        DataToSend : IN     std_ulogic_vector (adcBitNb-1 DOWNTO 0);
        SCLK       : IN     std_ulogic;
        clock      : IN     std_logic;
        reset      : IN     std_logic;
        SDO        : OUT    std_ulogic
    );

-- Declarations

END AD ;

