{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# assignable types\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The only real limitation of user defined types compared to CoHDL builtins is, that they cannot be type qualified. So while it is possible to implement a class for fixed point arithmetic, you are not allowed to create a Signal of such a type. \n",
    "\n",
    "Instead, classes can provide overloads for the three assignment operators and mimic the behavior of Signals and Variables."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    x_in : in std_logic_vector(31 downto 0);\n",
      "    y_in : in std_logic_vector(31 downto 0);\n",
      "    x_out : out std_logic_vector(31 downto 0);\n",
      "    y_out : out std_logic_vector(31 downto 0)\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_x_out : std_logic_vector(31 downto 0);\n",
      "  signal buffer_y_out : std_logic_vector(31 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  x_out <= buffer_x_out;\n",
      "  y_out <= buffer_y_out;\n",
      "  \n",
      "\n",
      "  logic: process(x_in, y_in)\n",
      "  begin\n",
      "    buffer_x_out <= x_in;\n",
      "    buffer_y_out <= y_in;\n",
      "  end process;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Port, BitVector\n",
    "from cohdl import Entity\n",
    "\n",
    "from cohdl import std\n",
    "\n",
    "class Coord:\n",
    "    def __init__(self, x, y):\n",
    "        self.x = x\n",
    "        self.y = y\n",
    "    \n",
    "    # all assignment operators must return\n",
    "    # the self object because otherwise the\n",
    "    # result name would be overridden\n",
    "    # which is not allowed in CoHDL\n",
    "\n",
    "    def __ilshift__(self, other):\n",
    "        self.x <<= other.x\n",
    "        self.y <<= other.y\n",
    "        return self\n",
    "    \n",
    "    def __ixor__(self, other):\n",
    "        self.x ^= other.x\n",
    "        self.y ^= other.y\n",
    "        return self\n",
    "    \n",
    "    def __imatmul__(self, other):\n",
    "        self.x @= other.x\n",
    "        self.y @= other.y\n",
    "        return self\n",
    "\n",
    "class MyEntity(Entity):\n",
    "    x_in = Port.input(BitVector[32])\n",
    "    y_in = Port.input(BitVector[32])\n",
    "\n",
    "    x_out = Port.output(BitVector[32])\n",
    "    y_out = Port.output(BitVector[32])\n",
    "\n",
    "    def architecture(self):\n",
    "        coord_in = Coord(self.x_in, self.y_in)\n",
    "        coord_out = Coord(self.x_out, self.y_out)\n",
    "\n",
    "        @std.sequential\n",
    "        def logic():\n",
    "            nonlocal coord_out\n",
    "\n",
    "            # coord is not a signal\n",
    "            # but can be assigned like one\n",
    "            coord_out <<= coord_in\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To avoid the code duplication seen in the last example, Signals and Variables have an `_assign_` method as an alternative to the assignment operators and properties. It takes two arguments, the value to assign and an instance of the enumeration `cohdl.AssignMode`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Signal, Variable, Bit\n",
    "from cohdl import AssignMode\n",
    "\n",
    "sig = Signal[Bit](False)\n",
    "var = Variable[Bit]()\n",
    "\n",
    "# each of the three assignment operators\n",
    "# can be written in three equivalent ways\n",
    "\n",
    "sig <<= True\n",
    "sig.next = True\n",
    "sig._assign_(True, AssignMode.NEXT)\n",
    "\n",
    "sig ^= True\n",
    "sig.push = True\n",
    "sig._assign_(True, AssignMode.PUSH)\n",
    "\n",
    "var @= True\n",
    "var.value = True\n",
    "var._assign_(True, AssignMode.VALUE)\n",
    "\n",
    "# compilation error because\n",
    "# AssignMode must match type qualifier\n",
    "# sig._assign_(True, AssignMode.VALUE)\n",
    "# var._assign_(True, AssignMode.NEXT)\n",
    "# var._assign_(True, AssignMode.PUSH)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Using the `_assign_` method we can describe the required member assignments in a single method and reuse it. The class `Assignable` automates this by forwarding all assignments to an abstract method.\n",
    "\n",
    "The CoHDL standard library already contains an implementation of this class `std.Assignable` that also defines the .next/.push/.value properties)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    x_in : in std_logic_vector(31 downto 0);\n",
      "    y_in : in std_logic_vector(31 downto 0);\n",
      "    x_out : out std_logic_vector(31 downto 0);\n",
      "    y_out : out std_logic_vector(31 downto 0)\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_x_out : std_logic_vector(31 downto 0);\n",
      "  signal buffer_y_out : std_logic_vector(31 downto 0) := \"00000000000000000000000000000000\";\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  x_out <= buffer_x_out;\n",
      "  y_out <= buffer_y_out;\n",
      "  \n",
      "\n",
      "  logic: process(x_in, y_in)\n",
      "    variable var : std_logic_vector(31 downto 0);\n",
      "    variable var_1 : std_logic_vector(31 downto 0);\n",
      "  begin\n",
      "    var := x_in;\n",
      "    var_1 := y_in;\n",
      "    buffer_x_out <= var;\n",
      "    buffer_y_out <= var_1;\n",
      "  end process;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Port, BitVector\n",
    "from cohdl import Entity\n",
    "\n",
    "from cohdl import std\n",
    "from cohdl import AssignMode\n",
    "import cohdl\n",
    "\n",
    "class Assignable:\n",
    "\n",
    "    # there is nothing special about the name _assign_\n",
    "    # it is only used for consistency with the\n",
    "    # _assign_ method of type qualified objects\n",
    "    def _assign_(self, other, mode: AssignMode):\n",
    "        raise AssertionError(\"_assign_ must be overridden by child class\")\n",
    "\n",
    "    def __ilshift__(self, other):\n",
    "        self._assign_(other, AssignMode.NEXT)\n",
    "        return self\n",
    "    \n",
    "    def __ixor__(self, other):\n",
    "        self._assign_(other, AssignMode.PUSH)\n",
    "        return self\n",
    "    \n",
    "    def __imatmul__(self, other):\n",
    "        self._assign_(other, AssignMode.VALUE)\n",
    "        return self\n",
    "\n",
    "class Complex(Assignable):\n",
    "    def __init__(self, r, i):\n",
    "        self.r = r\n",
    "        self.i = i\n",
    "    \n",
    "    def _assign_(self, other, mode: AssignMode):\n",
    "        # isinstance is a cohdl intrinsic\n",
    "        if isinstance(other, Complex):\n",
    "            self.r._assign_(other.r)\n",
    "            self.i._assign_(other.i)\n",
    "        else:\n",
    "            self.r._assign_(other)\n",
    "            self.i._assign_(0)\n",
    "\n",
    "class MyEntity(Entity):\n",
    "    x_in = Port.input(BitVector[32])\n",
    "    y_in = Port.input(BitVector[32])\n",
    "\n",
    "    x_out = Port.output(BitVector[32])\n",
    "    y_out = Port.output(BitVector[32], default=cohdl.Null)\n",
    "\n",
    "    def architecture(self):\n",
    "        coord_in = Coord(self.x_in, self.y_in)\n",
    "        coord_out = Coord(self.x_out, self.y_out)\n",
    "        coord_variable = Coord(Variable[BitVector[32]](), Variable[BitVector[32]]())\n",
    "\n",
    "        @std.sequential\n",
    "        def logic():\n",
    "            nonlocal coord_out, coord_variable\n",
    "            \n",
    "            # assign input to variable\n",
    "            # and variable to output\n",
    "            coord_variable @= coord_in\n",
    "            coord_out <<= coord_variable\n",
    "\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "print(vhdl)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "As the following `Complex` class demonstrates assignments of different types are also possible. For CoHDL `_assign_` is a normal method with no further restrictions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Complex(Assignable):\n",
    "    def __init__(self, r, i):\n",
    "        self.r = r\n",
    "        self.i = i\n",
    "    \n",
    "    def _assign_(self, other, mode: AssignMode):\n",
    "        # isinstance is a cohdl intrinsic\n",
    "        if isinstance(other, Complex):\n",
    "            self.r._assign_(other.r)\n",
    "            self.i._assign_(other.i)\n",
    "        else:\n",
    "            self.r._assign_(other)\n",
    "            self.i._assign_(0)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1 (main, Dec  7 2022, 00:00:00) [GCC 12.2.1 20221121 (Red Hat 12.2.1-4)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
