{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529976880735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529976880737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 25 22:34:40 2018 " "Processing started: Mon Jun 25 22:34:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529976880737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529976880737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529976880737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529976880971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/Mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/Selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SumSub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SumSub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SumSub " "Found entity 1: SumSub" {  } { { "SumSub.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/SumSub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SumSub6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SumSub6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SumSub6bit " "Found entity 1: SumSub6bit" {  } { { "SumSub6bit.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/SumSub6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_full.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_full " "Found entity 1: ula_full" {  } { { "ula_full.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/ula_full.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881065 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "5to8bit.bdf " "Can't analyze file -- file 5to8bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1529976881066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6to8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6to8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6to8bit " "Found entity 1: 6to8bit" {  } { { "6to8bit.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/6to8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881066 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1529976881067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_summult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_summult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_summult " "Found entity 1: mux_summult" {  } { { "mux_summult.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/mux_summult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderoutputA.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderoutputA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderoutputA " "Found entity 1: decoderoutputA" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/calc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statesrom.v 1 1 " "Found 1 design units, including 1 entities, in source file statesrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 statesrom " "Found entity 1: statesrom" {  } { { "statesrom.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/statesrom.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decFromKey.v 1 1 " "Found 1 design units, including 1 entities, in source file decFromKey.v" { { "Info" "ISGN_ENTITY_NAME" "1 decFromKey " "Found entity 1: decFromKey" {  } { { "decFromKey.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decFromKey.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decfromkey.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_decfromkey.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_decfromkey " "Found entity 1: test_decfromkey" {  } { { "test_decfromkey.bdf" "" { Schematic "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/test_decfromkey.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529976881074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529976881074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoderoutputA " "Elaborating entity \"decoderoutputA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529976881142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decoderoutputA.v(12) " "Verilog HDL assignment warning at decoderoutputA.v(12): truncated value with size 7 to match size of target (4)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529976882890 "|decoderoutputA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decoderoutputA.v(16) " "Verilog HDL assignment warning at decoderoutputA.v(16): truncated value with size 7 to match size of target (4)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529976882891 "|decoderoutputA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decoderoutputA.v(17) " "Verilog HDL assignment warning at decoderoutputA.v(17): truncated value with size 7 to match size of target (4)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529976882891 "|decoderoutputA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutB decoderoutputA.v(10) " "Verilog HDL Always Construct warning at decoderoutputA.v(10): inferring latch(es) for variable \"OutB\", which holds its previous value in one or more paths through the always construct" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529976882892 "|decoderoutputA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutB\[0\] decoderoutputA.v(10) " "Inferred latch for \"OutB\[0\]\" at decoderoutputA.v(10)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529976882893 "|decoderoutputA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutB\[1\] decoderoutputA.v(10) " "Inferred latch for \"OutB\[1\]\" at decoderoutputA.v(10)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529976882894 "|decoderoutputA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutB\[2\] decoderoutputA.v(10) " "Inferred latch for \"OutB\[2\]\" at decoderoutputA.v(10)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529976882894 "|decoderoutputA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutB\[3\] decoderoutputA.v(10) " "Inferred latch for \"OutB\[3\]\" at decoderoutputA.v(10)" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529976882894 "|decoderoutputA"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OutB\[0\] VCC " "Pin \"OutB\[0\]\" is stuck at VCC" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529976883241 "|decoderoutputA|OutB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutB\[1\] VCC " "Pin \"OutB\[1\]\" is stuck at VCC" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529976883241 "|decoderoutputA|OutB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutB\[2\] VCC " "Pin \"OutB\[2\]\" is stuck at VCC" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529976883241 "|decoderoutputA|OutB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutB\[3\] VCC " "Pin \"OutB\[3\]\" is stuck at VCC" {  } { { "decoderoutputA.v" "" { Text "/home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/decoderoutputA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529976883241 "|decoderoutputA|OutB[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529976883241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529976883404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529976883404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529976883461 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529976883461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529976883461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529976883461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529976883470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 25 22:34:43 2018 " "Processing ended: Mon Jun 25 22:34:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529976883470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529976883470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529976883470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529976883470 ""}
