// Seed: 103175529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd3,
    parameter id_4 = 32'd33
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input logic [7:0] id_7;
  output logic [7:0] id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [-1 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_3,
      id_1,
      id_8,
      id_8,
      id_8
  );
  always @(posedge id_4);
endmodule
