Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Tue Sep 27 14:10:30 2022
| Host              : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -file ./report/simd_array_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (133)
6. checking no_output_delay (280)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (133)
--------------------------------
 There are 133 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (280)
---------------------------------
 There are 280 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.059        0.000                      0                13680        0.061        0.000                      0                13680        0.958        0.000                       0                  6538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.059        0.000                      0                13680        0.061        0.000                      0                13680        0.958        0.000                       0                  6538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.412ns (25.323%)  route 1.215ns (74.677%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.172     0.250    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.400 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/m_axi_gmem0_WVALID_INST_0_i_1/O
                         net (fo=6, unplaced)         0.207     0.607    bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/throttl_cnt_reg[3]_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.645 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/wreq_throttle/bus_equal_gen.WLAST_Dummy_i_3/O
                         net (fo=7, unplaced)         0.210     0.855    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mOutPtr_reg[0]_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     0.893 f  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43/O
                         net (fo=9, unplaced)         0.216     1.109    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_43_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.147 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, unplaced)         0.191     1.338    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.408 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, unplaced)         0.219     1.627    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/rnext[6]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     3.000    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.279     2.686    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln23_4_reg_981_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_addr_3_reg_1037_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln23_4_reg_981_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/add_ln23_4_reg_981_reg[18]/Q
                         net (fo=1, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/add_ln23_4_reg_981[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/gmem0_addr_7_reg_1001_reg[22]_i_1/O[1]
                         net (fo=4, unplaced)         0.006     0.108    bd_0_i/hls_inst/inst/gmem0_addr_7_reg_1001_reg[22]_i_1_n_14
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_addr_3_reg_1037_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6564, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_addr_3_reg_1037_reg[16]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.047     0.047    bd_0_i/hls_inst/inst/gmem0_addr_3_reg_1037_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.000       1.431                bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK



