git clone --depth 1 --no-tags https://github.com/sondre99v/FpgaCpu2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93973214
git clone --depth 1 --no-tags https://github.com/tinnnysu/ethmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91408874
git clone --depth 1 --no-tags https://github.com/yh009/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91383093
git clone --depth 1 --no-tags https://github.com/jtdevs/Lab-digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92371257
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91722525
git clone --depth 1 --no-tags https://github.com/jardelufc/ARM7XilinxBasys3DesignKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93794439
git clone --depth 1 --no-tags https://github.com/ahmedm23/EE-371-Source-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88205943
git clone --depth 1 --no-tags https://github.com/glennchid/font5-atf-legacy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88445835
git clone --depth 1 --no-tags https://github.com/Awallky/Caching-In.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88635426
git clone --depth 1 --no-tags https://github.com/kenfzhang/ece385_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88443812
git clone --depth 1 --no-tags https://github.com/ipburbank/ECE5760-Julia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88527663
git clone --depth 1 --no-tags https://github.com/drzzm32/PWMCtrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88256231
git clone --depth 1 --no-tags https://github.com/lyysky/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88142630
git clone --depth 1 --no-tags https://github.com/saotomekenji0227/nagoya-university.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88005171
git clone --depth 1 --no-tags https://github.com/Seifalla/Random-Number-Generator-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87645285
git clone --depth 1 --no-tags https://github.com/sudeeshvs92/DESS_8BIT_INPUT_64BIT_PROCEES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87713544
git clone --depth 1 --no-tags https://github.com/hiro3877/learn-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92490044
git clone --depth 1 --no-tags https://github.com/Dcabreral91/cgo2017FPGANN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90886437
git clone --depth 1 --no-tags https://github.com/elkurin/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92797800
git clone --depth 1 --no-tags https://github.com/autumn192837465/computer-architecture_Lab4-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92410544
git clone --depth 1 --no-tags https://github.com/HectorCabrera/hexa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92618161
git clone --depth 1 --no-tags https://github.com/TeamHomieStreet/Image-Watermarking-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91616884
git clone --depth 1 --no-tags https://github.com/JackBurdick/verilog_design_container.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93120196
git clone --depth 1 --no-tags https://github.com/beckdac/synthX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93128889
git clone --depth 1 --no-tags https://github.com/WongKe/CA-Final-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89291882
git clone --depth 1 --no-tags https://github.com/Audreugzg/FPGA-bounce-ball-game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89755601
git clone --depth 1 --no-tags https://github.com/ym31433/MAC-with-TD_AMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89723140
git clone --depth 1 --no-tags https://github.com/darekb74/WSIZ_SW_Projekt1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89709715
git clone --depth 1 --no-tags https://github.com/aarroyo23r/Proyecto-3-Grupo-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91777029
git clone --depth 1 --no-tags https://github.com/calmelated/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91778934
git clone --depth 1 --no-tags https://github.com/adoan91/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91878280
git clone --depth 1 --no-tags https://github.com/raullalves/Verilog-VGA-GPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93627707
git clone --depth 1 --no-tags https://github.com/feng1368003611/verilog_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93468717
git clone --depth 1 --no-tags https://github.com/wbgreen1/430Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93098942
git clone --depth 1 --no-tags https://github.com/ZhongziL/canny-using-verilog-for-size-200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93011915
git clone --depth 1 --no-tags https://github.com/misodengaku/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92076706
git clone --depth 1 --no-tags https://github.com/beckdac/audioX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92697978
git clone --depth 1 --no-tags https://github.com/HendersonChalegre/Exemplo-Lapi-Dopa-Lamba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92696131
git clone --depth 1 --no-tags https://github.com/jaskirat1208/cs220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87272215
git clone --depth 1 --no-tags https://github.com/zz63/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87395450
git clone --depth 1 --no-tags https://github.com/ydengxue/SimpleFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88428714
git clone --depth 1 --no-tags https://github.com/ydengxue/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88423628
git clone --depth 1 --no-tags https://github.com/AsserHamad/MIPS-Datapath-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88173027
git clone --depth 1 --no-tags https://github.com/thomasstep/MIPSSingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89298570
git clone --depth 1 --no-tags https://github.com/gustavof1760/Proyecto-2-Grupo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89286241
git clone --depth 1 --no-tags https://github.com/pbl96/Cyfra_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89281932
git clone --depth 1 --no-tags https://github.com/KazuakiMiyanaga/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88805716
git clone --depth 1 --no-tags https://github.com/condrint/-Craps-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87651695
git clone --depth 1 --no-tags https://github.com/neohere97/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87728408
git clone --depth 1 --no-tags https://github.com/VanessaKang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87685599
git clone --depth 1 --no-tags https://github.com/mykuryshev/ece350_finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87676724
git clone --depth 1 --no-tags https://github.com/Eddie0214/Image-Display-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88390651
git clone --depth 1 --no-tags https://github.com/kangjian888/Operating_system_on_ONetSwitch20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88347828
git clone --depth 1 --no-tags https://github.com/Schavarria1601/Proyecto-2-Grupo-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88170939
git clone --depth 1 --no-tags https://github.com/yangyf0419/PiplineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91151072
git clone --depth 1 --no-tags https://github.com/retroshade/CMPEN-271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89663316
git clone --depth 1 --no-tags https://github.com/DeforaOS/libFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89826807
git clone --depth 1 --no-tags https://github.com/DaveChamberlain/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91180504
git clone --depth 1 --no-tags https://github.com/hujy23/cannnnny_edge_dector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90721279
git clone --depth 1 --no-tags https://github.com/alinalarisa/Proiect-ceas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90795620
git clone --depth 1 --no-tags https://github.com/PoldenDev/polden-vert-motorControl-cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90086669
git clone --depth 1 --no-tags https://github.com/saranagui/Supercalifragilisticexpialidocious.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90184255
git clone --depth 1 --no-tags https://github.com/bigbrett/wssha256vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90048540
git clone --depth 1 --no-tags https://github.com/yousseffarahat/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89971538
git clone --depth 1 --no-tags https://github.com/gubertos/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89589180
git clone --depth 1 --no-tags https://github.com/walsvid/PipeLineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91582337
git clone --depth 1 --no-tags https://github.com/floatingkernal/CSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91629186
git clone --depth 1 --no-tags https://github.com/divayprakash/assign9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91725935
git clone --depth 1 --no-tags https://github.com/scwirq/scp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94126892
git clone --depth 1 --no-tags https://github.com/hanifedev/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92438222
git clone --depth 1 --no-tags https://github.com/SI-RISCV/e200_opensource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98553575
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ao486_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99241202
git clone --depth 1 --no-tags https://github.com/tinyfpga/TinyFPGA-B-Series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96628676
git clone --depth 1 --no-tags https://github.com/MIPSfpga/schoolMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94477976
git clone --depth 1 --no-tags https://github.com/ZipCPU/dspfilters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100756558
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-NFC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97828325
git clone --depth 1 --no-tags https://github.com/jiaowushuang/fpga_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99057194
git clone --depth 1 --no-tags https://github.com/hpb-project/TOE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100013147
git clone --depth 1 --no-tags https://github.com/fpgasystems/caribou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95016209
git clone --depth 1 --no-tags https://github.com/myriadrf/LimeSDR-Mini_GW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95960868
git clone --depth 1 --no-tags https://github.com/nhasbun/de10nano_vgaHdmi_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94720720
git clone --depth 1 --no-tags https://github.com/suyashmahar/RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95978520
git clone --depth 1 --no-tags https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99210736
git clone --depth 1 --no-tags https://github.com/Grootzz/Verilog-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99342350
git clone --depth 1 --no-tags https://github.com/lightcode/8bit-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100416347
git clone --depth 1 --no-tags https://github.com/ZipCPU/dbgbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94382126
git clone --depth 1 --no-tags https://github.com/toothlessco/arty-glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100568653
git clone --depth 1 --no-tags https://github.com/MatrixAINetwork/SIMD-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100379399
git clone --depth 1 --no-tags https://github.com/ucdrstdenis/cdsAsync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99598603
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/MemTest_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94630127
git clone --depth 1 --no-tags https://github.com/riscveval/Rocket-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98489094
git clone --depth 1 --no-tags https://github.com/sancus-tee/sancus-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95577250
git clone --depth 1 --no-tags https://github.com/qiaoxu123/Electronic-competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99112520
git clone --depth 1 --no-tags https://github.com/mattzgto/bladerf-dvbs2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97751498
