INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/BCD_to7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sources_1/new/time_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.srcs/sim_1/new/TimeMultiTop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeMultiTop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/angry/Desktop/hmwk/year 3 semester 2/CECS 361/projects/project_final/project_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
