
BMP280_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009558  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08009728  08009728  00019728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b0c  08009b0c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009b0c  08009b0c  00019b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b14  08009b14  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b14  08009b14  00019b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b18  08009b18  00019b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009b1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  200001d4  08009cf0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000590  08009cf0  00020590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012ffa  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002712  00000000  00000000  00033241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  00035958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d8b  00000000  00000000  00036aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000278b6  00000000  00000000  0003782b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015dc1  00000000  00000000  0005f0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3d71  00000000  00000000  00074ea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ae4  00000000  00000000  00168c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0016e6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009710 	.word	0x08009710

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009710 	.word	0x08009710

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9bb 	b.w	8001020 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b970 	b.w	8001020 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9e08      	ldr	r6, [sp, #32]
 8000d5e:	460d      	mov	r5, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	460f      	mov	r7, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4694      	mov	ip, r2
 8000d6c:	d965      	bls.n	8000e3a <__udivmoddi4+0xe2>
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	b143      	cbz	r3, 8000d86 <__udivmoddi4+0x2e>
 8000d74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d78:	f1c3 0220 	rsb	r2, r3, #32
 8000d7c:	409f      	lsls	r7, r3
 8000d7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d82:	4317      	orrs	r7, r2
 8000d84:	409c      	lsls	r4, r3
 8000d86:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d8a:	fa1f f58c 	uxth.w	r5, ip
 8000d8e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d92:	0c22      	lsrs	r2, r4, #16
 8000d94:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d98:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d9c:	fb01 f005 	mul.w	r0, r1, r5
 8000da0:	4290      	cmp	r0, r2
 8000da2:	d90a      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da4:	eb1c 0202 	adds.w	r2, ip, r2
 8000da8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dac:	f080 811c 	bcs.w	8000fe8 <__udivmoddi4+0x290>
 8000db0:	4290      	cmp	r0, r2
 8000db2:	f240 8119 	bls.w	8000fe8 <__udivmoddi4+0x290>
 8000db6:	3902      	subs	r1, #2
 8000db8:	4462      	add	r2, ip
 8000dba:	1a12      	subs	r2, r2, r0
 8000dbc:	b2a4      	uxth	r4, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dca:	fb00 f505 	mul.w	r5, r0, r5
 8000dce:	42a5      	cmp	r5, r4
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x90>
 8000dd2:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	f080 8107 	bcs.w	8000fec <__udivmoddi4+0x294>
 8000dde:	42a5      	cmp	r5, r4
 8000de0:	f240 8104 	bls.w	8000fec <__udivmoddi4+0x294>
 8000de4:	4464      	add	r4, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dec:	1b64      	subs	r4, r4, r5
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11e      	cbz	r6, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40dc      	lsrs	r4, r3
 8000df4:	2300      	movs	r3, #0
 8000df6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0xbc>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	f000 80ed 	beq.w	8000fe2 <__udivmoddi4+0x28a>
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e14:	fab3 f183 	clz	r1, r3
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	d149      	bne.n	8000eb0 <__udivmoddi4+0x158>
 8000e1c:	42ab      	cmp	r3, r5
 8000e1e:	d302      	bcc.n	8000e26 <__udivmoddi4+0xce>
 8000e20:	4282      	cmp	r2, r0
 8000e22:	f200 80f8 	bhi.w	8001016 <__udivmoddi4+0x2be>
 8000e26:	1a84      	subs	r4, r0, r2
 8000e28:	eb65 0203 	sbc.w	r2, r5, r3
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	2e00      	cmp	r6, #0
 8000e32:	d0e2      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	e9c6 4700 	strd	r4, r7, [r6]
 8000e38:	e7df      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e3a:	b902      	cbnz	r2, 8000e3e <__udivmoddi4+0xe6>
 8000e3c:	deff      	udf	#255	; 0xff
 8000e3e:	fab2 f382 	clz	r3, r2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x210>
 8000e48:	1a8a      	subs	r2, r1, r2
 8000e4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4e:	fa1f fe8c 	uxth.w	lr, ip
 8000e52:	2101      	movs	r1, #1
 8000e54:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e58:	fb07 2015 	mls	r0, r7, r5, r2
 8000e5c:	0c22      	lsrs	r2, r4, #16
 8000e5e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e62:	fb0e f005 	mul.w	r0, lr, r5
 8000e66:	4290      	cmp	r0, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e6a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x122>
 8000e74:	4290      	cmp	r0, r2
 8000e76:	f200 80cb 	bhi.w	8001010 <__udivmoddi4+0x2b8>
 8000e7a:	4645      	mov	r5, r8
 8000e7c:	1a12      	subs	r2, r2, r0
 8000e7e:	b2a4      	uxth	r4, r4
 8000e80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e84:	fb07 2210 	mls	r2, r7, r0, r2
 8000e88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e90:	45a6      	cmp	lr, r4
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x14e>
 8000e94:	eb1c 0404 	adds.w	r4, ip, r4
 8000e98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x14c>
 8000e9e:	45a6      	cmp	lr, r4
 8000ea0:	f200 80bb 	bhi.w	800101a <__udivmoddi4+0x2c2>
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	eba4 040e 	sub.w	r4, r4, lr
 8000eaa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eae:	e79f      	b.n	8000df0 <__udivmoddi4+0x98>
 8000eb0:	f1c1 0720 	rsb	r7, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ebe:	fa05 f401 	lsl.w	r4, r5, r1
 8000ec2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec6:	40fd      	lsrs	r5, r7
 8000ec8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ed2:	fa1f fe8c 	uxth.w	lr, ip
 8000ed6:	fb09 5518 	mls	r5, r9, r8, r5
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ee0:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee4:	42a5      	cmp	r5, r4
 8000ee6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eea:	fa00 f001 	lsl.w	r0, r0, r1
 8000eee:	d90b      	bls.n	8000f08 <__udivmoddi4+0x1b0>
 8000ef0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ef8:	f080 8088 	bcs.w	800100c <__udivmoddi4+0x2b4>
 8000efc:	42a5      	cmp	r5, r4
 8000efe:	f240 8085 	bls.w	800100c <__udivmoddi4+0x2b4>
 8000f02:	f1a8 0802 	sub.w	r8, r8, #2
 8000f06:	4464      	add	r4, ip
 8000f08:	1b64      	subs	r4, r4, r5
 8000f0a:	b29d      	uxth	r5, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f18:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f1c:	45a6      	cmp	lr, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1da>
 8000f20:	eb1c 0404 	adds.w	r4, ip, r4
 8000f24:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f28:	d26c      	bcs.n	8001004 <__udivmoddi4+0x2ac>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	d96a      	bls.n	8001004 <__udivmoddi4+0x2ac>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	4464      	add	r4, ip
 8000f32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f36:	fba3 9502 	umull	r9, r5, r3, r2
 8000f3a:	eba4 040e 	sub.w	r4, r4, lr
 8000f3e:	42ac      	cmp	r4, r5
 8000f40:	46c8      	mov	r8, r9
 8000f42:	46ae      	mov	lr, r5
 8000f44:	d356      	bcc.n	8000ff4 <__udivmoddi4+0x29c>
 8000f46:	d053      	beq.n	8000ff0 <__udivmoddi4+0x298>
 8000f48:	b156      	cbz	r6, 8000f60 <__udivmoddi4+0x208>
 8000f4a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f52:	fa04 f707 	lsl.w	r7, r4, r7
 8000f56:	40ca      	lsrs	r2, r1
 8000f58:	40cc      	lsrs	r4, r1
 8000f5a:	4317      	orrs	r7, r2
 8000f5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f60:	4618      	mov	r0, r3
 8000f62:	2100      	movs	r1, #0
 8000f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f68:	f1c3 0120 	rsb	r1, r3, #32
 8000f6c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f70:	fa20 f201 	lsr.w	r2, r0, r1
 8000f74:	fa25 f101 	lsr.w	r1, r5, r1
 8000f78:	409d      	lsls	r5, r3
 8000f7a:	432a      	orrs	r2, r5
 8000f7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f80:	fa1f fe8c 	uxth.w	lr, ip
 8000f84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f88:	fb07 1510 	mls	r5, r7, r0, r1
 8000f8c:	0c11      	lsrs	r1, r2, #16
 8000f8e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f92:	fb00 f50e 	mul.w	r5, r0, lr
 8000f96:	428d      	cmp	r5, r1
 8000f98:	fa04 f403 	lsl.w	r4, r4, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x258>
 8000f9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fa6:	d22f      	bcs.n	8001008 <__udivmoddi4+0x2b0>
 8000fa8:	428d      	cmp	r5, r1
 8000faa:	d92d      	bls.n	8001008 <__udivmoddi4+0x2b0>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4461      	add	r1, ip
 8000fb0:	1b49      	subs	r1, r1, r5
 8000fb2:	b292      	uxth	r2, r2
 8000fb4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb8:	fb07 1115 	mls	r1, r7, r5, r1
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc4:	4291      	cmp	r1, r2
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x282>
 8000fc8:	eb1c 0202 	adds.w	r2, ip, r2
 8000fcc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fd0:	d216      	bcs.n	8001000 <__udivmoddi4+0x2a8>
 8000fd2:	4291      	cmp	r1, r2
 8000fd4:	d914      	bls.n	8001000 <__udivmoddi4+0x2a8>
 8000fd6:	3d02      	subs	r5, #2
 8000fd8:	4462      	add	r2, ip
 8000fda:	1a52      	subs	r2, r2, r1
 8000fdc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fe0:	e738      	b.n	8000e54 <__udivmoddi4+0xfc>
 8000fe2:	4631      	mov	r1, r6
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e708      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000fe8:	4639      	mov	r1, r7
 8000fea:	e6e6      	b.n	8000dba <__udivmoddi4+0x62>
 8000fec:	4610      	mov	r0, r2
 8000fee:	e6fb      	b.n	8000de8 <__udivmoddi4+0x90>
 8000ff0:	4548      	cmp	r0, r9
 8000ff2:	d2a9      	bcs.n	8000f48 <__udivmoddi4+0x1f0>
 8000ff4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	e7a3      	b.n	8000f48 <__udivmoddi4+0x1f0>
 8001000:	4645      	mov	r5, r8
 8001002:	e7ea      	b.n	8000fda <__udivmoddi4+0x282>
 8001004:	462b      	mov	r3, r5
 8001006:	e794      	b.n	8000f32 <__udivmoddi4+0x1da>
 8001008:	4640      	mov	r0, r8
 800100a:	e7d1      	b.n	8000fb0 <__udivmoddi4+0x258>
 800100c:	46d0      	mov	r8, sl
 800100e:	e77b      	b.n	8000f08 <__udivmoddi4+0x1b0>
 8001010:	3d02      	subs	r5, #2
 8001012:	4462      	add	r2, ip
 8001014:	e732      	b.n	8000e7c <__udivmoddi4+0x124>
 8001016:	4608      	mov	r0, r1
 8001018:	e70a      	b.n	8000e30 <__udivmoddi4+0xd8>
 800101a:	4464      	add	r4, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e742      	b.n	8000ea6 <__udivmoddi4+0x14e>

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af04      	add	r7, sp, #16
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8001032:	4b0a      	ldr	r3, [pc, #40]	; (800105c <BMP280_Read8+0x38>)
 8001034:	6818      	ldr	r0, [r3, #0]
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	b29a      	uxth	r2, r3
 800103a:	230a      	movs	r3, #10
 800103c:	9302      	str	r3, [sp, #8]
 800103e:	2301      	movs	r3, #1
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	f107 030f 	add.w	r3, r7, #15
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	21ec      	movs	r1, #236	; 0xec
 800104c:	f002 fba4 	bl	8003798 <HAL_I2C_Mem_Read>
  return tmp;
 8001050:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8001052:	4618      	mov	r0, r3
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	200001f0 	.word	0x200001f0

08001060 <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af04      	add	r7, sp, #16
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <BMP280_Read16+0x40>)
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	b29a      	uxth	r2, r3
 8001072:	230a      	movs	r3, #10
 8001074:	9302      	str	r3, [sp, #8]
 8001076:	2302      	movs	r3, #2
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	21ec      	movs	r1, #236	; 0xec
 8001084:	f002 fb88 	bl	8003798 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001088:	7b3b      	ldrb	r3, [r7, #12]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	7b7b      	ldrb	r3, [r7, #13]
 8001090:	b21b      	sxth	r3, r3
 8001092:	4313      	orrs	r3, r2
 8001094:	b21b      	sxth	r3, r3
 8001096:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	200001f0 	.word	0x200001f0

080010a4 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ffd5 	bl	8001060 <BMP280_Read16>
 80010b6:	4603      	mov	r3, r0
 80010b8:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010ba:	89fb      	ldrh	r3, [r7, #14]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	b29b      	uxth	r3, r3
 80010c0:	b21a      	sxth	r2, r3
 80010c2:	89fb      	ldrh	r3, [r7, #14]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	b29b      	uxth	r3, r3
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af04      	add	r7, sp, #16
 80010de:	4603      	mov	r3, r0
 80010e0:	460a      	mov	r2, r1
 80010e2:	71fb      	strb	r3, [r7, #7]
 80010e4:	4613      	mov	r3, r2
 80010e6:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 80010e8:	4b08      	ldr	r3, [pc, #32]	; (800110c <BMP280_Write8+0x34>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	230a      	movs	r3, #10
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	2301      	movs	r3, #1
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	1dbb      	adds	r3, r7, #6
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2301      	movs	r3, #1
 80010fe:	21ec      	movs	r1, #236	; 0xec
 8001100:	f002 fa36 	bl	8003570 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200001f0 	.word	0x200001f0

08001110 <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af04      	add	r7, sp, #16
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 800111a:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <BMP280_Read24+0x40>)
 800111c:	6818      	ldr	r0, [r3, #0]
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	b29a      	uxth	r2, r3
 8001122:	230a      	movs	r3, #10
 8001124:	9302      	str	r3, [sp, #8]
 8001126:	2303      	movs	r3, #3
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2301      	movs	r3, #1
 8001132:	21ec      	movs	r1, #236	; 0xec
 8001134:	f002 fb30 	bl	8003798 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001138:	7b3b      	ldrb	r3, [r7, #12]
 800113a:	041a      	lsls	r2, r3, #16
 800113c:	7b7b      	ldrb	r3, [r7, #13]
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	4313      	orrs	r3, r2
 8001142:	7bba      	ldrb	r2, [r7, #14]
 8001144:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0

08001154 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	4608      	mov	r0, r1
 800115e:	4611      	mov	r1, r2
 8001160:	461a      	mov	r2, r3
 8001162:	4603      	mov	r3, r0
 8001164:	70fb      	strb	r3, [r7, #3]
 8001166:	460b      	mov	r3, r1
 8001168:	70bb      	strb	r3, [r7, #2]
 800116a:	4613      	mov	r3, r2
 800116c:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800116e:	4a48      	ldr	r2, [pc, #288]	; (8001290 <BMP280_Init+0x13c>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001174:	787b      	ldrb	r3, [r7, #1]
 8001176:	2b03      	cmp	r3, #3
 8001178:	d901      	bls.n	800117e <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 800117a:	2303      	movs	r3, #3
 800117c:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800117e:	4a45      	ldr	r2, [pc, #276]	; (8001294 <BMP280_Init+0x140>)
 8001180:	787b      	ldrb	r3, [r7, #1]
 8001182:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001184:	787b      	ldrb	r3, [r7, #1]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d101      	bne.n	800118e <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 800118a:	2300      	movs	r3, #0
 800118c:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2b05      	cmp	r3, #5
 8001192:	d901      	bls.n	8001198 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001194:	2305      	movs	r3, #5
 8001196:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001198:	4a3f      	ldr	r2, [pc, #252]	; (8001298 <BMP280_Init+0x144>)
 800119a:	78fb      	ldrb	r3, [r7, #3]
 800119c:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800119e:	78bb      	ldrb	r3, [r7, #2]
 80011a0:	2b05      	cmp	r3, #5
 80011a2:	d901      	bls.n	80011a8 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80011a4:	2305      	movs	r3, #5
 80011a6:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80011a8:	4a3c      	ldr	r2, [pc, #240]	; (800129c <BMP280_Init+0x148>)
 80011aa:	78bb      	ldrb	r3, [r7, #2]
 80011ac:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80011ae:	bf00      	nop
 80011b0:	20d0      	movs	r0, #208	; 0xd0
 80011b2:	f7ff ff37 	bl	8001024 <BMP280_Read8>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b58      	cmp	r3, #88	; 0x58
 80011ba:	d1f9      	bne.n	80011b0 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80011bc:	2088      	movs	r0, #136	; 0x88
 80011be:	f7ff ff71 	bl	80010a4 <BMP280_Read16LE>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b36      	ldr	r3, [pc, #216]	; (80012a0 <BMP280_Init+0x14c>)
 80011c8:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80011ca:	208a      	movs	r0, #138	; 0x8a
 80011cc:	f7ff ff6a 	bl	80010a4 <BMP280_Read16LE>
 80011d0:	4603      	mov	r3, r0
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	4b33      	ldr	r3, [pc, #204]	; (80012a4 <BMP280_Init+0x150>)
 80011d6:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80011d8:	208c      	movs	r0, #140	; 0x8c
 80011da:	f7ff ff63 	bl	80010a4 <BMP280_Read16LE>
 80011de:	4603      	mov	r3, r0
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	4b31      	ldr	r3, [pc, #196]	; (80012a8 <BMP280_Init+0x154>)
 80011e4:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 80011e6:	208e      	movs	r0, #142	; 0x8e
 80011e8:	f7ff ff5c 	bl	80010a4 <BMP280_Read16LE>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461a      	mov	r2, r3
 80011f0:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <BMP280_Init+0x158>)
 80011f2:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80011f4:	2090      	movs	r0, #144	; 0x90
 80011f6:	f7ff ff55 	bl	80010a4 <BMP280_Read16LE>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b2c      	ldr	r3, [pc, #176]	; (80012b0 <BMP280_Init+0x15c>)
 8001200:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 8001202:	2092      	movs	r0, #146	; 0x92
 8001204:	f7ff ff4e 	bl	80010a4 <BMP280_Read16LE>
 8001208:	4603      	mov	r3, r0
 800120a:	b21a      	sxth	r2, r3
 800120c:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <BMP280_Init+0x160>)
 800120e:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8001210:	2094      	movs	r0, #148	; 0x94
 8001212:	f7ff ff47 	bl	80010a4 <BMP280_Read16LE>
 8001216:	4603      	mov	r3, r0
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b27      	ldr	r3, [pc, #156]	; (80012b8 <BMP280_Init+0x164>)
 800121c:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800121e:	2096      	movs	r0, #150	; 0x96
 8001220:	f7ff ff40 	bl	80010a4 <BMP280_Read16LE>
 8001224:	4603      	mov	r3, r0
 8001226:	b21a      	sxth	r2, r3
 8001228:	4b24      	ldr	r3, [pc, #144]	; (80012bc <BMP280_Init+0x168>)
 800122a:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 800122c:	2098      	movs	r0, #152	; 0x98
 800122e:	f7ff ff39 	bl	80010a4 <BMP280_Read16LE>
 8001232:	4603      	mov	r3, r0
 8001234:	b21a      	sxth	r2, r3
 8001236:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <BMP280_Init+0x16c>)
 8001238:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 800123a:	209a      	movs	r0, #154	; 0x9a
 800123c:	f7ff ff32 	bl	80010a4 <BMP280_Read16LE>
 8001240:	4603      	mov	r3, r0
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <BMP280_Init+0x170>)
 8001246:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001248:	209c      	movs	r0, #156	; 0x9c
 800124a:	f7ff ff2b 	bl	80010a4 <BMP280_Read16LE>
 800124e:	4603      	mov	r3, r0
 8001250:	b21a      	sxth	r2, r3
 8001252:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <BMP280_Init+0x174>)
 8001254:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001256:	209e      	movs	r0, #158	; 0x9e
 8001258:	f7ff ff24 	bl	80010a4 <BMP280_Read16LE>
 800125c:	4603      	mov	r3, r0
 800125e:	b21a      	sxth	r2, r3
 8001260:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <BMP280_Init+0x178>)
 8001262:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001264:	78fb      	ldrb	r3, [r7, #3]
 8001266:	015b      	lsls	r3, r3, #5
 8001268:	b25a      	sxtb	r2, r3
 800126a:	78bb      	ldrb	r3, [r7, #2]
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	b25b      	sxtb	r3, r3
 8001270:	4313      	orrs	r3, r2
 8001272:	b25a      	sxtb	r2, r3
 8001274:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001278:	4313      	orrs	r3, r2
 800127a:	b25b      	sxtb	r3, r3
 800127c:	b2db      	uxtb	r3, r3
 800127e:	4619      	mov	r1, r3
 8001280:	20f4      	movs	r0, #244	; 0xf4
 8001282:	f7ff ff29 	bl	80010d8 <BMP280_Write8>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f0 	.word	0x200001f0
 8001294:	200001f6 	.word	0x200001f6
 8001298:	200001f4 	.word	0x200001f4
 800129c:	200001f5 	.word	0x200001f5
 80012a0:	2000020c 	.word	0x2000020c
 80012a4:	200001f8 	.word	0x200001f8
 80012a8:	200001fa 	.word	0x200001fa
 80012ac:	2000020e 	.word	0x2000020e
 80012b0:	200001fc 	.word	0x200001fc
 80012b4:	200001fe 	.word	0x200001fe
 80012b8:	20000200 	.word	0x20000200
 80012bc:	20000202 	.word	0x20000202
 80012c0:	20000204 	.word	0x20000204
 80012c4:	20000206 	.word	0x20000206
 80012c8:	20000208 	.word	0x20000208
 80012cc:	2000020a 	.word	0x2000020a

080012d0 <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80012d6:	4b3d      	ldr	r3, [pc, #244]	; (80013cc <BMP280_ReadTemperature+0xfc>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d16d      	bne.n	80013ba <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80012de:	20f4      	movs	r0, #244	; 0xf4
 80012e0:	f7ff fea0 	bl	8001024 <BMP280_Read8>
 80012e4:	4603      	mov	r3, r0
 80012e6:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	f023 0303 	bic.w	r3, r3, #3
 80012ee:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80012f8:	7dfb      	ldrb	r3, [r7, #23]
 80012fa:	4619      	mov	r1, r3
 80012fc:	20f4      	movs	r0, #244	; 0xf4
 80012fe:	f7ff feeb 	bl	80010d8 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 8001302:	20f4      	movs	r0, #244	; 0xf4
 8001304:	f7ff fe8e 	bl	8001024 <BMP280_Read8>
 8001308:	4603      	mov	r3, r0
 800130a:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 800130c:	7dbb      	ldrb	r3, [r7, #22]
 800130e:	f003 0303 	and.w	r3, r3, #3
 8001312:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001314:	7dbb      	ldrb	r3, [r7, #22]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d14f      	bne.n	80013ba <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 800131a:	20f4      	movs	r0, #244	; 0xf4
 800131c:	f7ff fe82 	bl	8001024 <BMP280_Read8>
 8001320:	4603      	mov	r3, r0
 8001322:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001324:	7dbb      	ldrb	r3, [r7, #22]
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 800132c:	7dbb      	ldrb	r3, [r7, #22]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d000      	beq.n	8001334 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001332:	e7f2      	b.n	800131a <BMP280_ReadTemperature+0x4a>
				  break;
 8001334:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001336:	20fa      	movs	r0, #250	; 0xfa
 8001338:	f7ff feea 	bl	8001110 <BMP280_Read24>
 800133c:	4603      	mov	r3, r0
 800133e:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	111b      	asrs	r3, r3, #4
 8001344:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	10da      	asrs	r2, r3, #3
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <BMP280_ReadTemperature+0x100>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 8001352:	4a20      	ldr	r2, [pc, #128]	; (80013d4 <BMP280_ReadTemperature+0x104>)
 8001354:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001358:	fb02 f303 	mul.w	r3, r2, r3
 800135c:	12db      	asrs	r3, r3, #11
 800135e:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	111b      	asrs	r3, r3, #4
 8001364:	4a1a      	ldr	r2, [pc, #104]	; (80013d0 <BMP280_ReadTemperature+0x100>)
 8001366:	8812      	ldrh	r2, [r2, #0]
 8001368:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	1112      	asrs	r2, r2, #4
 800136e:	4918      	ldr	r1, [pc, #96]	; (80013d0 <BMP280_ReadTemperature+0x100>)
 8001370:	8809      	ldrh	r1, [r1, #0]
 8001372:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001374:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001378:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 800137a:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <BMP280_ReadTemperature+0x108>)
 800137c:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001380:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001384:	139b      	asrs	r3, r3, #14
 8001386:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	4413      	add	r3, r2
 800138e:	4a13      	ldr	r2, [pc, #76]	; (80013dc <BMP280_ReadTemperature+0x10c>)
 8001390:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <BMP280_ReadTemperature+0x10c>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4613      	mov	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4413      	add	r3, r2
 800139c:	3380      	adds	r3, #128	; 0x80
 800139e:	121b      	asrs	r3, r3, #8
 80013a0:	ee07 3a90 	vmov	s15, r3
 80013a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a8:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80013ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80013b0:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80013e0 <BMP280_ReadTemperature+0x110>
 80013b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013b8:	e001      	b.n	80013be <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80013ba:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80013e4 <BMP280_ReadTemperature+0x114>
}
 80013be:	eef0 7a47 	vmov.f32	s15, s14
 80013c2:	eeb0 0a67 	vmov.f32	s0, s15
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200001f6 	.word	0x200001f6
 80013d0:	2000020c 	.word	0x2000020c
 80013d4:	200001f8 	.word	0x200001f8
 80013d8:	200001fa 	.word	0x200001fa
 80013dc:	20000210 	.word	0x20000210
 80013e0:	42c80000 	.word	0x42c80000
 80013e4:	c2c60000 	.word	0xc2c60000

080013e8 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 80013e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013ec:	b0cc      	sub	sp, #304	; 0x130
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 80013f4:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 80013f8:	f7ff ff6a 	bl	80012d0 <BMP280_ReadTemperature>
 80013fc:	eef0 7a40 	vmov.f32	s15, s0
 8001400:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001404:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 8001408:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 80016e0 <BMP280_ReadTemperatureAndPressure+0x2f8>
 8001414:	eef4 7a47 	vcmp.f32	s15, s14
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	d101      	bne.n	8001422 <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 800141e:	23ff      	movs	r3, #255	; 0xff
 8001420:	e2bf      	b.n	80019a2 <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 8001422:	20f7      	movs	r0, #247	; 0xf7
 8001424:	f7ff fe74 	bl	8001110 <BMP280_Read24>
 8001428:	4603      	mov	r3, r0
 800142a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  adc_P >>= 4;
 800142e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001432:	111b      	asrs	r3, r3, #4
 8001434:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 8001438:	4baa      	ldr	r3, [pc, #680]	; (80016e4 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	17da      	asrs	r2, r3, #31
 800143e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001442:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001446:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800144a:	460b      	mov	r3, r1
 800144c:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8001450:	64bb      	str	r3, [r7, #72]	; 0x48
 8001452:	4613      	mov	r3, r2
 8001454:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001458:	64fb      	str	r3, [r7, #76]	; 0x4c
 800145a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800145e:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 8001462:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001466:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800146a:	fb03 f102 	mul.w	r1, r3, r2
 800146e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001472:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001476:	fb02 f303 	mul.w	r3, r2, r3
 800147a:	18ca      	adds	r2, r1, r3
 800147c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001480:	fba3 4503 	umull	r4, r5, r3, r3
 8001484:	1953      	adds	r3, r2, r5
 8001486:	461d      	mov	r5, r3
 8001488:	4b97      	ldr	r3, [pc, #604]	; (80016e8 <BMP280_ReadTemperatureAndPressure+0x300>)
 800148a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148e:	b21b      	sxth	r3, r3
 8001490:	17da      	asrs	r2, r3, #31
 8001492:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001496:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800149a:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800149e:	4603      	mov	r3, r0
 80014a0:	fb03 f205 	mul.w	r2, r3, r5
 80014a4:	460b      	mov	r3, r1
 80014a6:	fb04 f303 	mul.w	r3, r4, r3
 80014aa:	4413      	add	r3, r2
 80014ac:	4602      	mov	r2, r0
 80014ae:	fba4 8902 	umull	r8, r9, r4, r2
 80014b2:	444b      	add	r3, r9
 80014b4:	4699      	mov	r9, r3
 80014b6:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 80014ba:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 80014be:	4b8b      	ldr	r3, [pc, #556]	; (80016ec <BMP280_ReadTemperatureAndPressure+0x304>)
 80014c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	17da      	asrs	r2, r3, #31
 80014c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80014cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80014d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014d4:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 80014d8:	462a      	mov	r2, r5
 80014da:	fb02 f203 	mul.w	r2, r2, r3
 80014de:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80014e2:	4621      	mov	r1, r4
 80014e4:	fb01 f303 	mul.w	r3, r1, r3
 80014e8:	441a      	add	r2, r3
 80014ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014ee:	4621      	mov	r1, r4
 80014f0:	fba3 ab01 	umull	sl, fp, r3, r1
 80014f4:	eb02 030b 	add.w	r3, r2, fp
 80014f8:	469b      	mov	fp, r3
 80014fa:	f04f 0000 	mov.w	r0, #0
 80014fe:	f04f 0100 	mov.w	r1, #0
 8001502:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001506:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 800150a:	ea4f 404a 	mov.w	r0, sl, lsl #17
 800150e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001512:	1814      	adds	r4, r2, r0
 8001514:	643c      	str	r4, [r7, #64]	; 0x40
 8001516:	414b      	adcs	r3, r1
 8001518:	647b      	str	r3, [r7, #68]	; 0x44
 800151a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800151e:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 8001522:	4b73      	ldr	r3, [pc, #460]	; (80016f0 <BMP280_ReadTemperatureAndPressure+0x308>)
 8001524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001528:	b21b      	sxth	r3, r3
 800152a:	17da      	asrs	r2, r3, #31
 800152c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001530:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001534:	f04f 0000 	mov.w	r0, #0
 8001538:	f04f 0100 	mov.w	r1, #0
 800153c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001540:	00d9      	lsls	r1, r3, #3
 8001542:	2000      	movs	r0, #0
 8001544:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001548:	1814      	adds	r4, r2, r0
 800154a:	63bc      	str	r4, [r7, #56]	; 0x38
 800154c:	414b      	adcs	r3, r1
 800154e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001550:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001554:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001558:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800155c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001560:	fb03 f102 	mul.w	r1, r3, r2
 8001564:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001568:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800156c:	fb02 f303 	mul.w	r3, r2, r3
 8001570:	18ca      	adds	r2, r1, r3
 8001572:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001576:	fba3 1303 	umull	r1, r3, r3, r3
 800157a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800157e:	460b      	mov	r3, r1
 8001580:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001584:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001588:	18d3      	adds	r3, r2, r3
 800158a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800158e:	4b59      	ldr	r3, [pc, #356]	; (80016f4 <BMP280_ReadTemperatureAndPressure+0x30c>)
 8001590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001594:	b21b      	sxth	r3, r3
 8001596:	17da      	asrs	r2, r3, #31
 8001598:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800159c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80015a0:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 80015a4:	462b      	mov	r3, r5
 80015a6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80015aa:	4642      	mov	r2, r8
 80015ac:	fb02 f203 	mul.w	r2, r2, r3
 80015b0:	464b      	mov	r3, r9
 80015b2:	4621      	mov	r1, r4
 80015b4:	fb01 f303 	mul.w	r3, r1, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	4622      	mov	r2, r4
 80015bc:	4641      	mov	r1, r8
 80015be:	fba2 1201 	umull	r1, r2, r2, r1
 80015c2:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 80015c6:	460a      	mov	r2, r1
 80015c8:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 80015cc:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 80015d0:	4413      	add	r3, r2
 80015d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80015d6:	f04f 0000 	mov.w	r0, #0
 80015da:	f04f 0100 	mov.w	r1, #0
 80015de:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80015e2:	4623      	mov	r3, r4
 80015e4:	0a18      	lsrs	r0, r3, #8
 80015e6:	462b      	mov	r3, r5
 80015e8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80015ec:	462b      	mov	r3, r5
 80015ee:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 80015f0:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <BMP280_ReadTemperatureAndPressure+0x310>)
 80015f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	17da      	asrs	r2, r3, #31
 80015fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80015fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001602:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001606:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800160a:	464a      	mov	r2, r9
 800160c:	fb02 f203 	mul.w	r2, r2, r3
 8001610:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001614:	4644      	mov	r4, r8
 8001616:	fb04 f303 	mul.w	r3, r4, r3
 800161a:	441a      	add	r2, r3
 800161c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001620:	4644      	mov	r4, r8
 8001622:	fba3 4304 	umull	r4, r3, r3, r4
 8001626:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800162a:	4623      	mov	r3, r4
 800162c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001634:	18d3      	adds	r3, r2, r3
 8001636:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8001646:	464c      	mov	r4, r9
 8001648:	0323      	lsls	r3, r4, #12
 800164a:	4644      	mov	r4, r8
 800164c:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001650:	4644      	mov	r4, r8
 8001652:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001654:	1884      	adds	r4, r0, r2
 8001656:	633c      	str	r4, [r7, #48]	; 0x30
 8001658:	eb41 0303 	adc.w	r3, r1, r3
 800165c:	637b      	str	r3, [r7, #52]	; 0x34
 800165e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001662:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001666:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800166a:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 800166e:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 8001672:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8001676:	4b21      	ldr	r3, [pc, #132]	; (80016fc <BMP280_ReadTemperatureAndPressure+0x314>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	b29b      	uxth	r3, r3
 800167c:	2200      	movs	r2, #0
 800167e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001682:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001686:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 800168a:	462b      	mov	r3, r5
 800168c:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8001690:	4642      	mov	r2, r8
 8001692:	fb02 f203 	mul.w	r2, r2, r3
 8001696:	464b      	mov	r3, r9
 8001698:	4621      	mov	r1, r4
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	4413      	add	r3, r2
 80016a0:	4622      	mov	r2, r4
 80016a2:	4641      	mov	r1, r8
 80016a4:	fba2 1201 	umull	r1, r2, r2, r1
 80016a8:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80016ac:	460a      	mov	r2, r1
 80016ae:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 80016b2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80016b6:	4413      	add	r3, r2
 80016b8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80016c8:	4629      	mov	r1, r5
 80016ca:	104a      	asrs	r2, r1, #1
 80016cc:	4629      	mov	r1, r5
 80016ce:	17cb      	asrs	r3, r1, #31
 80016d0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	  if (var1 == 0) {
 80016d4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80016d8:	4313      	orrs	r3, r2
 80016da:	d111      	bne.n	8001700 <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 80016dc:	2300      	movs	r3, #0
 80016de:	e160      	b.n	80019a2 <BMP280_ReadTemperatureAndPressure+0x5ba>
 80016e0:	c2c60000 	.word	0xc2c60000
 80016e4:	20000210 	.word	0x20000210
 80016e8:	20000204 	.word	0x20000204
 80016ec:	20000202 	.word	0x20000202
 80016f0:	20000200 	.word	0x20000200
 80016f4:	200001fe 	.word	0x200001fe
 80016f8:	200001fc 	.word	0x200001fc
 80016fc:	2000020e 	.word	0x2000020e
	  }
	  p = 1048576 - adc_P;
 8001700:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001704:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001708:	17da      	asrs	r2, r3, #31
 800170a:	62bb      	str	r3, [r7, #40]	; 0x28
 800170c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800170e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001712:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 8001716:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800171a:	105b      	asrs	r3, r3, #1
 800171c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001720:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001724:	07db      	lsls	r3, r3, #31
 8001726:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800172a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800172e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8001732:	4621      	mov	r1, r4
 8001734:	1a89      	subs	r1, r1, r2
 8001736:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800173a:	4629      	mov	r1, r5
 800173c:	eb61 0303 	sbc.w	r3, r1, r3
 8001740:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001744:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001748:	4622      	mov	r2, r4
 800174a:	462b      	mov	r3, r5
 800174c:	1891      	adds	r1, r2, r2
 800174e:	6239      	str	r1, [r7, #32]
 8001750:	415b      	adcs	r3, r3
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
 8001754:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001758:	4621      	mov	r1, r4
 800175a:	1851      	adds	r1, r2, r1
 800175c:	61b9      	str	r1, [r7, #24]
 800175e:	4629      	mov	r1, r5
 8001760:	414b      	adcs	r3, r1
 8001762:	61fb      	str	r3, [r7, #28]
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001770:	4649      	mov	r1, r9
 8001772:	018b      	lsls	r3, r1, #6
 8001774:	4641      	mov	r1, r8
 8001776:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800177a:	4641      	mov	r1, r8
 800177c:	018a      	lsls	r2, r1, #6
 800177e:	4641      	mov	r1, r8
 8001780:	1889      	adds	r1, r1, r2
 8001782:	6139      	str	r1, [r7, #16]
 8001784:	4649      	mov	r1, r9
 8001786:	eb43 0101 	adc.w	r1, r3, r1
 800178a:	6179      	str	r1, [r7, #20]
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001798:	4649      	mov	r1, r9
 800179a:	008b      	lsls	r3, r1, #2
 800179c:	4641      	mov	r1, r8
 800179e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80017a2:	4641      	mov	r1, r8
 80017a4:	008a      	lsls	r2, r1, #2
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	4603      	mov	r3, r0
 80017ac:	4622      	mov	r2, r4
 80017ae:	189b      	adds	r3, r3, r2
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	460b      	mov	r3, r1
 80017b4:	462a      	mov	r2, r5
 80017b6:	eb42 0303 	adc.w	r3, r2, r3
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80017c8:	4649      	mov	r1, r9
 80017ca:	008b      	lsls	r3, r1, #2
 80017cc:	4641      	mov	r1, r8
 80017ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80017d2:	4641      	mov	r1, r8
 80017d4:	008a      	lsls	r2, r1, #2
 80017d6:	4610      	mov	r0, r2
 80017d8:	4619      	mov	r1, r3
 80017da:	4603      	mov	r3, r0
 80017dc:	4622      	mov	r2, r4
 80017de:	189b      	adds	r3, r3, r2
 80017e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80017e2:	462b      	mov	r3, r5
 80017e4:	460a      	mov	r2, r1
 80017e6:	eb42 0303 	adc.w	r3, r2, r3
 80017ea:	67fb      	str	r3, [r7, #124]	; 0x7c
 80017ec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80017f0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80017f4:	f7ff fa48 	bl	8000c88 <__aeabi_ldivmod>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 8001800:	4b6b      	ldr	r3, [pc, #428]	; (80019b0 <BMP280_ReadTemperatureAndPressure+0x5c8>)
 8001802:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001806:	b21b      	sxth	r3, r3
 8001808:	17da      	asrs	r2, r3, #31
 800180a:	673b      	str	r3, [r7, #112]	; 0x70
 800180c:	677a      	str	r2, [r7, #116]	; 0x74
 800180e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001812:	f04f 0000 	mov.w	r0, #0
 8001816:	f04f 0100 	mov.w	r1, #0
 800181a:	0b50      	lsrs	r0, r2, #13
 800181c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001820:	1359      	asrs	r1, r3, #13
 8001822:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8001826:	462b      	mov	r3, r5
 8001828:	fb00 f203 	mul.w	r2, r0, r3
 800182c:	4623      	mov	r3, r4
 800182e:	fb03 f301 	mul.w	r3, r3, r1
 8001832:	4413      	add	r3, r2
 8001834:	4622      	mov	r2, r4
 8001836:	fba2 1200 	umull	r1, r2, r2, r0
 800183a:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800183e:	460a      	mov	r2, r1
 8001840:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001844:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001848:	4413      	add	r3, r2
 800184a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800184e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001852:	f04f 0000 	mov.w	r0, #0
 8001856:	f04f 0100 	mov.w	r1, #0
 800185a:	0b50      	lsrs	r0, r2, #13
 800185c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001860:	1359      	asrs	r1, r3, #13
 8001862:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001866:	462b      	mov	r3, r5
 8001868:	fb00 f203 	mul.w	r2, r0, r3
 800186c:	4623      	mov	r3, r4
 800186e:	fb03 f301 	mul.w	r3, r3, r1
 8001872:	4413      	add	r3, r2
 8001874:	4622      	mov	r2, r4
 8001876:	fba2 1200 	umull	r1, r2, r2, r0
 800187a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800187e:	460a      	mov	r2, r1
 8001880:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001884:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001888:	4413      	add	r3, r2
 800188a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 800189a:	4621      	mov	r1, r4
 800189c:	0e4a      	lsrs	r2, r1, #25
 800189e:	4629      	mov	r1, r5
 80018a0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80018a4:	4629      	mov	r1, r5
 80018a6:	164b      	asrs	r3, r1, #25
 80018a8:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 80018ac:	4b41      	ldr	r3, [pc, #260]	; (80019b4 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 80018ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	17da      	asrs	r2, r3, #31
 80018b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80018b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80018ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80018be:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80018c2:	462a      	mov	r2, r5
 80018c4:	fb02 f203 	mul.w	r2, r2, r3
 80018c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018cc:	4621      	mov	r1, r4
 80018ce:	fb01 f303 	mul.w	r3, r1, r3
 80018d2:	4413      	add	r3, r2
 80018d4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80018d8:	4621      	mov	r1, r4
 80018da:	fba2 1201 	umull	r1, r2, r2, r1
 80018de:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80018e2:	460a      	mov	r2, r1
 80018e4:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80018e8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80018ec:	4413      	add	r3, r2
 80018ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	f04f 0300 	mov.w	r3, #0
 80018fa:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80018fe:	4621      	mov	r1, r4
 8001900:	0cca      	lsrs	r2, r1, #19
 8001902:	4629      	mov	r1, r5
 8001904:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001908:	4629      	mov	r1, r5
 800190a:	14cb      	asrs	r3, r1, #19
 800190c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 8001910:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001914:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001918:	1884      	adds	r4, r0, r2
 800191a:	663c      	str	r4, [r7, #96]	; 0x60
 800191c:	eb41 0303 	adc.w	r3, r1, r3
 8001920:	667b      	str	r3, [r7, #100]	; 0x64
 8001922:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001926:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800192a:	4621      	mov	r1, r4
 800192c:	1889      	adds	r1, r1, r2
 800192e:	65b9      	str	r1, [r7, #88]	; 0x58
 8001930:	4629      	mov	r1, r5
 8001932:	eb43 0101 	adc.w	r1, r3, r1
 8001936:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001938:	f04f 0000 	mov.w	r0, #0
 800193c:	f04f 0100 	mov.w	r1, #0
 8001940:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001944:	4623      	mov	r3, r4
 8001946:	0a18      	lsrs	r0, r3, #8
 8001948:	462b      	mov	r3, r5
 800194a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800194e:	462b      	mov	r3, r5
 8001950:	1219      	asrs	r1, r3, #8
 8001952:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 8001954:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001958:	b21b      	sxth	r3, r3
 800195a:	17da      	asrs	r2, r3, #31
 800195c:	653b      	str	r3, [r7, #80]	; 0x50
 800195e:	657a      	str	r2, [r7, #84]	; 0x54
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800196c:	464c      	mov	r4, r9
 800196e:	0123      	lsls	r3, r4, #4
 8001970:	4644      	mov	r4, r8
 8001972:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001976:	4644      	mov	r4, r8
 8001978:	0122      	lsls	r2, r4, #4
 800197a:	1884      	adds	r4, r0, r2
 800197c:	603c      	str	r4, [r7, #0]
 800197e:	eb41 0303 	adc.w	r3, r1, r3
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001988:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  *pressure = (int32_t)p/256;
 800198c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001990:	2b00      	cmp	r3, #0
 8001992:	da00      	bge.n	8001996 <BMP280_ReadTemperatureAndPressure+0x5ae>
 8001994:	33ff      	adds	r3, #255	; 0xff
 8001996:	121b      	asrs	r3, r3, #8
 8001998:	461a      	mov	r2, r3
 800199a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800199e:	601a      	str	r2, [r3, #0]

	  return 0;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80019a8:	46bd      	mov	sp, r7
 80019aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ae:	bf00      	nop
 80019b0:	2000020a 	.word	0x2000020a
 80019b4:	20000208 	.word	0x20000208
 80019b8:	20000206 	.word	0x20000206

080019bc <lcd_send_cmd>:

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
//#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	f023 030f 	bic.w	r3, r3, #15
 80019cc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	f043 030c 	orr.w	r3, r3, #12
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80019e8:	7bbb      	ldrb	r3, [r7, #14]
 80019ea:	f043 030c 	orr.w	r3, r3, #12
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	f043 0308 	orr.w	r3, r3, #8
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80019fc:	f107 0208 	add.w	r2, r7, #8
 8001a00:	2364      	movs	r3, #100	; 0x64
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	2304      	movs	r3, #4
 8001a06:	214e      	movs	r1, #78	; 0x4e
 8001a08:	4803      	ldr	r0, [pc, #12]	; (8001a18 <lcd_send_cmd+0x5c>)
 8001a0a:	f001 fcbd 	bl	8003388 <HAL_I2C_Master_Transmit>
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000268 	.word	0x20000268

08001a1c <lcd_send_data>:

void lcd_send_data (char data)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	4603      	mov	r3, r0
 8001a24:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	f023 030f 	bic.w	r3, r3, #15
 8001a2c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	f043 030d 	orr.w	r3, r3, #13
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	f043 0309 	orr.w	r3, r3, #9
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001a48:	7bbb      	ldrb	r3, [r7, #14]
 8001a4a:	f043 030d 	orr.w	r3, r3, #13
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001a52:	7bbb      	ldrb	r3, [r7, #14]
 8001a54:	f043 0309 	orr.w	r3, r3, #9
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001a5c:	f107 0208 	add.w	r2, r7, #8
 8001a60:	2364      	movs	r3, #100	; 0x64
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	2304      	movs	r3, #4
 8001a66:	214e      	movs	r1, #78	; 0x4e
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <lcd_send_data+0x5c>)
 8001a6a:	f001 fc8d 	bl	8003388 <HAL_I2C_Master_Transmit>
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000268 	.word	0x20000268

08001a7c <lcd_clear>:

void lcd_clear (void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001a82:	2080      	movs	r0, #128	; 0x80
 8001a84:	f7ff ff9a 	bl	80019bc <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	e005      	b.n	8001a9a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001a8e:	2020      	movs	r0, #32
 8001a90:	f7ff ffc4 	bl	8001a1c <lcd_send_data>
	for (int i=0; i<70; i++)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3301      	adds	r3, #1
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b45      	cmp	r3, #69	; 0x45
 8001a9e:	ddf6      	ble.n	8001a8e <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f000 f804 	bl	8001ab0 <lcd_put_cur>
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
    switch (row)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <lcd_put_cur+0x18>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d005      	beq.n	8001ad2 <lcd_put_cur+0x22>
 8001ac6:	e009      	b.n	8001adc <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ace:	603b      	str	r3, [r7, #0]
            break;
 8001ad0:	e004      	b.n	8001adc <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001ad8:	603b      	str	r3, [r7, #0]
            break;
 8001ada:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff6b 	bl	80019bc <lcd_send_cmd>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <lcd_init>:


void lcd_init (void)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001af2:	2032      	movs	r0, #50	; 0x32
 8001af4:	f001 f8e8 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001af8:	2030      	movs	r0, #48	; 0x30
 8001afa:	f7ff ff5f 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001afe:	2005      	movs	r0, #5
 8001b00:	f001 f8e2 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001b04:	2030      	movs	r0, #48	; 0x30
 8001b06:	f7ff ff59 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f001 f8dc 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001b10:	2030      	movs	r0, #48	; 0x30
 8001b12:	f7ff ff53 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(10);
 8001b16:	200a      	movs	r0, #10
 8001b18:	f001 f8d6 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001b1c:	2020      	movs	r0, #32
 8001b1e:	f7ff ff4d 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(10);
 8001b22:	200a      	movs	r0, #10
 8001b24:	f001 f8d0 	bl	8002cc8 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001b28:	2028      	movs	r0, #40	; 0x28
 8001b2a:	f7ff ff47 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(1);
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f001 f8ca 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001b34:	2008      	movs	r0, #8
 8001b36:	f7ff ff41 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(1);
 8001b3a:	2001      	movs	r0, #1
 8001b3c:	f001 f8c4 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001b40:	2001      	movs	r0, #1
 8001b42:	f7ff ff3b 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(1);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f001 f8be 	bl	8002cc8 <HAL_Delay>
	HAL_Delay(1);
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f001 f8bb 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001b52:	2006      	movs	r0, #6
 8001b54:	f7ff ff32 	bl	80019bc <lcd_send_cmd>
	HAL_Delay(1);
 8001b58:	2001      	movs	r0, #1
 8001b5a:	f001 f8b5 	bl	8002cc8 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001b5e:	200c      	movs	r0, #12
 8001b60:	f7ff ff2c 	bl	80019bc <lcd_send_cmd>
}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	while (*str)
 8001b70:	e006      	b.n	8001b80 <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	1c5a      	adds	r2, r3, #1
 8001b76:	607a      	str	r2, [r7, #4]
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff ff4e 	bl	8001a1c <lcd_send_data>
	while (*str)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1f4      	bne.n	8001b72 <lcd_send_string+0xa>
	}
}
 8001b88:	bf00      	nop
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <calculate_discrete_pid>:
float temperature;
//float temperature;
int32_t pressure;
float wyjscie_PID;
float u1;
float calculate_discrete_pid(pid_t* pid, float temp_zadana, float temperature){
 8001b94:	b5b0      	push	{r4, r5, r7, lr}
 8001b96:	b08c      	sub	sp, #48	; 0x30
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001ba0:	edc7 0a01 	vstr	s1, [r7, #4]
	float u=0, P, I, D, uchyb, integral, derivative;
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	62fb      	str	r3, [r7, #44]	; 0x2c

	uchyb = temp_zadana - temperature;
 8001baa:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//proportional part
	P = pid->p.Kp * uchyb;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	edd3 7a00 	vldr	s15, [r3]
 8001bc0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	//integral part
	integral = pid->previous_integral + (uchyb+pid->previous_error) ; //numerical integrator without anti-windup
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	ed93 7a05 	vldr	s14, [r3, #20]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	edd3 6a04 	vldr	s13, [r3, #16]
 8001bd8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001be0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be4:	edc7 7a08 	vstr	s15, [r7, #32]
	pid->previous_integral = integral;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6a3a      	ldr	r2, [r7, #32]
 8001bec:	615a      	str	r2, [r3, #20]
	I = pid->p.Ki*integral*(pid->p.dt/2.0);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bf4:	edd7 7a08 	vldr	s15, [r7, #32]
 8001bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfc:	ee17 0a90 	vmov	r0, s15
 8001c00:	f7fe fcc2 	bl	8000588 <__aeabi_f2d>
 8001c04:	4604      	mov	r4, r0
 8001c06:	460d      	mov	r5, r1
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fcbb 	bl	8000588 <__aeabi_f2d>
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1a:	f7fe fe37 	bl	800088c <__aeabi_ddiv>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4620      	mov	r0, r4
 8001c24:	4629      	mov	r1, r5
 8001c26:	f7fe fd07 	bl	8000638 <__aeabi_dmul>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4610      	mov	r0, r2
 8001c30:	4619      	mov	r1, r3
 8001c32:	f7fe ffd9 	bl	8000be8 <__aeabi_d2f>
 8001c36:	4603      	mov	r3, r0
 8001c38:	61fb      	str	r3, [r7, #28]

	//derivative part
	derivative = (uchyb - pid->previous_error)/pid->p.dt; //numerical derivative without filter
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c40:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001c44:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c52:	edc7 7a06 	vstr	s15, [r7, #24]
	pid->previous_error = uchyb;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c5a:	611a      	str	r2, [r3, #16]
	D = pid->p.Kd*derivative;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c62:	ed97 7a06 	vldr	s14, [r7, #24]
 8001c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c6a:	edc7 7a05 	vstr	s15, [r7, #20]

	//sum of all parts
	u = P  + I + D; //without saturation
 8001c6e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001c72:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c82:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	u1 = u;
 8001c86:	4a11      	ldr	r2, [pc, #68]	; (8001ccc <calculate_discrete_pid+0x138>)
 8001c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8a:	6013      	str	r3, [r2, #0]
	if(u>50)
 8001c8c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c90:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001cd0 <calculate_discrete_pid+0x13c>
 8001c94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9c:	dd02      	ble.n	8001ca4 <calculate_discrete_pid+0x110>
	{
		u = 50;
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <calculate_discrete_pid+0x140>)
 8001ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ca2:	e00a      	b.n	8001cba <calculate_discrete_pid+0x126>
	}
	else if(u<-50)
 8001ca4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ca8:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001cd8 <calculate_discrete_pid+0x144>
 8001cac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb4:	d501      	bpl.n	8001cba <calculate_discrete_pid+0x126>
	{
		u = -50;
 8001cb6:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <calculate_discrete_pid+0x148>)
 8001cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	return u;
 8001cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cbc:	ee07 3a90 	vmov	s15, r3
}
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	3730      	adds	r7, #48	; 0x30
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000438 	.word	0x20000438
 8001cd0:	42480000 	.word	0x42480000
 8001cd4:	42480000 	.word	0x42480000
 8001cd8:	c2480000 	.word	0xc2480000
 8001cdc:	c2480000 	.word	0xc2480000

08001ce0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b092      	sub	sp, #72	; 0x48
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  #define MAX_LENGTH 30
  char text[MAX_LENGTH];
  float dt=0.01;
 8001ce6:	4b7d      	ldr	r3, [pc, #500]	; (8001edc <main+0x1fc>)
 8001ce8:	647b      	str	r3, [r7, #68]	; 0x44

  pid_t pid1 = { .p.Kp=50.0, .p.Ki=0.1, .p.Kd=0, .p.dt=dt, .previous_error=0, .previous_integral=0};
 8001cea:	4b7d      	ldr	r3, [pc, #500]	; (8001ee0 <main+0x200>)
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b7d      	ldr	r3, [pc, #500]	; (8001ee4 <main+0x204>)
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cfa:	61bb      	str	r3, [r7, #24]
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
 8001d02:	f04f 0300 	mov.w	r3, #0
 8001d06:	623b      	str	r3, [r7, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d08:	f000 ff81 	bl	8002c0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d0c:	f000 f908 	bl	8001f20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d10:	f000 fb2a 	bl	8002368 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001d14:	f000 faf8 	bl	8002308 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001d18:	f000 f96a 	bl	8001ff0 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001d1c:	f000 f9a8 	bl	8002070 <MX_I2C4_Init>
  MX_TIM1_Init();
 8001d20:	f000 f9e6 	bl	80020f0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d24:	f000 fa3e 	bl	80021a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d28:	f000 fa94 	bl	8002254 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	2203      	movs	r2, #3
 8001d30:	2101      	movs	r1, #1
 8001d32:	486d      	ldr	r0, [pc, #436]	; (8001ee8 <main+0x208>)
 8001d34:	f7ff fa0e 	bl	8001154 <BMP280_Init>
  lcd_init ();
 8001d38:	f7ff fed9 	bl	8001aee <lcd_init>
  lcd_send_string ("Czujnik BMP280");
 8001d3c:	486b      	ldr	r0, [pc, #428]	; (8001eec <main+0x20c>)
 8001d3e:	f7ff ff13 	bl	8001b68 <lcd_send_string>
  HAL_Delay(100);
 8001d42:	2064      	movs	r0, #100	; 0x64
 8001d44:	f000 ffc0 	bl	8002cc8 <HAL_Delay>
  lcd_put_cur(1, 0);
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff feb0 	bl	8001ab0 <lcd_put_cur>
  lcd_send_string("I2C1-BMP,I2C4-LCD");
 8001d50:	4867      	ldr	r0, [pc, #412]	; (8001ef0 <main+0x210>)
 8001d52:	f7ff ff09 	bl	8001b68 <lcd_send_string>
  HAL_Delay(2000);
 8001d56:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d5a:	f000 ffb5 	bl	8002cc8 <HAL_Delay>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001d5e:	213c      	movs	r1, #60	; 0x3c
 8001d60:	4864      	ldr	r0, [pc, #400]	; (8001ef4 <main+0x214>)
 8001d62:	f003 fc27 	bl	80055b4 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d66:	2100      	movs	r1, #0
 8001d68:	4863      	ldr	r0, [pc, #396]	; (8001ef8 <main+0x218>)
 8001d6a:	f003 fa83 	bl	8005274 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4862      	ldr	r0, [pc, #392]	; (8001efc <main+0x21c>)
 8001d72:	f003 fa7f 	bl	8005274 <HAL_TIM_PWM_Start>
  uint8_t impulsy = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001d7c:	4960      	ldr	r1, [pc, #384]	; (8001f00 <main+0x220>)
 8001d7e:	4861      	ldr	r0, [pc, #388]	; (8001f04 <main+0x224>)
 8001d80:	f7ff fb32 	bl	80013e8 <BMP280_ReadTemperatureAndPressure>
//	  sprintf((char*)text, "%.2f, ", temperature);
	  HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 1000);
 8001d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fa91 	bl	80002b0 <strlen>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9a:	485b      	ldr	r0, [pc, #364]	; (8001f08 <main+0x228>)
 8001d9c:	f004 f9ac 	bl	80060f8 <HAL_UART_Transmit>

	  lcd_clear ();
 8001da0:	f7ff fe6c 	bl	8001a7c <lcd_clear>
	  lcd_put_cur(0, 0);
 8001da4:	2100      	movs	r1, #0
 8001da6:	2000      	movs	r0, #0
 8001da8:	f7ff fe82 	bl	8001ab0 <lcd_put_cur>
	  sprintf((char*)text, "Temp.  %.2f  C", temperature);
 8001dac:	4b55      	ldr	r3, [pc, #340]	; (8001f04 <main+0x224>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fbe9 	bl	8000588 <__aeabi_f2d>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001dbe:	4953      	ldr	r1, [pc, #332]	; (8001f0c <main+0x22c>)
 8001dc0:	f005 fb4a 	bl	8007458 <siprintf>
	  lcd_send_string(text);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fecd 	bl	8001b68 <lcd_send_string>
	  lcd_put_cur(1, 0);
 8001dce:	2100      	movs	r1, #0
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7ff fe6d 	bl	8001ab0 <lcd_put_cur>
//	  sprintf((char*)text, "Cisn.  %ld Pa", pressure);
//	  lcd_send_string(text);

//	   tutaj odczyt z enkodera - temp_zadana
	  impulsy = __HAL_TIM_GET_COUNTER(&htim1);
 8001dd6:	4b47      	ldr	r3, [pc, #284]	; (8001ef4 <main+0x214>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ddc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	  temp_zadana = 20+(float)impulsy/30*20 ;
 8001de0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001de4:	ee07 3a90 	vmov	s15, r3
 8001de8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dec:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8001df0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dfc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001e00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e04:	4b42      	ldr	r3, [pc, #264]	; (8001f10 <main+0x230>)
 8001e06:	edc3 7a00 	vstr	s15, [r3]
	  sprintf((char*)msg, "\n\rEnkoder= %3i\n\r", impulsy);
 8001e0a:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 8001e0e:	463b      	mov	r3, r7
 8001e10:	4940      	ldr	r1, [pc, #256]	; (8001f14 <main+0x234>)
 8001e12:	4618      	mov	r0, r3
 8001e14:	f005 fb20 	bl	8007458 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
 8001e18:	463b      	mov	r3, r7
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fa48 	bl	80002b0 <strlen>
 8001e20:	4603      	mov	r3, r0
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4639      	mov	r1, r7
 8001e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2a:	4837      	ldr	r0, [pc, #220]	; (8001f08 <main+0x228>)
 8001e2c:	f004 f964 	bl	80060f8 <HAL_UART_Transmit>
	  HAL_Delay(250);
 8001e30:	20fa      	movs	r0, #250	; 0xfa
 8001e32:	f000 ff49 	bl	8002cc8 <HAL_Delay>

	  sprintf((char*)text, "T_zad. %.2f  C", temp_zadana);
 8001e36:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <main+0x230>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fba4 	bl	8000588 <__aeabi_f2d>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001e48:	4933      	ldr	r1, [pc, #204]	; (8001f18 <main+0x238>)
 8001e4a:	f005 fb05 	bl	8007458 <siprintf>

	  lcd_send_string(text);
 8001e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fe88 	bl	8001b68 <lcd_send_string>
	  wyjscie_PID = calculate_discrete_pid(&pid1, temp_zadana, temperature);
 8001e58:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <main+0x230>)
 8001e5a:	edd3 7a00 	vldr	s15, [r3]
 8001e5e:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <main+0x224>)
 8001e60:	ed93 7a00 	vldr	s14, [r3]
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	eef0 0a47 	vmov.f32	s1, s14
 8001e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fe8f 	bl	8001b94 <calculate_discrete_pid>
 8001e76:	eef0 7a40 	vmov.f32	s15, s0
 8001e7a:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <main+0x23c>)
 8001e7c:	edc3 7a00 	vstr	s15, [r3]

	  if (temperature<temp_zadana)
 8001e80:	4b20      	ldr	r3, [pc, #128]	; (8001f04 <main+0x224>)
 8001e82:	ed93 7a00 	vldr	s14, [r3]
 8001e86:	4b22      	ldr	r3, [pc, #136]	; (8001f10 <main+0x230>)
 8001e88:	edd3 7a00 	vldr	s15, [r3]
 8001e8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d50e      	bpl.n	8001eb4 <main+0x1d4>
	  {
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, wyjscie_PID);
 8001e96:	4b21      	ldr	r3, [pc, #132]	; (8001f1c <main+0x23c>)
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	4b17      	ldr	r3, [pc, #92]	; (8001efc <main+0x21c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ea4:	ee17 2a90 	vmov	r2, s15
 8001ea8:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001eaa:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <main+0x218>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	635a      	str	r2, [r3, #52]	; 0x34
 8001eb2:	e00d      	b.n	8001ed0 <main+0x1f0>
	  }
	  else
	  {
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <main+0x21c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, wyjscie_PID);
 8001ebc:	4b17      	ldr	r3, [pc, #92]	; (8001f1c <main+0x23c>)
 8001ebe:	edd3 7a00 	vldr	s15, [r3]
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <main+0x218>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eca:	ee17 2a90 	vmov	r2, s15
 8001ece:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  HAL_Delay(1000);
 8001ed0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ed4:	f000 fef8 	bl	8002cc8 <HAL_Delay>
	  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001ed8:	e750      	b.n	8001d7c <main+0x9c>
 8001eda:	bf00      	nop
 8001edc:	3c23d70a 	.word	0x3c23d70a
 8001ee0:	42480000 	.word	0x42480000
 8001ee4:	3dcccccd 	.word	0x3dcccccd
 8001ee8:	20000214 	.word	0x20000214
 8001eec:	08009728 	.word	0x08009728
 8001ef0:	08009738 	.word	0x08009738
 8001ef4:	200002bc 	.word	0x200002bc
 8001ef8:	20000308 	.word	0x20000308
 8001efc:	20000354 	.word	0x20000354
 8001f00:	20000430 	.word	0x20000430
 8001f04:	2000042c 	.word	0x2000042c
 8001f08:	200003a0 	.word	0x200003a0
 8001f0c:	0800974c 	.word	0x0800974c
 8001f10:	20000428 	.word	0x20000428
 8001f14:	0800975c 	.word	0x0800975c
 8001f18:	08009770 	.word	0x08009770
 8001f1c:	20000434 	.word	0x20000434

08001f20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b094      	sub	sp, #80	; 0x50
 8001f24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f26:	f107 0320 	add.w	r3, r7, #32
 8001f2a:	2230      	movs	r2, #48	; 0x30
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f005 faf5 	bl	800751e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f44:	f002 f874 	bl	8004030 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <SystemClock_Config+0xc8>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	4a26      	ldr	r2, [pc, #152]	; (8001fe8 <SystemClock_Config+0xc8>)
 8001f4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f52:	6413      	str	r3, [r2, #64]	; 0x40
 8001f54:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <SystemClock_Config+0xc8>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001f60:	4b22      	ldr	r3, [pc, #136]	; (8001fec <SystemClock_Config+0xcc>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f68:	4a20      	ldr	r2, [pc, #128]	; (8001fec <SystemClock_Config+0xcc>)
 8001f6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <SystemClock_Config+0xcc>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f78:	607b      	str	r3, [r7, #4]
 8001f7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001f80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f86:	2302      	movs	r3, #2
 8001f88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f90:	2304      	movs	r3, #4
 8001f92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001f94:	2348      	movs	r3, #72	; 0x48
 8001f96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fa0:	f107 0320 	add.w	r3, r7, #32
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f002 f853 	bl	8004050 <HAL_RCC_OscConfig>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fb0:	f000 fafe 	bl	80025b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fb4:	230f      	movs	r3, #15
 8001fb6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fca:	f107 030c 	add.w	r3, r7, #12
 8001fce:	2102      	movs	r1, #2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f002 fae1 	bl	8004598 <HAL_RCC_ClockConfig>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001fdc:	f000 fae8 	bl	80025b0 <Error_Handler>
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	3750      	adds	r7, #80	; 0x50
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40007000 	.word	0x40007000

08001ff0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ff4:	4b1b      	ldr	r3, [pc, #108]	; (8002064 <MX_I2C1_Init+0x74>)
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	; (8002068 <MX_I2C1_Init+0x78>)
 8001ff8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8001ffa:	4b1a      	ldr	r3, [pc, #104]	; (8002064 <MX_I2C1_Init+0x74>)
 8001ffc:	4a1b      	ldr	r2, [pc, #108]	; (800206c <MX_I2C1_Init+0x7c>)
 8001ffe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002000:	4b18      	ldr	r3, [pc, #96]	; (8002064 <MX_I2C1_Init+0x74>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002006:	4b17      	ldr	r3, [pc, #92]	; (8002064 <MX_I2C1_Init+0x74>)
 8002008:	2201      	movs	r2, #1
 800200a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800200c:	4b15      	ldr	r3, [pc, #84]	; (8002064 <MX_I2C1_Init+0x74>)
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002012:	4b14      	ldr	r3, [pc, #80]	; (8002064 <MX_I2C1_Init+0x74>)
 8002014:	2200      	movs	r2, #0
 8002016:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <MX_I2C1_Init+0x74>)
 800201a:	2200      	movs	r2, #0
 800201c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800201e:	4b11      	ldr	r3, [pc, #68]	; (8002064 <MX_I2C1_Init+0x74>)
 8002020:	2200      	movs	r2, #0
 8002022:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002024:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <MX_I2C1_Init+0x74>)
 8002026:	2200      	movs	r2, #0
 8002028:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800202a:	480e      	ldr	r0, [pc, #56]	; (8002064 <MX_I2C1_Init+0x74>)
 800202c:	f001 f91c 	bl	8003268 <HAL_I2C_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002036:	f000 fabb 	bl	80025b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800203a:	2100      	movs	r1, #0
 800203c:	4809      	ldr	r0, [pc, #36]	; (8002064 <MX_I2C1_Init+0x74>)
 800203e:	f001 ff5f 	bl	8003f00 <HAL_I2CEx_ConfigAnalogFilter>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002048:	f000 fab2 	bl	80025b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800204c:	2100      	movs	r1, #0
 800204e:	4805      	ldr	r0, [pc, #20]	; (8002064 <MX_I2C1_Init+0x74>)
 8002050:	f001 ffa1 	bl	8003f96 <HAL_I2CEx_ConfigDigitalFilter>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800205a:	f000 faa9 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20000214 	.word	0x20000214
 8002068:	40005400 	.word	0x40005400
 800206c:	00808cd2 	.word	0x00808cd2

08002070 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <MX_I2C4_Init+0x74>)
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <MX_I2C4_Init+0x78>)
 8002078:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <MX_I2C4_Init+0x74>)
 800207c:	4a1b      	ldr	r2, [pc, #108]	; (80020ec <MX_I2C4_Init+0x7c>)
 800207e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <MX_I2C4_Init+0x74>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_I2C4_Init+0x74>)
 8002088:	2201      	movs	r2, #1
 800208a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <MX_I2C4_Init+0x74>)
 800208e:	2200      	movs	r2, #0
 8002090:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_I2C4_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_I2C4_Init+0x74>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_I2C4_Init+0x74>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_I2C4_Init+0x74>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80020aa:	480e      	ldr	r0, [pc, #56]	; (80020e4 <MX_I2C4_Init+0x74>)
 80020ac:	f001 f8dc 	bl	8003268 <HAL_I2C_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80020b6:	f000 fa7b 	bl	80025b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	4809      	ldr	r0, [pc, #36]	; (80020e4 <MX_I2C4_Init+0x74>)
 80020be:	f001 ff1f 	bl	8003f00 <HAL_I2CEx_ConfigAnalogFilter>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80020c8:	f000 fa72 	bl	80025b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80020cc:	2100      	movs	r1, #0
 80020ce:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_I2C4_Init+0x74>)
 80020d0:	f001 ff61 	bl	8003f96 <HAL_I2CEx_ConfigDigitalFilter>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80020da:	f000 fa69 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000268 	.word	0x20000268
 80020e8:	40006000 	.word	0x40006000
 80020ec:	00808cd2 	.word	0x00808cd2

080020f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020f6:	f107 030c 	add.w	r3, r7, #12
 80020fa:	2224      	movs	r2, #36	; 0x24
 80020fc:	2100      	movs	r1, #0
 80020fe:	4618      	mov	r0, r3
 8002100:	f005 fa0d 	bl	800751e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002104:	463b      	mov	r3, r7
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800210e:	4b23      	ldr	r3, [pc, #140]	; (800219c <MX_TIM1_Init+0xac>)
 8002110:	4a23      	ldr	r2, [pc, #140]	; (80021a0 <MX_TIM1_Init+0xb0>)
 8002112:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002114:	4b21      	ldr	r3, [pc, #132]	; (800219c <MX_TIM1_Init+0xac>)
 8002116:	2200      	movs	r2, #0
 8002118:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <MX_TIM1_Init+0xac>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 30;
 8002120:	4b1e      	ldr	r3, [pc, #120]	; (800219c <MX_TIM1_Init+0xac>)
 8002122:	221e      	movs	r2, #30
 8002124:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002126:	4b1d      	ldr	r3, [pc, #116]	; (800219c <MX_TIM1_Init+0xac>)
 8002128:	2200      	movs	r2, #0
 800212a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800212c:	4b1b      	ldr	r3, [pc, #108]	; (800219c <MX_TIM1_Init+0xac>)
 800212e:	2200      	movs	r2, #0
 8002130:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002132:	4b1a      	ldr	r3, [pc, #104]	; (800219c <MX_TIM1_Init+0xac>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002138:	2301      	movs	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002140:	2301      	movs	r3, #1
 8002142:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002144:	2300      	movs	r3, #0
 8002146:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800214c:	2300      	movs	r3, #0
 800214e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002150:	2301      	movs	r3, #1
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002154:	2300      	movs	r3, #0
 8002156:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800215c:	f107 030c 	add.w	r3, r7, #12
 8002160:	4619      	mov	r1, r3
 8002162:	480e      	ldr	r0, [pc, #56]	; (800219c <MX_TIM1_Init+0xac>)
 8002164:	f003 f980 	bl	8005468 <HAL_TIM_Encoder_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800216e:	f000 fa1f 	bl	80025b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002172:	2300      	movs	r3, #0
 8002174:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800217e:	463b      	mov	r3, r7
 8002180:	4619      	mov	r1, r3
 8002182:	4806      	ldr	r0, [pc, #24]	; (800219c <MX_TIM1_Init+0xac>)
 8002184:	f003 fedc 	bl	8005f40 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800218e:	f000 fa0f 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002192:	bf00      	nop
 8002194:	3730      	adds	r7, #48	; 0x30
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200002bc 	.word	0x200002bc
 80021a0:	40010000 	.word	0x40010000

080021a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	; 0x28
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021b6:	463b      	mov	r3, r7
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
 80021c4:	615a      	str	r2, [r3, #20]
 80021c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021c8:	4b21      	ldr	r3, [pc, #132]	; (8002250 <MX_TIM2_Init+0xac>)
 80021ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021d0:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <MX_TIM2_Init+0xac>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <MX_TIM2_Init+0xac>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <MX_TIM2_Init+0xac>)
 80021de:	2232      	movs	r2, #50	; 0x32
 80021e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e2:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <MX_TIM2_Init+0xac>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <MX_TIM2_Init+0xac>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021ee:	4818      	ldr	r0, [pc, #96]	; (8002250 <MX_TIM2_Init+0xac>)
 80021f0:	f002 ffe8 	bl	80051c4 <HAL_TIM_PWM_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80021fa:	f000 f9d9 	bl	80025b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002206:	f107 031c 	add.w	r3, r7, #28
 800220a:	4619      	mov	r1, r3
 800220c:	4810      	ldr	r0, [pc, #64]	; (8002250 <MX_TIM2_Init+0xac>)
 800220e:	f003 fe97 	bl	8005f40 <HAL_TIMEx_MasterConfigSynchronization>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002218:	f000 f9ca 	bl	80025b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800221c:	2360      	movs	r3, #96	; 0x60
 800221e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002224:	2300      	movs	r3, #0
 8002226:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800222c:	463b      	mov	r3, r7
 800222e:	2200      	movs	r2, #0
 8002230:	4619      	mov	r1, r3
 8002232:	4807      	ldr	r0, [pc, #28]	; (8002250 <MX_TIM2_Init+0xac>)
 8002234:	f003 fa4c 	bl	80056d0 <HAL_TIM_PWM_ConfigChannel>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800223e:	f000 f9b7 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002242:	4803      	ldr	r0, [pc, #12]	; (8002250 <MX_TIM2_Init+0xac>)
 8002244:	f000 fafc 	bl	8002840 <HAL_TIM_MspPostInit>

}
 8002248:	bf00      	nop
 800224a:	3728      	adds	r7, #40	; 0x28
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000308 	.word	0x20000308

08002254 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	; 0x28
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002266:	463b      	mov	r3, r7
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
 8002274:	615a      	str	r2, [r3, #20]
 8002276:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002278:	4b21      	ldr	r3, [pc, #132]	; (8002300 <MX_TIM3_Init+0xac>)
 800227a:	4a22      	ldr	r2, [pc, #136]	; (8002304 <MX_TIM3_Init+0xb0>)
 800227c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800227e:	4b20      	ldr	r3, [pc, #128]	; (8002300 <MX_TIM3_Init+0xac>)
 8002280:	2200      	movs	r2, #0
 8002282:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002284:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <MX_TIM3_Init+0xac>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 800228a:	4b1d      	ldr	r3, [pc, #116]	; (8002300 <MX_TIM3_Init+0xac>)
 800228c:	2232      	movs	r2, #50	; 0x32
 800228e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <MX_TIM3_Init+0xac>)
 8002292:	2200      	movs	r2, #0
 8002294:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002296:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <MX_TIM3_Init+0xac>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800229c:	4818      	ldr	r0, [pc, #96]	; (8002300 <MX_TIM3_Init+0xac>)
 800229e:	f002 ff91 	bl	80051c4 <HAL_TIM_PWM_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80022a8:	f000 f982 	bl	80025b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	4619      	mov	r1, r3
 80022ba:	4811      	ldr	r0, [pc, #68]	; (8002300 <MX_TIM3_Init+0xac>)
 80022bc:	f003 fe40 	bl	8005f40 <HAL_TIMEx_MasterConfigSynchronization>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80022c6:	f000 f973 	bl	80025b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022ca:	2360      	movs	r3, #96	; 0x60
 80022cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022da:	463b      	mov	r3, r7
 80022dc:	2200      	movs	r2, #0
 80022de:	4619      	mov	r1, r3
 80022e0:	4807      	ldr	r0, [pc, #28]	; (8002300 <MX_TIM3_Init+0xac>)
 80022e2:	f003 f9f5 	bl	80056d0 <HAL_TIM_PWM_ConfigChannel>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80022ec:	f000 f960 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022f0:	4803      	ldr	r0, [pc, #12]	; (8002300 <MX_TIM3_Init+0xac>)
 80022f2:	f000 faa5 	bl	8002840 <HAL_TIM_MspPostInit>

}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000354 	.word	0x20000354
 8002304:	40000400 	.word	0x40000400

08002308 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800230c:	4b14      	ldr	r3, [pc, #80]	; (8002360 <MX_USART3_UART_Init+0x58>)
 800230e:	4a15      	ldr	r2, [pc, #84]	; (8002364 <MX_USART3_UART_Init+0x5c>)
 8002310:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002312:	4b13      	ldr	r3, [pc, #76]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002314:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002318:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <MX_USART3_UART_Init+0x58>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002320:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002326:	4b0e      	ldr	r3, [pc, #56]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002328:	2200      	movs	r2, #0
 800232a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800232c:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <MX_USART3_UART_Init+0x58>)
 800232e:	220c      	movs	r2, #12
 8002330:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002332:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002334:	2200      	movs	r2, #0
 8002336:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002338:	4b09      	ldr	r3, [pc, #36]	; (8002360 <MX_USART3_UART_Init+0x58>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800233e:	4b08      	ldr	r3, [pc, #32]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002340:	2200      	movs	r2, #0
 8002342:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002344:	4b06      	ldr	r3, [pc, #24]	; (8002360 <MX_USART3_UART_Init+0x58>)
 8002346:	2200      	movs	r2, #0
 8002348:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800234a:	4805      	ldr	r0, [pc, #20]	; (8002360 <MX_USART3_UART_Init+0x58>)
 800234c:	f003 fe86 	bl	800605c <HAL_UART_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002356:	f000 f92b 	bl	80025b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	200003a0 	.word	0x200003a0
 8002364:	40004800 	.word	0x40004800

08002368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08c      	sub	sp, #48	; 0x30
 800236c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	4b86      	ldr	r3, [pc, #536]	; (8002598 <MX_GPIO_Init+0x230>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	4a85      	ldr	r2, [pc, #532]	; (8002598 <MX_GPIO_Init+0x230>)
 8002384:	f043 0304 	orr.w	r3, r3, #4
 8002388:	6313      	str	r3, [r2, #48]	; 0x30
 800238a:	4b83      	ldr	r3, [pc, #524]	; (8002598 <MX_GPIO_Init+0x230>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	f003 0304 	and.w	r3, r3, #4
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002396:	4b80      	ldr	r3, [pc, #512]	; (8002598 <MX_GPIO_Init+0x230>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a7f      	ldr	r2, [pc, #508]	; (8002598 <MX_GPIO_Init+0x230>)
 800239c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b7d      	ldr	r3, [pc, #500]	; (8002598 <MX_GPIO_Init+0x230>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ae:	4b7a      	ldr	r3, [pc, #488]	; (8002598 <MX_GPIO_Init+0x230>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	4a79      	ldr	r2, [pc, #484]	; (8002598 <MX_GPIO_Init+0x230>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ba:	4b77      	ldr	r3, [pc, #476]	; (8002598 <MX_GPIO_Init+0x230>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c6:	4b74      	ldr	r3, [pc, #464]	; (8002598 <MX_GPIO_Init+0x230>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a73      	ldr	r2, [pc, #460]	; (8002598 <MX_GPIO_Init+0x230>)
 80023cc:	f043 0302 	orr.w	r3, r3, #2
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b71      	ldr	r3, [pc, #452]	; (8002598 <MX_GPIO_Init+0x230>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023de:	4b6e      	ldr	r3, [pc, #440]	; (8002598 <MX_GPIO_Init+0x230>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	4a6d      	ldr	r2, [pc, #436]	; (8002598 <MX_GPIO_Init+0x230>)
 80023e4:	f043 0310 	orr.w	r3, r3, #16
 80023e8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ea:	4b6b      	ldr	r3, [pc, #428]	; (8002598 <MX_GPIO_Init+0x230>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023f6:	4b68      	ldr	r3, [pc, #416]	; (8002598 <MX_GPIO_Init+0x230>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	4a67      	ldr	r2, [pc, #412]	; (8002598 <MX_GPIO_Init+0x230>)
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	6313      	str	r3, [r2, #48]	; 0x30
 8002402:	4b65      	ldr	r3, [pc, #404]	; (8002598 <MX_GPIO_Init+0x230>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800240e:	4b62      	ldr	r3, [pc, #392]	; (8002598 <MX_GPIO_Init+0x230>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a61      	ldr	r2, [pc, #388]	; (8002598 <MX_GPIO_Init+0x230>)
 8002414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b5f      	ldr	r3, [pc, #380]	; (8002598 <MX_GPIO_Init+0x230>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002422:	603b      	str	r3, [r7, #0]
 8002424:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002426:	2200      	movs	r2, #0
 8002428:	f244 0181 	movw	r1, #16513	; 0x4081
 800242c:	485b      	ldr	r0, [pc, #364]	; (800259c <MX_GPIO_Init+0x234>)
 800242e:	f000 ff01 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002432:	2200      	movs	r2, #0
 8002434:	2140      	movs	r1, #64	; 0x40
 8002436:	485a      	ldr	r0, [pc, #360]	; (80025a0 <MX_GPIO_Init+0x238>)
 8002438:	f000 fefc 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800243c:	2200      	movs	r2, #0
 800243e:	2180      	movs	r1, #128	; 0x80
 8002440:	4858      	ldr	r0, [pc, #352]	; (80025a4 <MX_GPIO_Init+0x23c>)
 8002442:	f000 fef7 	bl	8003234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002446:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800244a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800244c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002456:	f107 031c 	add.w	r3, r7, #28
 800245a:	4619      	mov	r1, r3
 800245c:	4852      	ldr	r0, [pc, #328]	; (80025a8 <MX_GPIO_Init+0x240>)
 800245e:	f000 fd3d 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002462:	2332      	movs	r3, #50	; 0x32
 8002464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002466:	2302      	movs	r3, #2
 8002468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800246e:	2303      	movs	r3, #3
 8002470:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002472:	230b      	movs	r3, #11
 8002474:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002476:	f107 031c 	add.w	r3, r7, #28
 800247a:	4619      	mov	r1, r3
 800247c:	484a      	ldr	r0, [pc, #296]	; (80025a8 <MX_GPIO_Init+0x240>)
 800247e:	f000 fd2d 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002482:	2386      	movs	r3, #134	; 0x86
 8002484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002486:	2302      	movs	r3, #2
 8002488:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248e:	2303      	movs	r3, #3
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002492:	230b      	movs	r3, #11
 8002494:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	4619      	mov	r1, r3
 800249c:	4843      	ldr	r0, [pc, #268]	; (80025ac <MX_GPIO_Init+0x244>)
 800249e:	f000 fd1d 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024a2:	f244 0381 	movw	r3, #16513	; 0x4081
 80024a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a8:	2301      	movs	r3, #1
 80024aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4619      	mov	r1, r3
 80024ba:	4838      	ldr	r0, [pc, #224]	; (800259c <MX_GPIO_Init+0x234>)
 80024bc:	f000 fd0e 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80024c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ce:	2303      	movs	r3, #3
 80024d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024d2:	230b      	movs	r3, #11
 80024d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80024d6:	f107 031c 	add.w	r3, r7, #28
 80024da:	4619      	mov	r1, r3
 80024dc:	482f      	ldr	r0, [pc, #188]	; (800259c <MX_GPIO_Init+0x234>)
 80024de:	f000 fcfd 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024e2:	2340      	movs	r3, #64	; 0x40
 80024e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e6:	2301      	movs	r3, #1
 80024e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024f2:	f107 031c 	add.w	r3, r7, #28
 80024f6:	4619      	mov	r1, r3
 80024f8:	4829      	ldr	r0, [pc, #164]	; (80025a0 <MX_GPIO_Init+0x238>)
 80024fa:	f000 fcef 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024fe:	2380      	movs	r3, #128	; 0x80
 8002500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002502:	2300      	movs	r3, #0
 8002504:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	4823      	ldr	r0, [pc, #140]	; (80025a0 <MX_GPIO_Init+0x238>)
 8002512:	f000 fce3 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002516:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800251a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002524:	2303      	movs	r3, #3
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002528:	230a      	movs	r3, #10
 800252a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f107 031c 	add.w	r3, r7, #28
 8002530:	4619      	mov	r1, r3
 8002532:	481e      	ldr	r0, [pc, #120]	; (80025ac <MX_GPIO_Init+0x244>)
 8002534:	f000 fcd2 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002538:	f44f 7300 	mov.w	r3, #512	; 0x200
 800253c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800253e:	2300      	movs	r3, #0
 8002540:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002546:	f107 031c 	add.w	r3, r7, #28
 800254a:	4619      	mov	r1, r3
 800254c:	4817      	ldr	r0, [pc, #92]	; (80025ac <MX_GPIO_Init+0x244>)
 800254e:	f000 fcc5 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002556:	2301      	movs	r3, #1
 8002558:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	2300      	movs	r3, #0
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255e:	2300      	movs	r3, #0
 8002560:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002562:	f107 031c 	add.w	r3, r7, #28
 8002566:	4619      	mov	r1, r3
 8002568:	480e      	ldr	r0, [pc, #56]	; (80025a4 <MX_GPIO_Init+0x23c>)
 800256a:	f000 fcb7 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800256e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002578:	2300      	movs	r3, #0
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257c:	2303      	movs	r3, #3
 800257e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002580:	230b      	movs	r3, #11
 8002582:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002584:	f107 031c 	add.w	r3, r7, #28
 8002588:	4619      	mov	r1, r3
 800258a:	4805      	ldr	r0, [pc, #20]	; (80025a0 <MX_GPIO_Init+0x238>)
 800258c:	f000 fca6 	bl	8002edc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002590:	bf00      	nop
 8002592:	3730      	adds	r7, #48	; 0x30
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40023800 	.word	0x40023800
 800259c:	40020400 	.word	0x40020400
 80025a0:	40021800 	.word	0x40021800
 80025a4:	40020c00 	.word	0x40020c00
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40020000 	.word	0x40020000

080025b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025b4:	b672      	cpsid	i
}
 80025b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <Error_Handler+0x8>
	...

080025bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80025c2:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <HAL_MspInit+0x44>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	4a0e      	ldr	r2, [pc, #56]	; (8002600 <HAL_MspInit+0x44>)
 80025c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025cc:	6413      	str	r3, [r2, #64]	; 0x40
 80025ce:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <HAL_MspInit+0x44>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d6:	607b      	str	r3, [r7, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025da:	4b09      	ldr	r3, [pc, #36]	; (8002600 <HAL_MspInit+0x44>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	4a08      	ldr	r2, [pc, #32]	; (8002600 <HAL_MspInit+0x44>)
 80025e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025e4:	6453      	str	r3, [r2, #68]	; 0x44
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_MspInit+0x44>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40023800 	.word	0x40023800

08002604 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b0ac      	sub	sp, #176	; 0xb0
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800261c:	f107 0318 	add.w	r3, r7, #24
 8002620:	2284      	movs	r2, #132	; 0x84
 8002622:	2100      	movs	r1, #0
 8002624:	4618      	mov	r0, r3
 8002626:	f004 ff7a 	bl	800751e <memset>
  if(hi2c->Instance==I2C1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a44      	ldr	r2, [pc, #272]	; (8002740 <HAL_I2C_MspInit+0x13c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d13d      	bne.n	80026b0 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002634:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002638:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800263a:	2300      	movs	r3, #0
 800263c:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800263e:	f107 0318 	add.w	r3, r7, #24
 8002642:	4618      	mov	r0, r3
 8002644:	f002 f9ce 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800264e:	f7ff ffaf 	bl	80025b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002652:	4b3c      	ldr	r3, [pc, #240]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	4a3b      	ldr	r2, [pc, #236]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002658:	f043 0302 	orr.w	r3, r3, #2
 800265c:	6313      	str	r3, [r2, #48]	; 0x30
 800265e:	4b39      	ldr	r3, [pc, #228]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800266a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800266e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002672:	2312      	movs	r3, #18
 8002674:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002684:	2304      	movs	r3, #4
 8002686:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800268e:	4619      	mov	r1, r3
 8002690:	482d      	ldr	r0, [pc, #180]	; (8002748 <HAL_I2C_MspInit+0x144>)
 8002692:	f000 fc23 	bl	8002edc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002696:	4b2b      	ldr	r3, [pc, #172]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	4a2a      	ldr	r2, [pc, #168]	; (8002744 <HAL_I2C_MspInit+0x140>)
 800269c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026a0:	6413      	str	r3, [r2, #64]	; 0x40
 80026a2:	4b28      	ldr	r3, [pc, #160]	; (8002744 <HAL_I2C_MspInit+0x140>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 80026ae:	e042      	b.n	8002736 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C4)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a25      	ldr	r2, [pc, #148]	; (800274c <HAL_I2C_MspInit+0x148>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d13d      	bne.n	8002736 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80026ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026be:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026c6:	f107 0318 	add.w	r3, r7, #24
 80026ca:	4618      	mov	r0, r3
 80026cc:	f002 f98a 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80026d6:	f7ff ff6b 	bl	80025b0 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026da:	4b1a      	ldr	r3, [pc, #104]	; (8002744 <HAL_I2C_MspInit+0x140>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	4a19      	ldr	r2, [pc, #100]	; (8002744 <HAL_I2C_MspInit+0x140>)
 80026e0:	f043 0308 	orr.w	r3, r3, #8
 80026e4:	6313      	str	r3, [r2, #48]	; 0x30
 80026e6:	4b17      	ldr	r3, [pc, #92]	; (8002744 <HAL_I2C_MspInit+0x140>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80026f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026fa:	2312      	movs	r3, #18
 80026fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002700:	2300      	movs	r3, #0
 8002702:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002706:	2303      	movs	r3, #3
 8002708:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800270c:	2304      	movs	r3, #4
 800270e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002712:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002716:	4619      	mov	r1, r3
 8002718:	480d      	ldr	r0, [pc, #52]	; (8002750 <HAL_I2C_MspInit+0x14c>)
 800271a:	f000 fbdf 	bl	8002edc <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	4a08      	ldr	r2, [pc, #32]	; (8002744 <HAL_I2C_MspInit+0x140>)
 8002724:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002728:	6413      	str	r3, [r2, #64]	; 0x40
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <HAL_I2C_MspInit+0x140>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
}
 8002736:	bf00      	nop
 8002738:	37b0      	adds	r7, #176	; 0xb0
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40005400 	.word	0x40005400
 8002744:	40023800 	.word	0x40023800
 8002748:	40020400 	.word	0x40020400
 800274c:	40006000 	.word	0x40006000
 8002750:	40020c00 	.word	0x40020c00

08002754 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08a      	sub	sp, #40	; 0x28
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	60da      	str	r2, [r3, #12]
 800276a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a17      	ldr	r2, [pc, #92]	; (80027d0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d128      	bne.n	80027c8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002776:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	4a16      	ldr	r2, [pc, #88]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6453      	str	r3, [r2, #68]	; 0x44
 8002782:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800278e:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	4a10      	ldr	r2, [pc, #64]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 8002794:	f043 0310 	orr.w	r3, r3, #16
 8002798:	6313      	str	r3, [r2, #48]	; 0x30
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <HAL_TIM_Encoder_MspInit+0x80>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80027a6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80027aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ac:	2302      	movs	r3, #2
 80027ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b4:	2300      	movs	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027b8:	2301      	movs	r3, #1
 80027ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027bc:	f107 0314 	add.w	r3, r7, #20
 80027c0:	4619      	mov	r1, r3
 80027c2:	4805      	ldr	r0, [pc, #20]	; (80027d8 <HAL_TIM_Encoder_MspInit+0x84>)
 80027c4:	f000 fb8a 	bl	8002edc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80027c8:	bf00      	nop
 80027ca:	3728      	adds	r7, #40	; 0x28
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40010000 	.word	0x40010000
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ec:	d10c      	bne.n	8002808 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ee:	4b12      	ldr	r3, [pc, #72]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	4a11      	ldr	r2, [pc, #68]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6413      	str	r3, [r2, #64]	; 0x40
 80027fa:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002806:	e010      	b.n	800282a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0b      	ldr	r2, [pc, #44]	; (800283c <HAL_TIM_PWM_MspInit+0x60>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d10b      	bne.n	800282a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	4a08      	ldr	r2, [pc, #32]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 8002818:	f043 0302 	orr.w	r3, r3, #2
 800281c:	6413      	str	r3, [r2, #64]	; 0x40
 800281e:	4b06      	ldr	r3, [pc, #24]	; (8002838 <HAL_TIM_PWM_MspInit+0x5c>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800
 800283c:	40000400 	.word	0x40000400

08002840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002860:	d11d      	bne.n	800289e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002862:	4b21      	ldr	r3, [pc, #132]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a20      	ldr	r2, [pc, #128]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 8002868:	f043 0301 	orr.w	r3, r3, #1
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800287a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800287e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002880:	2302      	movs	r3, #2
 8002882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002888:	2300      	movs	r3, #0
 800288a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800288c:	2301      	movs	r3, #1
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	4619      	mov	r1, r3
 8002896:	4815      	ldr	r0, [pc, #84]	; (80028ec <HAL_TIM_MspPostInit+0xac>)
 8002898:	f000 fb20 	bl	8002edc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800289c:	e020      	b.n	80028e0 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <HAL_TIM_MspPostInit+0xb0>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d11b      	bne.n	80028e0 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a8:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	4a0e      	ldr	r2, [pc, #56]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 80028ae:	f043 0304 	orr.w	r3, r3, #4
 80028b2:	6313      	str	r3, [r2, #48]	; 0x30
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <HAL_TIM_MspPostInit+0xa8>)
 80028b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028c0:	2340      	movs	r3, #64	; 0x40
 80028c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028d0:	2302      	movs	r3, #2
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	4806      	ldr	r0, [pc, #24]	; (80028f4 <HAL_TIM_MspPostInit+0xb4>)
 80028dc:	f000 fafe 	bl	8002edc <HAL_GPIO_Init>
}
 80028e0:	bf00      	nop
 80028e2:	3728      	adds	r7, #40	; 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020000 	.word	0x40020000
 80028f0:	40000400 	.word	0x40000400
 80028f4:	40020800 	.word	0x40020800

080028f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b0aa      	sub	sp, #168	; 0xa8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002900:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
 800290e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	2284      	movs	r2, #132	; 0x84
 8002916:	2100      	movs	r1, #0
 8002918:	4618      	mov	r0, r3
 800291a:	f004 fe00 	bl	800751e <memset>
  if(huart->Instance==USART3)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a22      	ldr	r2, [pc, #136]	; (80029ac <HAL_UART_MspInit+0xb4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d13c      	bne.n	80029a2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002928:	f44f 7380 	mov.w	r3, #256	; 0x100
 800292c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800292e:	2300      	movs	r3, #0
 8002930:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002932:	f107 0310 	add.w	r3, r7, #16
 8002936:	4618      	mov	r0, r3
 8002938:	f002 f854 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002942:	f7ff fe35 	bl	80025b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002946:	4b1a      	ldr	r3, [pc, #104]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	4a19      	ldr	r2, [pc, #100]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 800294c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002950:	6413      	str	r3, [r2, #64]	; 0x40
 8002952:	4b17      	ldr	r3, [pc, #92]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800295e:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	4a13      	ldr	r2, [pc, #76]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 8002964:	f043 0308 	orr.w	r3, r3, #8
 8002968:	6313      	str	r3, [r2, #48]	; 0x30
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <HAL_UART_MspInit+0xb8>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002976:	f44f 7340 	mov.w	r3, #768	; 0x300
 800297a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297e:	2302      	movs	r3, #2
 8002980:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298a:	2303      	movs	r3, #3
 800298c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002990:	2307      	movs	r3, #7
 8002992:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002996:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800299a:	4619      	mov	r1, r3
 800299c:	4805      	ldr	r0, [pc, #20]	; (80029b4 <HAL_UART_MspInit+0xbc>)
 800299e:	f000 fa9d 	bl	8002edc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80029a2:	bf00      	nop
 80029a4:	37a8      	adds	r7, #168	; 0xa8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40004800 	.word	0x40004800
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020c00 	.word	0x40020c00

080029b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029bc:	e7fe      	b.n	80029bc <NMI_Handler+0x4>

080029be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029c2:	e7fe      	b.n	80029c2 <HardFault_Handler+0x4>

080029c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <MemManage_Handler+0x4>

080029ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <BusFault_Handler+0x4>

080029d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <UsageFault_Handler+0x4>

080029d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a04:	f000 f940 	bl	8002c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a08:	bf00      	nop
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
	return 1;
 8002a10:	2301      	movs	r3, #1
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <_kill>:

int _kill(int pid, int sig)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a26:	f004 fdcd 	bl	80075c4 <__errno>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2216      	movs	r2, #22
 8002a2e:	601a      	str	r2, [r3, #0]
	return -1;
 8002a30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_exit>:

void _exit (int status)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a44:	f04f 31ff 	mov.w	r1, #4294967295
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ffe7 	bl	8002a1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a4e:	e7fe      	b.n	8002a4e <_exit+0x12>

08002a50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	e00a      	b.n	8002a78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a62:	f3af 8000 	nop.w
 8002a66:	4601      	mov	r1, r0
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	60ba      	str	r2, [r7, #8]
 8002a6e:	b2ca      	uxtb	r2, r1
 8002a70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	3301      	adds	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	dbf0      	blt.n	8002a62 <_read+0x12>
	}

return len;
 8002a80:	687b      	ldr	r3, [r7, #4]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b086      	sub	sp, #24
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	e009      	b.n	8002ab0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	1c5a      	adds	r2, r3, #1
 8002aa0:	60ba      	str	r2, [r7, #8]
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	3301      	adds	r3, #1
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	dbf1      	blt.n	8002a9c <_write+0x12>
	}
	return len;
 8002ab8:	687b      	ldr	r3, [r7, #4]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <_close>:

int _close(int file)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002aea:	605a      	str	r2, [r3, #4]
	return 0;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <_isatty>:

int _isatty(int file)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
	return 1;
 8002b02:	2301      	movs	r3, #1
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b34:	4a14      	ldr	r2, [pc, #80]	; (8002b88 <_sbrk+0x5c>)
 8002b36:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <_sbrk+0x60>)
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b40:	4b13      	ldr	r3, [pc, #76]	; (8002b90 <_sbrk+0x64>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d102      	bne.n	8002b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b48:	4b11      	ldr	r3, [pc, #68]	; (8002b90 <_sbrk+0x64>)
 8002b4a:	4a12      	ldr	r2, [pc, #72]	; (8002b94 <_sbrk+0x68>)
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4e:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <_sbrk+0x64>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4413      	add	r3, r2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d207      	bcs.n	8002b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b5c:	f004 fd32 	bl	80075c4 <__errno>
 8002b60:	4603      	mov	r3, r0
 8002b62:	220c      	movs	r2, #12
 8002b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6a:	e009      	b.n	8002b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b6c:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b72:	4b07      	ldr	r3, [pc, #28]	; (8002b90 <_sbrk+0x64>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4413      	add	r3, r2
 8002b7a:	4a05      	ldr	r2, [pc, #20]	; (8002b90 <_sbrk+0x64>)
 8002b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20050000 	.word	0x20050000
 8002b8c:	00000400 	.word	0x00000400
 8002b90:	2000043c 	.word	0x2000043c
 8002b94:	20000590 	.word	0x20000590

08002b98 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b9c:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <SystemInit+0x20>)
 8002b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba2:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <SystemInit+0x20>)
 8002ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bf4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bc0:	480d      	ldr	r0, [pc, #52]	; (8002bf8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bc2:	490e      	ldr	r1, [pc, #56]	; (8002bfc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bc4:	4a0e      	ldr	r2, [pc, #56]	; (8002c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc8:	e002      	b.n	8002bd0 <LoopCopyDataInit>

08002bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bce:	3304      	adds	r3, #4

08002bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd4:	d3f9      	bcc.n	8002bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd6:	4a0b      	ldr	r2, [pc, #44]	; (8002c04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bd8:	4c0b      	ldr	r4, [pc, #44]	; (8002c08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bdc:	e001      	b.n	8002be2 <LoopFillZerobss>

08002bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be0:	3204      	adds	r2, #4

08002be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be4:	d3fb      	bcc.n	8002bde <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002be6:	f7ff ffd7 	bl	8002b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bea:	f004 fcf1 	bl	80075d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bee:	f7ff f877 	bl	8001ce0 <main>
  bx  lr    
 8002bf2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bf4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bfc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002c00:	08009b1c 	.word	0x08009b1c
  ldr r2, =_sbss
 8002c04:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002c08:	20000590 	.word	0x20000590

08002c0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c0c:	e7fe      	b.n	8002c0c <ADC_IRQHandler>

08002c0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c12:	2003      	movs	r0, #3
 8002c14:	f000 f92e 	bl	8002e74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c18:	2000      	movs	r0, #0
 8002c1a:	f000 f805 	bl	8002c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c1e:	f7ff fccd 	bl	80025bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c30:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <HAL_InitTick+0x54>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <HAL_InitTick+0x58>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 f93b 	bl	8002ec2 <HAL_SYSTICK_Config>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e00e      	b.n	8002c74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b0f      	cmp	r3, #15
 8002c5a:	d80a      	bhi.n	8002c72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	f04f 30ff 	mov.w	r0, #4294967295
 8002c64:	f000 f911 	bl	8002e8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c68:	4a06      	ldr	r2, [pc, #24]	; (8002c84 <HAL_InitTick+0x5c>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e000      	b.n	8002c74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	20000008 	.word	0x20000008
 8002c84:	20000004 	.word	0x20000004

08002c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c8c:	4b06      	ldr	r3, [pc, #24]	; (8002ca8 <HAL_IncTick+0x20>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_IncTick+0x24>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4413      	add	r3, r2
 8002c98:	4a04      	ldr	r2, [pc, #16]	; (8002cac <HAL_IncTick+0x24>)
 8002c9a:	6013      	str	r3, [r2, #0]
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	20000008 	.word	0x20000008
 8002cac:	20000440 	.word	0x20000440

08002cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cb4:	4b03      	ldr	r3, [pc, #12]	; (8002cc4 <HAL_GetTick+0x14>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000440 	.word	0x20000440

08002cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd0:	f7ff ffee 	bl	8002cb0 <HAL_GetTick>
 8002cd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d005      	beq.n	8002cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ce2:	4b0a      	ldr	r3, [pc, #40]	; (8002d0c <HAL_Delay+0x44>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4413      	add	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cee:	bf00      	nop
 8002cf0:	f7ff ffde 	bl	8002cb0 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d8f7      	bhi.n	8002cf0 <HAL_Delay+0x28>
  {
  }
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000008 	.word	0x20000008

08002d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d20:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <__NVIC_SetPriorityGrouping+0x40>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <__NVIC_SetPriorityGrouping+0x44>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3e:	4a04      	ldr	r2, [pc, #16]	; (8002d50 <__NVIC_SetPriorityGrouping+0x40>)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	60d3      	str	r3, [r2, #12]
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	e000ed00 	.word	0xe000ed00
 8002d54:	05fa0000 	.word	0x05fa0000

08002d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <__NVIC_GetPriorityGrouping+0x18>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	0a1b      	lsrs	r3, r3, #8
 8002d62:	f003 0307 	and.w	r3, r3, #7
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	e000ed00 	.word	0xe000ed00

08002d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	db0a      	blt.n	8002d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	490c      	ldr	r1, [pc, #48]	; (8002dc0 <__NVIC_SetPriority+0x4c>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	0112      	lsls	r2, r2, #4
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	440b      	add	r3, r1
 8002d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d9c:	e00a      	b.n	8002db4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	4908      	ldr	r1, [pc, #32]	; (8002dc4 <__NVIC_SetPriority+0x50>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	3b04      	subs	r3, #4
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	440b      	add	r3, r1
 8002db2:	761a      	strb	r2, [r3, #24]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000e100 	.word	0xe000e100
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f1c3 0307 	rsb	r3, r3, #7
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	bf28      	it	cs
 8002de6:	2304      	movcs	r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3304      	adds	r3, #4
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d902      	bls.n	8002df8 <NVIC_EncodePriority+0x30>
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3b03      	subs	r3, #3
 8002df6:	e000      	b.n	8002dfa <NVIC_EncodePriority+0x32>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43da      	mvns	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e10:	f04f 31ff 	mov.w	r1, #4294967295
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43d9      	mvns	r1, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	4313      	orrs	r3, r2
         );
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3724      	adds	r7, #36	; 0x24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e40:	d301      	bcc.n	8002e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e42:	2301      	movs	r3, #1
 8002e44:	e00f      	b.n	8002e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e46:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <SysTick_Config+0x40>)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e4e:	210f      	movs	r1, #15
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	f7ff ff8e 	bl	8002d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <SysTick_Config+0x40>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e5e:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <SysTick_Config+0x40>)
 8002e60:	2207      	movs	r2, #7
 8002e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	e000e010 	.word	0xe000e010

08002e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff ff47 	bl	8002d10 <__NVIC_SetPriorityGrouping>
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	4603      	mov	r3, r0
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e9c:	f7ff ff5c 	bl	8002d58 <__NVIC_GetPriorityGrouping>
 8002ea0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	68b9      	ldr	r1, [r7, #8]
 8002ea6:	6978      	ldr	r0, [r7, #20]
 8002ea8:	f7ff ff8e 	bl	8002dc8 <NVIC_EncodePriority>
 8002eac:	4602      	mov	r2, r0
 8002eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff ff5d 	bl	8002d74 <__NVIC_SetPriority>
}
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7ff ffb0 	bl	8002e30 <SysTick_Config>
 8002ed0:	4603      	mov	r3, r0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	; 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61fb      	str	r3, [r7, #28]
 8002efa:	e175      	b.n	80031e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	f040 8164 	bne.w	80031e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d005      	beq.n	8002f32 <HAL_GPIO_Init+0x56>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d130      	bne.n	8002f94 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	2203      	movs	r2, #3
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 0201 	and.w	r2, r3, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d017      	beq.n	8002fd0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d123      	bne.n	8003024 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	08da      	lsrs	r2, r3, #3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3208      	adds	r2, #8
 8002fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	220f      	movs	r2, #15
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	08da      	lsrs	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3208      	adds	r2, #8
 800301e:	69b9      	ldr	r1, [r7, #24]
 8003020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0203 	and.w	r2, r3, #3
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80be 	beq.w	80031e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003066:	4b66      	ldr	r3, [pc, #408]	; (8003200 <HAL_GPIO_Init+0x324>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306a:	4a65      	ldr	r2, [pc, #404]	; (8003200 <HAL_GPIO_Init+0x324>)
 800306c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003070:	6453      	str	r3, [r2, #68]	; 0x44
 8003072:	4b63      	ldr	r3, [pc, #396]	; (8003200 <HAL_GPIO_Init+0x324>)
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800307e:	4a61      	ldr	r2, [pc, #388]	; (8003204 <HAL_GPIO_Init+0x328>)
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	089b      	lsrs	r3, r3, #2
 8003084:	3302      	adds	r3, #2
 8003086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	f003 0303 	and.w	r3, r3, #3
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	220f      	movs	r2, #15
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	43db      	mvns	r3, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4013      	ands	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a58      	ldr	r2, [pc, #352]	; (8003208 <HAL_GPIO_Init+0x32c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d037      	beq.n	800311a <HAL_GPIO_Init+0x23e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a57      	ldr	r2, [pc, #348]	; (800320c <HAL_GPIO_Init+0x330>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d031      	beq.n	8003116 <HAL_GPIO_Init+0x23a>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a56      	ldr	r2, [pc, #344]	; (8003210 <HAL_GPIO_Init+0x334>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d02b      	beq.n	8003112 <HAL_GPIO_Init+0x236>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a55      	ldr	r2, [pc, #340]	; (8003214 <HAL_GPIO_Init+0x338>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d025      	beq.n	800310e <HAL_GPIO_Init+0x232>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a54      	ldr	r2, [pc, #336]	; (8003218 <HAL_GPIO_Init+0x33c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d01f      	beq.n	800310a <HAL_GPIO_Init+0x22e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a53      	ldr	r2, [pc, #332]	; (800321c <HAL_GPIO_Init+0x340>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d019      	beq.n	8003106 <HAL_GPIO_Init+0x22a>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a52      	ldr	r2, [pc, #328]	; (8003220 <HAL_GPIO_Init+0x344>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d013      	beq.n	8003102 <HAL_GPIO_Init+0x226>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a51      	ldr	r2, [pc, #324]	; (8003224 <HAL_GPIO_Init+0x348>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d00d      	beq.n	80030fe <HAL_GPIO_Init+0x222>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a50      	ldr	r2, [pc, #320]	; (8003228 <HAL_GPIO_Init+0x34c>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d007      	beq.n	80030fa <HAL_GPIO_Init+0x21e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a4f      	ldr	r2, [pc, #316]	; (800322c <HAL_GPIO_Init+0x350>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d101      	bne.n	80030f6 <HAL_GPIO_Init+0x21a>
 80030f2:	2309      	movs	r3, #9
 80030f4:	e012      	b.n	800311c <HAL_GPIO_Init+0x240>
 80030f6:	230a      	movs	r3, #10
 80030f8:	e010      	b.n	800311c <HAL_GPIO_Init+0x240>
 80030fa:	2308      	movs	r3, #8
 80030fc:	e00e      	b.n	800311c <HAL_GPIO_Init+0x240>
 80030fe:	2307      	movs	r3, #7
 8003100:	e00c      	b.n	800311c <HAL_GPIO_Init+0x240>
 8003102:	2306      	movs	r3, #6
 8003104:	e00a      	b.n	800311c <HAL_GPIO_Init+0x240>
 8003106:	2305      	movs	r3, #5
 8003108:	e008      	b.n	800311c <HAL_GPIO_Init+0x240>
 800310a:	2304      	movs	r3, #4
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x240>
 800310e:	2303      	movs	r3, #3
 8003110:	e004      	b.n	800311c <HAL_GPIO_Init+0x240>
 8003112:	2302      	movs	r3, #2
 8003114:	e002      	b.n	800311c <HAL_GPIO_Init+0x240>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_GPIO_Init+0x240>
 800311a:	2300      	movs	r3, #0
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	0092      	lsls	r2, r2, #2
 8003124:	4093      	lsls	r3, r2
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4313      	orrs	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800312c:	4935      	ldr	r1, [pc, #212]	; (8003204 <HAL_GPIO_Init+0x328>)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800313a:	4b3d      	ldr	r3, [pc, #244]	; (8003230 <HAL_GPIO_Init+0x354>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800315e:	4a34      	ldr	r2, [pc, #208]	; (8003230 <HAL_GPIO_Init+0x354>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003164:	4b32      	ldr	r3, [pc, #200]	; (8003230 <HAL_GPIO_Init+0x354>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003188:	4a29      	ldr	r2, [pc, #164]	; (8003230 <HAL_GPIO_Init+0x354>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800318e:	4b28      	ldr	r3, [pc, #160]	; (8003230 <HAL_GPIO_Init+0x354>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031b2:	4a1f      	ldr	r2, [pc, #124]	; (8003230 <HAL_GPIO_Init+0x354>)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031b8:	4b1d      	ldr	r3, [pc, #116]	; (8003230 <HAL_GPIO_Init+0x354>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4013      	ands	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031dc:	4a14      	ldr	r2, [pc, #80]	; (8003230 <HAL_GPIO_Init+0x354>)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	2b0f      	cmp	r3, #15
 80031ec:	f67f ae86 	bls.w	8002efc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3724      	adds	r7, #36	; 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800
 8003204:	40013800 	.word	0x40013800
 8003208:	40020000 	.word	0x40020000
 800320c:	40020400 	.word	0x40020400
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40021400 	.word	0x40021400
 8003220:	40021800 	.word	0x40021800
 8003224:	40021c00 	.word	0x40021c00
 8003228:	40022000 	.word	0x40022000
 800322c:	40022400 	.word	0x40022400
 8003230:	40013c00 	.word	0x40013c00

08003234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
 8003240:	4613      	mov	r3, r2
 8003242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003244:	787b      	ldrb	r3, [r7, #1]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800324a:	887a      	ldrh	r2, [r7, #2]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003250:	e003      	b.n	800325a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003252:	887b      	ldrh	r3, [r7, #2]
 8003254:	041a      	lsls	r2, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	619a      	str	r2, [r3, #24]
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
	...

08003268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e07f      	b.n	800337a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff f9b8 	bl	8002604 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2224      	movs	r2, #36	; 0x24
 8003298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d107      	bne.n	80032e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	e006      	b.n	80032f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d104      	bne.n	8003302 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003300:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6859      	ldr	r1, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	4b1d      	ldr	r3, [pc, #116]	; (8003384 <HAL_I2C_Init+0x11c>)
 800330e:	430b      	orrs	r3, r1
 8003310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	69d9      	ldr	r1, [r3, #28]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1a      	ldr	r2, [r3, #32]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	02008000 	.word	0x02008000

08003388 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af02      	add	r7, sp, #8
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	607a      	str	r2, [r7, #4]
 8003392:	461a      	mov	r2, r3
 8003394:	460b      	mov	r3, r1
 8003396:	817b      	strh	r3, [r7, #10]
 8003398:	4613      	mov	r3, r2
 800339a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	f040 80da 	bne.w	800355e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <HAL_I2C_Master_Transmit+0x30>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e0d3      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033c0:	f7ff fc76 	bl	8002cb0 <HAL_GetTick>
 80033c4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2319      	movs	r3, #25
 80033cc:	2201      	movs	r2, #1
 80033ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fbc6 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e0be      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2221      	movs	r2, #33	; 0x21
 80033e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2210      	movs	r2, #16
 80033ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	893a      	ldrh	r2, [r7, #8]
 8003402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	2bff      	cmp	r3, #255	; 0xff
 8003412:	d90e      	bls.n	8003432 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	22ff      	movs	r2, #255	; 0xff
 8003418:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341e:	b2da      	uxtb	r2, r3
 8003420:	8979      	ldrh	r1, [r7, #10]
 8003422:	4b51      	ldr	r3, [pc, #324]	; (8003568 <HAL_I2C_Master_Transmit+0x1e0>)
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 fd36 	bl	8003e9c <I2C_TransferConfig>
 8003430:	e06c      	b.n	800350c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003440:	b2da      	uxtb	r2, r3
 8003442:	8979      	ldrh	r1, [r7, #10]
 8003444:	4b48      	ldr	r3, [pc, #288]	; (8003568 <HAL_I2C_Master_Transmit+0x1e0>)
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fd25 	bl	8003e9c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003452:	e05b      	b.n	800350c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	6a39      	ldr	r1, [r7, #32]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 fbc3 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e07b      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349c:	b29b      	uxth	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d034      	beq.n	800350c <HAL_I2C_Master_Transmit+0x184>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d130      	bne.n	800350c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	2200      	movs	r2, #0
 80034b2:	2180      	movs	r1, #128	; 0x80
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 fb55 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e04d      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2bff      	cmp	r3, #255	; 0xff
 80034cc:	d90e      	bls.n	80034ec <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	22ff      	movs	r2, #255	; 0xff
 80034d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	8979      	ldrh	r1, [r7, #10]
 80034dc:	2300      	movs	r3, #0
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 fcd9 	bl	8003e9c <I2C_TransferConfig>
 80034ea:	e00f      	b.n	800350c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	8979      	ldrh	r1, [r7, #10]
 80034fe:	2300      	movs	r3, #0
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 fcc8 	bl	8003e9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d19e      	bne.n	8003454 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	6a39      	ldr	r1, [r7, #32]
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 fba2 	bl	8003c64 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e01a      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2220      	movs	r2, #32
 8003530:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6859      	ldr	r1, [r3, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	4b0b      	ldr	r3, [pc, #44]	; (800356c <HAL_I2C_Master_Transmit+0x1e4>)
 800353e:	400b      	ands	r3, r1
 8003540:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2220      	movs	r2, #32
 8003546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	e000      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800355e:	2302      	movs	r3, #2
  }
}
 8003560:	4618      	mov	r0, r3
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	80002000 	.word	0x80002000
 800356c:	fe00e800 	.word	0xfe00e800

08003570 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	4608      	mov	r0, r1
 800357a:	4611      	mov	r1, r2
 800357c:	461a      	mov	r2, r3
 800357e:	4603      	mov	r3, r0
 8003580:	817b      	strh	r3, [r7, #10]
 8003582:	460b      	mov	r3, r1
 8003584:	813b      	strh	r3, [r7, #8]
 8003586:	4613      	mov	r3, r2
 8003588:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b20      	cmp	r3, #32
 8003594:	f040 80f9 	bne.w	800378a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003598:	6a3b      	ldr	r3, [r7, #32]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d002      	beq.n	80035a4 <HAL_I2C_Mem_Write+0x34>
 800359e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e0ed      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d101      	bne.n	80035be <HAL_I2C_Mem_Write+0x4e>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e0e6      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035c6:	f7ff fb73 	bl	8002cb0 <HAL_GetTick>
 80035ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	2319      	movs	r3, #25
 80035d2:	2201      	movs	r2, #1
 80035d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 fac3 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0d1      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2221      	movs	r2, #33	; 0x21
 80035ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2240      	movs	r2, #64	; 0x40
 80035f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a3a      	ldr	r2, [r7, #32]
 8003602:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003608:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003610:	88f8      	ldrh	r0, [r7, #6]
 8003612:	893a      	ldrh	r2, [r7, #8]
 8003614:	8979      	ldrh	r1, [r7, #10]
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	4603      	mov	r3, r0
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 f9d3 	bl	80039cc <I2C_RequestMemoryWrite>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0a9      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363c:	b29b      	uxth	r3, r3
 800363e:	2bff      	cmp	r3, #255	; 0xff
 8003640:	d90e      	bls.n	8003660 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	22ff      	movs	r2, #255	; 0xff
 8003646:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364c:	b2da      	uxtb	r2, r3
 800364e:	8979      	ldrh	r1, [r7, #10]
 8003650:	2300      	movs	r3, #0
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fc1f 	bl	8003e9c <I2C_TransferConfig>
 800365e:	e00f      	b.n	8003680 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800366e:	b2da      	uxtb	r2, r3
 8003670:	8979      	ldrh	r1, [r7, #10]
 8003672:	2300      	movs	r3, #0
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f000 fc0e 	bl	8003e9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 faad 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e07b      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d034      	beq.n	8003738 <HAL_I2C_Mem_Write+0x1c8>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d130      	bne.n	8003738 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036dc:	2200      	movs	r2, #0
 80036de:	2180      	movs	r1, #128	; 0x80
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 fa3f 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e04d      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2bff      	cmp	r3, #255	; 0xff
 80036f8:	d90e      	bls.n	8003718 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	22ff      	movs	r2, #255	; 0xff
 80036fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003704:	b2da      	uxtb	r2, r3
 8003706:	8979      	ldrh	r1, [r7, #10]
 8003708:	2300      	movs	r3, #0
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 fbc3 	bl	8003e9c <I2C_TransferConfig>
 8003716:	e00f      	b.n	8003738 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003726:	b2da      	uxtb	r2, r3
 8003728:	8979      	ldrh	r1, [r7, #10]
 800372a:	2300      	movs	r3, #0
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 fbb2 	bl	8003e9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d19e      	bne.n	8003680 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 fa8c 	bl	8003c64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e01a      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2220      	movs	r2, #32
 800375c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6859      	ldr	r1, [r3, #4]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <HAL_I2C_Mem_Write+0x224>)
 800376a:	400b      	ands	r3, r1
 800376c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2220      	movs	r2, #32
 8003772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	e000      	b.n	800378c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800378a:	2302      	movs	r3, #2
  }
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	fe00e800 	.word	0xfe00e800

08003798 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	4608      	mov	r0, r1
 80037a2:	4611      	mov	r1, r2
 80037a4:	461a      	mov	r2, r3
 80037a6:	4603      	mov	r3, r0
 80037a8:	817b      	strh	r3, [r7, #10]
 80037aa:	460b      	mov	r3, r1
 80037ac:	813b      	strh	r3, [r7, #8]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 80fd 	bne.w	80039ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_I2C_Mem_Read+0x34>
 80037c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0f1      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_I2C_Mem_Read+0x4e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e0ea      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037ee:	f7ff fa5f 	bl	8002cb0 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2319      	movs	r3, #25
 80037fa:	2201      	movs	r2, #1
 80037fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f9af 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0d5      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2222      	movs	r2, #34	; 0x22
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	; 0x40
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a3a      	ldr	r2, [r7, #32]
 800382a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003830:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003838:	88f8      	ldrh	r0, [r7, #6]
 800383a:	893a      	ldrh	r2, [r7, #8]
 800383c:	8979      	ldrh	r1, [r7, #10]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	9301      	str	r3, [sp, #4]
 8003842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4603      	mov	r3, r0
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f913 	bl	8003a74 <I2C_RequestMemoryRead>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0ad      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003864:	b29b      	uxth	r3, r3
 8003866:	2bff      	cmp	r3, #255	; 0xff
 8003868:	d90e      	bls.n	8003888 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	22ff      	movs	r2, #255	; 0xff
 800386e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003874:	b2da      	uxtb	r2, r3
 8003876:	8979      	ldrh	r1, [r7, #10]
 8003878:	4b52      	ldr	r3, [pc, #328]	; (80039c4 <HAL_I2C_Mem_Read+0x22c>)
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fb0b 	bl	8003e9c <I2C_TransferConfig>
 8003886:	e00f      	b.n	80038a8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003896:	b2da      	uxtb	r2, r3
 8003898:	8979      	ldrh	r1, [r7, #10]
 800389a:	4b4a      	ldr	r3, [pc, #296]	; (80039c4 <HAL_I2C_Mem_Read+0x22c>)
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fafa 	bl	8003e9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ae:	2200      	movs	r2, #0
 80038b0:	2104      	movs	r1, #4
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f956 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e07c      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d034      	beq.n	8003968 <HAL_I2C_Mem_Read+0x1d0>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003902:	2b00      	cmp	r3, #0
 8003904:	d130      	bne.n	8003968 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390c:	2200      	movs	r2, #0
 800390e:	2180      	movs	r1, #128	; 0x80
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f927 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e04d      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003924:	b29b      	uxth	r3, r3
 8003926:	2bff      	cmp	r3, #255	; 0xff
 8003928:	d90e      	bls.n	8003948 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	22ff      	movs	r2, #255	; 0xff
 800392e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003934:	b2da      	uxtb	r2, r3
 8003936:	8979      	ldrh	r1, [r7, #10]
 8003938:	2300      	movs	r3, #0
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 faab 	bl	8003e9c <I2C_TransferConfig>
 8003946:	e00f      	b.n	8003968 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003956:	b2da      	uxtb	r2, r3
 8003958:	8979      	ldrh	r1, [r7, #10]
 800395a:	2300      	movs	r3, #0
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 fa9a 	bl	8003e9c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d19a      	bne.n	80038a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f974 	bl	8003c64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e01a      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2220      	movs	r2, #32
 800398c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6859      	ldr	r1, [r3, #4]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <HAL_I2C_Mem_Read+0x230>)
 800399a:	400b      	ands	r3, r1
 800399c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	e000      	b.n	80039bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80039ba:	2302      	movs	r3, #2
  }
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	80002400 	.word	0x80002400
 80039c8:	fe00e800 	.word	0xfe00e800

080039cc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	4608      	mov	r0, r1
 80039d6:	4611      	mov	r1, r2
 80039d8:	461a      	mov	r2, r3
 80039da:	4603      	mov	r3, r0
 80039dc:	817b      	strh	r3, [r7, #10]
 80039de:	460b      	mov	r3, r1
 80039e0:	813b      	strh	r3, [r7, #8]
 80039e2:	4613      	mov	r3, r2
 80039e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	8979      	ldrh	r1, [r7, #10]
 80039ec:	4b20      	ldr	r3, [pc, #128]	; (8003a70 <I2C_RequestMemoryWrite+0xa4>)
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fa51 	bl	8003e9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039fa:	69fa      	ldr	r2, [r7, #28]
 80039fc:	69b9      	ldr	r1, [r7, #24]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f8f0 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e02c      	b.n	8003a68 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28
 8003a1e:	e015      	b.n	8003a4c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a20:	893b      	ldrh	r3, [r7, #8]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	69fa      	ldr	r2, [r7, #28]
 8003a30:	69b9      	ldr	r1, [r7, #24]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f8d6 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e012      	b.n	8003a68 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a42:	893b      	ldrh	r3, [r7, #8]
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	2200      	movs	r2, #0
 8003a54:	2180      	movs	r1, #128	; 0x80
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f884 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	80002000 	.word	0x80002000

08003a74 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af02      	add	r7, sp, #8
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	4611      	mov	r1, r2
 8003a80:	461a      	mov	r2, r3
 8003a82:	4603      	mov	r3, r0
 8003a84:	817b      	strh	r3, [r7, #10]
 8003a86:	460b      	mov	r3, r1
 8003a88:	813b      	strh	r3, [r7, #8]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003a8e:	88fb      	ldrh	r3, [r7, #6]
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	8979      	ldrh	r1, [r7, #10]
 8003a94:	4b20      	ldr	r3, [pc, #128]	; (8003b18 <I2C_RequestMemoryRead+0xa4>)
 8003a96:	9300      	str	r3, [sp, #0]
 8003a98:	2300      	movs	r3, #0
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 f9fe 	bl	8003e9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aa0:	69fa      	ldr	r2, [r7, #28]
 8003aa2:	69b9      	ldr	r1, [r7, #24]
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f89d 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e02c      	b.n	8003b0e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ab4:	88fb      	ldrh	r3, [r7, #6]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d105      	bne.n	8003ac6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003aba:	893b      	ldrh	r3, [r7, #8]
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	629a      	str	r2, [r3, #40]	; 0x28
 8003ac4:	e015      	b.n	8003af2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ac6:	893b      	ldrh	r3, [r7, #8]
 8003ac8:	0a1b      	lsrs	r3, r3, #8
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad4:	69fa      	ldr	r2, [r7, #28]
 8003ad6:	69b9      	ldr	r1, [r7, #24]
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 f883 	bl	8003be4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e012      	b.n	8003b0e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ae8:	893b      	ldrh	r3, [r7, #8]
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2200      	movs	r2, #0
 8003afa:	2140      	movs	r1, #64	; 0x40
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f000 f831 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e000      	b.n	8003b0e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	80002000 	.word	0x80002000

08003b1c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d103      	bne.n	8003b3a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2200      	movs	r2, #0
 8003b38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d007      	beq.n	8003b58 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	619a      	str	r2, [r3, #24]
  }
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	4613      	mov	r3, r2
 8003b72:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b74:	e022      	b.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7c:	d01e      	beq.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7e:	f7ff f897 	bl	8002cb0 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d302      	bcc.n	8003b94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d113      	bne.n	8003bbc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b98:	f043 0220 	orr.w	r2, r3, #32
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e00f      	b.n	8003bdc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	bf0c      	ite	eq
 8003bcc:	2301      	moveq	r3, #1
 8003bce:	2300      	movne	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d0cd      	beq.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003bf0:	e02c      	b.n	8003c4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 f870 	bl	8003cdc <I2C_IsErrorOccurred>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e02a      	b.n	8003c5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0c:	d01e      	beq.n	8003c4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c0e:	f7ff f84f 	bl	8002cb0 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d302      	bcc.n	8003c24 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d113      	bne.n	8003c4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c28:	f043 0220 	orr.w	r2, r3, #32
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e007      	b.n	8003c5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d1cb      	bne.n	8003bf2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c70:	e028      	b.n	8003cc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f830 	bl	8003cdc <I2C_IsErrorOccurred>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e026      	b.n	8003cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c86:	f7ff f813 	bl	8002cb0 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d302      	bcc.n	8003c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d113      	bne.n	8003cc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca0:	f043 0220 	orr.w	r2, r3, #32
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2220      	movs	r2, #32
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e007      	b.n	8003cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	f003 0320 	and.w	r3, r3, #32
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	d1cf      	bne.n	8003c72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08a      	sub	sp, #40	; 0x28
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d068      	beq.n	8003dda <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2210      	movs	r2, #16
 8003d0e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d10:	e049      	b.n	8003da6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d18:	d045      	beq.n	8003da6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d1a:	f7fe ffc9 	bl	8002cb0 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d302      	bcc.n	8003d30 <I2C_IsErrorOccurred+0x54>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d13a      	bne.n	8003da6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d42:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d52:	d121      	bne.n	8003d98 <I2C_IsErrorOccurred+0xbc>
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d5a:	d01d      	beq.n	8003d98 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003d5c:	7cfb      	ldrb	r3, [r7, #19]
 8003d5e:	2b20      	cmp	r3, #32
 8003d60:	d01a      	beq.n	8003d98 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d70:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d72:	f7fe ff9d 	bl	8002cb0 <HAL_GetTick>
 8003d76:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d78:	e00e      	b.n	8003d98 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d7a:	f7fe ff99 	bl	8002cb0 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b19      	cmp	r3, #25
 8003d86:	d907      	bls.n	8003d98 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	f043 0320 	orr.w	r3, r3, #32
 8003d8e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003d96:	e006      	b.n	8003da6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	f003 0320 	and.w	r3, r3, #32
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d1e9      	bne.n	8003d7a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	f003 0320 	and.w	r3, r3, #32
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	d003      	beq.n	8003dbc <I2C_IsErrorOccurred+0xe0>
 8003db4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0aa      	beq.n	8003d12 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d103      	bne.n	8003dcc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	f043 0304 	orr.w	r3, r3, #4
 8003dd2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00b      	beq.n	8003e04 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003dec:	6a3b      	ldr	r3, [r7, #32]
 8003dee:	f043 0301 	orr.w	r3, r3, #1
 8003df2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dfc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	f043 0308 	orr.w	r3, r3, #8
 8003e14:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00b      	beq.n	8003e48 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	f043 0302 	orr.w	r3, r3, #2
 8003e36:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01c      	beq.n	8003e8a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f7ff fe63 	bl	8003b1c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6859      	ldr	r1, [r3, #4]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4b0d      	ldr	r3, [pc, #52]	; (8003e98 <I2C_IsErrorOccurred+0x1bc>)
 8003e62:	400b      	ands	r3, r1
 8003e64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2220      	movs	r2, #32
 8003e76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3728      	adds	r7, #40	; 0x28
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	fe00e800 	.word	0xfe00e800

08003e9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	607b      	str	r3, [r7, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	817b      	strh	r3, [r7, #10]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eae:	897b      	ldrh	r3, [r7, #10]
 8003eb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003eb4:	7a7b      	ldrb	r3, [r7, #9]
 8003eb6:	041b      	lsls	r3, r3, #16
 8003eb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ebc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003eca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	6a3b      	ldr	r3, [r7, #32]
 8003ed4:	0d5b      	lsrs	r3, r3, #21
 8003ed6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003eda:	4b08      	ldr	r3, [pc, #32]	; (8003efc <I2C_TransferConfig+0x60>)
 8003edc:	430b      	orrs	r3, r1
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	ea02 0103 	and.w	r1, r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003eee:	bf00      	nop
 8003ef0:	371c      	adds	r7, #28
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	03ff63ff 	.word	0x03ff63ff

08003f00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b20      	cmp	r3, #32
 8003f14:	d138      	bne.n	8003f88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d101      	bne.n	8003f24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f20:	2302      	movs	r3, #2
 8003f22:	e032      	b.n	8003f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2224      	movs	r2, #36	; 0x24
 8003f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0201 	bic.w	r2, r2, #1
 8003f42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6819      	ldr	r1, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	430a      	orrs	r2, r1
 8003f62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f042 0201 	orr.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2220      	movs	r2, #32
 8003f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	e000      	b.n	8003f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f88:	2302      	movs	r3, #2
  }
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b085      	sub	sp, #20
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d139      	bne.n	8004020 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d101      	bne.n	8003fba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	e033      	b.n	8004022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2224      	movs	r2, #36	; 0x24
 8003fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fe8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	021b      	lsls	r3, r3, #8
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	e000      	b.n	8004022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
  }
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004034:	4b05      	ldr	r3, [pc, #20]	; (800404c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a04      	ldr	r2, [pc, #16]	; (800404c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800403a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800403e:	6013      	str	r3, [r2, #0]
}
 8004040:	bf00      	nop
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40007000 	.word	0x40007000

08004050 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004058:	2300      	movs	r3, #0
 800405a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e291      	b.n	800458a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 8087 	beq.w	8004182 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004074:	4b96      	ldr	r3, [pc, #600]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 030c 	and.w	r3, r3, #12
 800407c:	2b04      	cmp	r3, #4
 800407e:	d00c      	beq.n	800409a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004080:	4b93      	ldr	r3, [pc, #588]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f003 030c 	and.w	r3, r3, #12
 8004088:	2b08      	cmp	r3, #8
 800408a:	d112      	bne.n	80040b2 <HAL_RCC_OscConfig+0x62>
 800408c:	4b90      	ldr	r3, [pc, #576]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004098:	d10b      	bne.n	80040b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409a:	4b8d      	ldr	r3, [pc, #564]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d06c      	beq.n	8004180 <HAL_RCC_OscConfig+0x130>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d168      	bne.n	8004180 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e26b      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ba:	d106      	bne.n	80040ca <HAL_RCC_OscConfig+0x7a>
 80040bc:	4b84      	ldr	r3, [pc, #528]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a83      	ldr	r2, [pc, #524]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	e02e      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10c      	bne.n	80040ec <HAL_RCC_OscConfig+0x9c>
 80040d2:	4b7f      	ldr	r3, [pc, #508]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7e      	ldr	r2, [pc, #504]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	4b7c      	ldr	r3, [pc, #496]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a7b      	ldr	r2, [pc, #492]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	e01d      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040f4:	d10c      	bne.n	8004110 <HAL_RCC_OscConfig+0xc0>
 80040f6:	4b76      	ldr	r3, [pc, #472]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a75      	ldr	r2, [pc, #468]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80040fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	4b73      	ldr	r3, [pc, #460]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a72      	ldr	r2, [pc, #456]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	e00b      	b.n	8004128 <HAL_RCC_OscConfig+0xd8>
 8004110:	4b6f      	ldr	r3, [pc, #444]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a6e      	ldr	r2, [pc, #440]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	4b6c      	ldr	r3, [pc, #432]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a6b      	ldr	r2, [pc, #428]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004122:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004126:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d013      	beq.n	8004158 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe fdbe 	bl	8002cb0 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004138:	f7fe fdba 	bl	8002cb0 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b64      	cmp	r3, #100	; 0x64
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e21f      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414a:	4b61      	ldr	r3, [pc, #388]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0xe8>
 8004156:	e014      	b.n	8004182 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004158:	f7fe fdaa 	bl	8002cb0 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004160:	f7fe fda6 	bl	8002cb0 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b64      	cmp	r3, #100	; 0x64
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e20b      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004172:	4b57      	ldr	r3, [pc, #348]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0x110>
 800417e:	e000      	b.n	8004182 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d069      	beq.n	8004262 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800418e:	4b50      	ldr	r3, [pc, #320]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800419a:	4b4d      	ldr	r3, [pc, #308]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 030c 	and.w	r3, r3, #12
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d11c      	bne.n	80041e0 <HAL_RCC_OscConfig+0x190>
 80041a6:	4b4a      	ldr	r3, [pc, #296]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d116      	bne.n	80041e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041b2:	4b47      	ldr	r3, [pc, #284]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d005      	beq.n	80041ca <HAL_RCC_OscConfig+0x17a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e1df      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ca:	4b41      	ldr	r3, [pc, #260]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	493d      	ldr	r1, [pc, #244]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041de:	e040      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d023      	beq.n	8004230 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041e8:	4b39      	ldr	r3, [pc, #228]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a38      	ldr	r2, [pc, #224]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f4:	f7fe fd5c 	bl	8002cb0 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fc:	f7fe fd58 	bl	8002cb0 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1bd      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420e:	4b30      	ldr	r3, [pc, #192]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800421a:	4b2d      	ldr	r3, [pc, #180]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4929      	ldr	r1, [pc, #164]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
 800422e:	e018      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004230:	4b27      	ldr	r3, [pc, #156]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a26      	ldr	r2, [pc, #152]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004236:	f023 0301 	bic.w	r3, r3, #1
 800423a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe fd38 	bl	8002cb0 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004244:	f7fe fd34 	bl	8002cb0 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e199      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004256:	4b1e      	ldr	r3, [pc, #120]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d038      	beq.n	80042e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d019      	beq.n	80042aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004276:	4b16      	ldr	r3, [pc, #88]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 8004278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800427a:	4a15      	ldr	r2, [pc, #84]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004282:	f7fe fd15 	bl	8002cb0 <HAL_GetTick>
 8004286:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004288:	e008      	b.n	800429c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800428a:	f7fe fd11 	bl	8002cb0 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e176      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800429c:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 800429e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0f0      	beq.n	800428a <HAL_RCC_OscConfig+0x23a>
 80042a8:	e01a      	b.n	80042e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042aa:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80042ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ae:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <HAL_RCC_OscConfig+0x280>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b6:	f7fe fcfb 	bl	8002cb0 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042bc:	e00a      	b.n	80042d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042be:	f7fe fcf7 	bl	8002cb0 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d903      	bls.n	80042d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e15c      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
 80042d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d4:	4b91      	ldr	r3, [pc, #580]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80042d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1ee      	bne.n	80042be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80a4 	beq.w	8004436 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ee:	4b8b      	ldr	r3, [pc, #556]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10d      	bne.n	8004316 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80042fa:	4b88      	ldr	r3, [pc, #544]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	4a87      	ldr	r2, [pc, #540]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004304:	6413      	str	r3, [r2, #64]	; 0x40
 8004306:	4b85      	ldr	r3, [pc, #532]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800430e:	60bb      	str	r3, [r7, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004312:	2301      	movs	r3, #1
 8004314:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004316:	4b82      	ldr	r3, [pc, #520]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d118      	bne.n	8004354 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004322:	4b7f      	ldr	r3, [pc, #508]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a7e      	ldr	r2, [pc, #504]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800432c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800432e:	f7fe fcbf 	bl	8002cb0 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004336:	f7fe fcbb 	bl	8002cb0 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b64      	cmp	r3, #100	; 0x64
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e120      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004348:	4b75      	ldr	r3, [pc, #468]	; (8004520 <HAL_RCC_OscConfig+0x4d0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d106      	bne.n	800436a <HAL_RCC_OscConfig+0x31a>
 800435c:	4b6f      	ldr	r3, [pc, #444]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004360:	4a6e      	ldr	r2, [pc, #440]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	6713      	str	r3, [r2, #112]	; 0x70
 8004368:	e02d      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0x33c>
 8004372:	4b6a      	ldr	r3, [pc, #424]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	4a69      	ldr	r2, [pc, #420]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004378:	f023 0301 	bic.w	r3, r3, #1
 800437c:	6713      	str	r3, [r2, #112]	; 0x70
 800437e:	4b67      	ldr	r3, [pc, #412]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004382:	4a66      	ldr	r2, [pc, #408]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004384:	f023 0304 	bic.w	r3, r3, #4
 8004388:	6713      	str	r3, [r2, #112]	; 0x70
 800438a:	e01c      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b05      	cmp	r3, #5
 8004392:	d10c      	bne.n	80043ae <HAL_RCC_OscConfig+0x35e>
 8004394:	4b61      	ldr	r3, [pc, #388]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004398:	4a60      	ldr	r2, [pc, #384]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800439a:	f043 0304 	orr.w	r3, r3, #4
 800439e:	6713      	str	r3, [r2, #112]	; 0x70
 80043a0:	4b5e      	ldr	r3, [pc, #376]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a4:	4a5d      	ldr	r2, [pc, #372]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6713      	str	r3, [r2, #112]	; 0x70
 80043ac:	e00b      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
 80043ae:	4b5b      	ldr	r3, [pc, #364]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b2:	4a5a      	ldr	r2, [pc, #360]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043b4:	f023 0301 	bic.w	r3, r3, #1
 80043b8:	6713      	str	r3, [r2, #112]	; 0x70
 80043ba:	4b58      	ldr	r3, [pc, #352]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043be:	4a57      	ldr	r2, [pc, #348]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043c0:	f023 0304 	bic.w	r3, r3, #4
 80043c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d015      	beq.n	80043fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ce:	f7fe fc6f 	bl	8002cb0 <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d4:	e00a      	b.n	80043ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d6:	f7fe fc6b 	bl	8002cb0 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e0ce      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ec:	4b4b      	ldr	r3, [pc, #300]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80043ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0ee      	beq.n	80043d6 <HAL_RCC_OscConfig+0x386>
 80043f8:	e014      	b.n	8004424 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fa:	f7fe fc59 	bl	8002cb0 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004402:	f7fe fc55 	bl	8002cb0 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004410:	4293      	cmp	r3, r2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e0b8      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004418:	4b40      	ldr	r3, [pc, #256]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800441a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1ee      	bne.n	8004402 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004424:	7dfb      	ldrb	r3, [r7, #23]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d105      	bne.n	8004436 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800442a:	4b3c      	ldr	r3, [pc, #240]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442e:	4a3b      	ldr	r2, [pc, #236]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004430:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004434:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 80a4 	beq.w	8004588 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004440:	4b36      	ldr	r3, [pc, #216]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030c 	and.w	r3, r3, #12
 8004448:	2b08      	cmp	r3, #8
 800444a:	d06b      	beq.n	8004524 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	2b02      	cmp	r3, #2
 8004452:	d149      	bne.n	80044e8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004454:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a30      	ldr	r2, [pc, #192]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800445a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800445e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004460:	f7fe fc26 	bl	8002cb0 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004468:	f7fe fc22 	bl	8002cb0 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e087      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b28      	ldr	r3, [pc, #160]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69da      	ldr	r2, [r3, #28]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004494:	019b      	lsls	r3, r3, #6
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449c:	085b      	lsrs	r3, r3, #1
 800449e:	3b01      	subs	r3, #1
 80044a0:	041b      	lsls	r3, r3, #16
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a8:	061b      	lsls	r3, r3, #24
 80044aa:	4313      	orrs	r3, r2
 80044ac:	4a1b      	ldr	r2, [pc, #108]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80044b2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044b4:	4b19      	ldr	r3, [pc, #100]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a18      	ldr	r2, [pc, #96]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7fe fbf6 	bl	8002cb0 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c8:	f7fe fbf2 	bl	8002cb0 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e057      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f0      	beq.n	80044c8 <HAL_RCC_OscConfig+0x478>
 80044e6:	e04f      	b.n	8004588 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044e8:	4b0c      	ldr	r3, [pc, #48]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a0b      	ldr	r2, [pc, #44]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 80044ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe fbdc 	bl	8002cb0 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044fc:	f7fe fbd8 	bl	8002cb0 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e03d      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450e:	4b03      	ldr	r3, [pc, #12]	; (800451c <HAL_RCC_OscConfig+0x4cc>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x4ac>
 800451a:	e035      	b.n	8004588 <HAL_RCC_OscConfig+0x538>
 800451c:	40023800 	.word	0x40023800
 8004520:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004524:	4b1b      	ldr	r3, [pc, #108]	; (8004594 <HAL_RCC_OscConfig+0x544>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d028      	beq.n	8004584 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800453c:	429a      	cmp	r2, r3
 800453e:	d121      	bne.n	8004584 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454a:	429a      	cmp	r2, r3
 800454c:	d11a      	bne.n	8004584 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004554:	4013      	ands	r3, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800455a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800455c:	4293      	cmp	r3, r2
 800455e:	d111      	bne.n	8004584 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456a:	085b      	lsrs	r3, r3, #1
 800456c:	3b01      	subs	r3, #1
 800456e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004570:	429a      	cmp	r2, r3
 8004572:	d107      	bne.n	8004584 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004580:	429a      	cmp	r2, r3
 8004582:	d001      	beq.n	8004588 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e000      	b.n	800458a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	40023800 	.word	0x40023800

08004598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80045a2:	2300      	movs	r3, #0
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e0d0      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045b0:	4b6a      	ldr	r3, [pc, #424]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 030f 	and.w	r3, r3, #15
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d910      	bls.n	80045e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045be:	4b67      	ldr	r3, [pc, #412]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f023 020f 	bic.w	r2, r3, #15
 80045c6:	4965      	ldr	r1, [pc, #404]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ce:	4b63      	ldr	r3, [pc, #396]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 030f 	and.w	r3, r3, #15
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d001      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0b8      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d020      	beq.n	800462e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045f8:	4b59      	ldr	r3, [pc, #356]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a58      	ldr	r2, [pc, #352]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 80045fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004602:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d005      	beq.n	800461c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004610:	4b53      	ldr	r3, [pc, #332]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	4a52      	ldr	r2, [pc, #328]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004616:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800461a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800461c:	4b50      	ldr	r3, [pc, #320]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	494d      	ldr	r1, [pc, #308]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d040      	beq.n	80046bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004642:	4b47      	ldr	r3, [pc, #284]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d115      	bne.n	800467a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e07f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d107      	bne.n	800466a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800465a:	4b41      	ldr	r3, [pc, #260]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d109      	bne.n	800467a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e073      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466a:	4b3d      	ldr	r3, [pc, #244]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e06b      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800467a:	4b39      	ldr	r3, [pc, #228]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f023 0203 	bic.w	r2, r3, #3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	4936      	ldr	r1, [pc, #216]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004688:	4313      	orrs	r3, r2
 800468a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800468c:	f7fe fb10 	bl	8002cb0 <HAL_GetTick>
 8004690:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004692:	e00a      	b.n	80046aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004694:	f7fe fb0c 	bl	8002cb0 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e053      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046aa:	4b2d      	ldr	r3, [pc, #180]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 020c 	and.w	r2, r3, #12
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d1eb      	bne.n	8004694 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046bc:	4b27      	ldr	r3, [pc, #156]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 030f 	and.w	r3, r3, #15
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d210      	bcs.n	80046ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ca:	4b24      	ldr	r3, [pc, #144]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f023 020f 	bic.w	r2, r3, #15
 80046d2:	4922      	ldr	r1, [pc, #136]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046da:	4b20      	ldr	r3, [pc, #128]	; (800475c <HAL_RCC_ClockConfig+0x1c4>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 030f 	and.w	r3, r3, #15
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d001      	beq.n	80046ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e032      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046f8:	4b19      	ldr	r3, [pc, #100]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	4916      	ldr	r1, [pc, #88]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004716:	4b12      	ldr	r3, [pc, #72]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	490e      	ldr	r1, [pc, #56]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800472a:	f000 f821 	bl	8004770 <HAL_RCC_GetSysClockFreq>
 800472e:	4602      	mov	r2, r0
 8004730:	4b0b      	ldr	r3, [pc, #44]	; (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	490a      	ldr	r1, [pc, #40]	; (8004764 <HAL_RCC_ClockConfig+0x1cc>)
 800473c:	5ccb      	ldrb	r3, [r1, r3]
 800473e:	fa22 f303 	lsr.w	r3, r2, r3
 8004742:	4a09      	ldr	r2, [pc, #36]	; (8004768 <HAL_RCC_ClockConfig+0x1d0>)
 8004744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004746:	4b09      	ldr	r3, [pc, #36]	; (800476c <HAL_RCC_ClockConfig+0x1d4>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe fa6c 	bl	8002c28 <HAL_InitTick>

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40023c00 	.word	0x40023c00
 8004760:	40023800 	.word	0x40023800
 8004764:	08009780 	.word	0x08009780
 8004768:	20000000 	.word	0x20000000
 800476c:	20000004 	.word	0x20000004

08004770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004774:	b094      	sub	sp, #80	; 0x50
 8004776:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004778:	2300      	movs	r3, #0
 800477a:	647b      	str	r3, [r7, #68]	; 0x44
 800477c:	2300      	movs	r3, #0
 800477e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004780:	2300      	movs	r3, #0
 8004782:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004788:	4b79      	ldr	r3, [pc, #484]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b08      	cmp	r3, #8
 8004792:	d00d      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004794:	2b08      	cmp	r3, #8
 8004796:	f200 80e1 	bhi.w	800495c <HAL_RCC_GetSysClockFreq+0x1ec>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_RCC_GetSysClockFreq+0x34>
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_GetSysClockFreq+0x3a>
 80047a2:	e0db      	b.n	800495c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047a4:	4b73      	ldr	r3, [pc, #460]	; (8004974 <HAL_RCC_GetSysClockFreq+0x204>)
 80047a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047a8:	e0db      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047aa:	4b73      	ldr	r3, [pc, #460]	; (8004978 <HAL_RCC_GetSysClockFreq+0x208>)
 80047ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047ae:	e0d8      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b0:	4b6f      	ldr	r3, [pc, #444]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047b8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80047ba:	4b6d      	ldr	r3, [pc, #436]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d063      	beq.n	800488e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047c6:	4b6a      	ldr	r3, [pc, #424]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	099b      	lsrs	r3, r3, #6
 80047cc:	2200      	movs	r2, #0
 80047ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80047d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047d8:	633b      	str	r3, [r7, #48]	; 0x30
 80047da:	2300      	movs	r3, #0
 80047dc:	637b      	str	r3, [r7, #52]	; 0x34
 80047de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80047e2:	4622      	mov	r2, r4
 80047e4:	462b      	mov	r3, r5
 80047e6:	f04f 0000 	mov.w	r0, #0
 80047ea:	f04f 0100 	mov.w	r1, #0
 80047ee:	0159      	lsls	r1, r3, #5
 80047f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047f4:	0150      	lsls	r0, r2, #5
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	4621      	mov	r1, r4
 80047fc:	1a51      	subs	r1, r2, r1
 80047fe:	6139      	str	r1, [r7, #16]
 8004800:	4629      	mov	r1, r5
 8004802:	eb63 0301 	sbc.w	r3, r3, r1
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	f04f 0300 	mov.w	r3, #0
 8004810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004814:	4659      	mov	r1, fp
 8004816:	018b      	lsls	r3, r1, #6
 8004818:	4651      	mov	r1, sl
 800481a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800481e:	4651      	mov	r1, sl
 8004820:	018a      	lsls	r2, r1, #6
 8004822:	4651      	mov	r1, sl
 8004824:	ebb2 0801 	subs.w	r8, r2, r1
 8004828:	4659      	mov	r1, fp
 800482a:	eb63 0901 	sbc.w	r9, r3, r1
 800482e:	f04f 0200 	mov.w	r2, #0
 8004832:	f04f 0300 	mov.w	r3, #0
 8004836:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800483a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800483e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004842:	4690      	mov	r8, r2
 8004844:	4699      	mov	r9, r3
 8004846:	4623      	mov	r3, r4
 8004848:	eb18 0303 	adds.w	r3, r8, r3
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	462b      	mov	r3, r5
 8004850:	eb49 0303 	adc.w	r3, r9, r3
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	f04f 0300 	mov.w	r3, #0
 800485e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004862:	4629      	mov	r1, r5
 8004864:	024b      	lsls	r3, r1, #9
 8004866:	4621      	mov	r1, r4
 8004868:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800486c:	4621      	mov	r1, r4
 800486e:	024a      	lsls	r2, r1, #9
 8004870:	4610      	mov	r0, r2
 8004872:	4619      	mov	r1, r3
 8004874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004876:	2200      	movs	r2, #0
 8004878:	62bb      	str	r3, [r7, #40]	; 0x28
 800487a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800487c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004880:	f7fc fa52 	bl	8000d28 <__aeabi_uldivmod>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4613      	mov	r3, r2
 800488a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800488c:	e058      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488e:	4b38      	ldr	r3, [pc, #224]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	099b      	lsrs	r3, r3, #6
 8004894:	2200      	movs	r2, #0
 8004896:	4618      	mov	r0, r3
 8004898:	4611      	mov	r1, r2
 800489a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800489e:	623b      	str	r3, [r7, #32]
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
 80048a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048a8:	4642      	mov	r2, r8
 80048aa:	464b      	mov	r3, r9
 80048ac:	f04f 0000 	mov.w	r0, #0
 80048b0:	f04f 0100 	mov.w	r1, #0
 80048b4:	0159      	lsls	r1, r3, #5
 80048b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ba:	0150      	lsls	r0, r2, #5
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	4641      	mov	r1, r8
 80048c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80048c6:	4649      	mov	r1, r9
 80048c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80048cc:	f04f 0200 	mov.w	r2, #0
 80048d0:	f04f 0300 	mov.w	r3, #0
 80048d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048e0:	ebb2 040a 	subs.w	r4, r2, sl
 80048e4:	eb63 050b 	sbc.w	r5, r3, fp
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	00eb      	lsls	r3, r5, #3
 80048f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048f6:	00e2      	lsls	r2, r4, #3
 80048f8:	4614      	mov	r4, r2
 80048fa:	461d      	mov	r5, r3
 80048fc:	4643      	mov	r3, r8
 80048fe:	18e3      	adds	r3, r4, r3
 8004900:	603b      	str	r3, [r7, #0]
 8004902:	464b      	mov	r3, r9
 8004904:	eb45 0303 	adc.w	r3, r5, r3
 8004908:	607b      	str	r3, [r7, #4]
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004916:	4629      	mov	r1, r5
 8004918:	028b      	lsls	r3, r1, #10
 800491a:	4621      	mov	r1, r4
 800491c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004920:	4621      	mov	r1, r4
 8004922:	028a      	lsls	r2, r1, #10
 8004924:	4610      	mov	r0, r2
 8004926:	4619      	mov	r1, r3
 8004928:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800492a:	2200      	movs	r2, #0
 800492c:	61bb      	str	r3, [r7, #24]
 800492e:	61fa      	str	r2, [r7, #28]
 8004930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004934:	f7fc f9f8 	bl	8000d28 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004940:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	0c1b      	lsrs	r3, r3, #16
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	3301      	adds	r3, #1
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004950:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004952:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004954:	fbb2 f3f3 	udiv	r3, r2, r3
 8004958:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800495a:	e002      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800495c:	4b05      	ldr	r3, [pc, #20]	; (8004974 <HAL_RCC_GetSysClockFreq+0x204>)
 800495e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004962:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004964:	4618      	mov	r0, r3
 8004966:	3750      	adds	r7, #80	; 0x50
 8004968:	46bd      	mov	sp, r7
 800496a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800496e:	bf00      	nop
 8004970:	40023800 	.word	0x40023800
 8004974:	00f42400 	.word	0x00f42400
 8004978:	007a1200 	.word	0x007a1200

0800497c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004980:	4b03      	ldr	r3, [pc, #12]	; (8004990 <HAL_RCC_GetHCLKFreq+0x14>)
 8004982:	681b      	ldr	r3, [r3, #0]
}
 8004984:	4618      	mov	r0, r3
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20000000 	.word	0x20000000

08004994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004998:	f7ff fff0 	bl	800497c <HAL_RCC_GetHCLKFreq>
 800499c:	4602      	mov	r2, r0
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	0a9b      	lsrs	r3, r3, #10
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	4903      	ldr	r1, [pc, #12]	; (80049b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049aa:	5ccb      	ldrb	r3, [r1, r3]
 80049ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40023800 	.word	0x40023800
 80049b8:	08009790 	.word	0x08009790

080049bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049c0:	f7ff ffdc 	bl	800497c <HAL_RCC_GetHCLKFreq>
 80049c4:	4602      	mov	r2, r0
 80049c6:	4b05      	ldr	r3, [pc, #20]	; (80049dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	0b5b      	lsrs	r3, r3, #13
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	4903      	ldr	r1, [pc, #12]	; (80049e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049d2:	5ccb      	ldrb	r3, [r1, r3]
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049d8:	4618      	mov	r0, r3
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40023800 	.word	0x40023800
 80049e0:	08009790 	.word	0x08009790

080049e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b088      	sub	sp, #32
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80049f0:	2300      	movs	r3, #0
 80049f2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80049f4:	2300      	movs	r3, #0
 80049f6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80049fc:	2300      	movs	r3, #0
 80049fe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d012      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a0c:	4b69      	ldr	r3, [pc, #420]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4a68      	ldr	r2, [pc, #416]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a12:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004a16:	6093      	str	r3, [r2, #8]
 8004a18:	4b66      	ldr	r3, [pc, #408]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a20:	4964      	ldr	r1, [pc, #400]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d017      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a3e:	4b5d      	ldr	r3, [pc, #372]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4c:	4959      	ldr	r1, [pc, #356]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d017      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a7a:	4b4e      	ldr	r3, [pc, #312]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a80:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	494a      	ldr	r1, [pc, #296]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a98:	d101      	bne.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0320 	and.w	r3, r3, #32
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f000 808b 	beq.w	8004bde <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ac8:	4b3a      	ldr	r3, [pc, #232]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	4a39      	ldr	r2, [pc, #228]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad4:	4b37      	ldr	r3, [pc, #220]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ae0:	4b35      	ldr	r3, [pc, #212]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a34      	ldr	r2, [pc, #208]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aec:	f7fe f8e0 	bl	8002cb0 <HAL_GetTick>
 8004af0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004af2:	e008      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004af4:	f7fe f8dc 	bl	8002cb0 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b64      	cmp	r3, #100	; 0x64
 8004b00:	d901      	bls.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e357      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004b06:	4b2c      	ldr	r3, [pc, #176]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0f0      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b12:	4b28      	ldr	r3, [pc, #160]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d035      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d02e      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b30:	4b20      	ldr	r3, [pc, #128]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b3a:	4b1e      	ldr	r3, [pc, #120]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3e:	4a1d      	ldr	r2, [pc, #116]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b44:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b46:	4b1b      	ldr	r3, [pc, #108]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4a:	4a1a      	ldr	r2, [pc, #104]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004b52:	4a18      	ldr	r2, [pc, #96]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b58:	4b16      	ldr	r3, [pc, #88]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d114      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b64:	f7fe f8a4 	bl	8002cb0 <HAL_GetTick>
 8004b68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b6c:	f7fe f8a0 	bl	8002cb0 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e319      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b82:	4b0c      	ldr	r3, [pc, #48]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0ee      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b9a:	d111      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004b9c:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ba8:	4b04      	ldr	r3, [pc, #16]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004baa:	400b      	ands	r3, r1
 8004bac:	4901      	ldr	r1, [pc, #4]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]
 8004bb2:	e00b      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	40007000 	.word	0x40007000
 8004bbc:	0ffffcff 	.word	0x0ffffcff
 8004bc0:	4baa      	ldr	r3, [pc, #680]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	4aa9      	ldr	r2, [pc, #676]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bc6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004bca:	6093      	str	r3, [r2, #8]
 8004bcc:	4ba7      	ldr	r3, [pc, #668]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bd8:	49a4      	ldr	r1, [pc, #656]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d010      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004bea:	4ba0      	ldr	r3, [pc, #640]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bf0:	4a9e      	ldr	r2, [pc, #632]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bf2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bf6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004bfa:	4b9c      	ldr	r3, [pc, #624]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bfc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c04:	4999      	ldr	r1, [pc, #612]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00a      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c18:	4b94      	ldr	r3, [pc, #592]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c26:	4991      	ldr	r1, [pc, #580]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c3a:	4b8c      	ldr	r3, [pc, #560]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c48:	4988      	ldr	r1, [pc, #544]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c5c:	4b83      	ldr	r3, [pc, #524]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c6a:	4980      	ldr	r1, [pc, #512]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c7e:	4b7b      	ldr	r3, [pc, #492]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8c:	4977      	ldr	r1, [pc, #476]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00a      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ca0:	4b72      	ldr	r3, [pc, #456]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca6:	f023 0203 	bic.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cae:	496f      	ldr	r1, [pc, #444]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00a      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cc2:	4b6a      	ldr	r3, [pc, #424]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc8:	f023 020c 	bic.w	r2, r3, #12
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd0:	4966      	ldr	r1, [pc, #408]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00a      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ce4:	4b61      	ldr	r3, [pc, #388]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cea:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf2:	495e      	ldr	r1, [pc, #376]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00a      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d06:	4b59      	ldr	r3, [pc, #356]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d14:	4955      	ldr	r1, [pc, #340]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00a      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d28:	4b50      	ldr	r3, [pc, #320]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d36:	494d      	ldr	r1, [pc, #308]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004d4a:	4b48      	ldr	r3, [pc, #288]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d50:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d58:	4944      	ldr	r1, [pc, #272]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00a      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004d6c:	4b3f      	ldr	r3, [pc, #252]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d72:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7a:	493c      	ldr	r1, [pc, #240]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004d8e:	4b37      	ldr	r3, [pc, #220]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d9c:	4933      	ldr	r1, [pc, #204]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00a      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004db0:	4b2e      	ldr	r3, [pc, #184]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dbe:	492b      	ldr	r1, [pc, #172]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d011      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004dd2:	4b26      	ldr	r3, [pc, #152]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004de0:	4922      	ldr	r1, [pc, #136]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004df0:	d101      	bne.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004df2:	2301      	movs	r3, #1
 8004df4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0308 	and.w	r3, r3, #8
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004e02:	2301      	movs	r3, #1
 8004e04:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e12:	4b16      	ldr	r3, [pc, #88]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e18:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e20:	4912      	ldr	r1, [pc, #72]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00b      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e34:	4b0d      	ldr	r3, [pc, #52]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e44:	4909      	ldr	r1, [pc, #36]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d006      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 80d9 	beq.w	8005012 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a01      	ldr	r2, [pc, #4]	; (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e6a:	e001      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e72:	f7fd ff1d 	bl	8002cb0 <HAL_GetTick>
 8004e76:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e78:	e008      	b.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e7a:	f7fd ff19 	bl	8002cb0 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b64      	cmp	r3, #100	; 0x64
 8004e86:	d901      	bls.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e194      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e8c:	4b6c      	ldr	r3, [pc, #432]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1f0      	bne.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d021      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d11d      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004eac:	4b64      	ldr	r3, [pc, #400]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eb2:	0c1b      	lsrs	r3, r3, #16
 8004eb4:	f003 0303 	and.w	r3, r3, #3
 8004eb8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004eba:	4b61      	ldr	r3, [pc, #388]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ec0:	0e1b      	lsrs	r3, r3, #24
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	019a      	lsls	r2, r3, #6
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	041b      	lsls	r3, r3, #16
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	061b      	lsls	r3, r3, #24
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	071b      	lsls	r3, r3, #28
 8004ee0:	4957      	ldr	r1, [pc, #348]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004efc:	d00a      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d02e      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f12:	d129      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f14:	4b4a      	ldr	r3, [pc, #296]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f1a:	0c1b      	lsrs	r3, r3, #16
 8004f1c:	f003 0303 	and.w	r3, r3, #3
 8004f20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f22:	4b47      	ldr	r3, [pc, #284]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f28:	0f1b      	lsrs	r3, r3, #28
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	019a      	lsls	r2, r3, #6
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	041b      	lsls	r3, r3, #16
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	061b      	lsls	r3, r3, #24
 8004f42:	431a      	orrs	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	071b      	lsls	r3, r3, #28
 8004f48:	493d      	ldr	r1, [pc, #244]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f50:	4b3b      	ldr	r3, [pc, #236]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f56:	f023 021f 	bic.w	r2, r3, #31
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	4937      	ldr	r1, [pc, #220]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d01d      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f74:	4b32      	ldr	r3, [pc, #200]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f7a:	0e1b      	lsrs	r3, r3, #24
 8004f7c:	f003 030f 	and.w	r3, r3, #15
 8004f80:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f82:	4b2f      	ldr	r3, [pc, #188]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f88:	0f1b      	lsrs	r3, r3, #28
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	019a      	lsls	r2, r3, #6
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	061b      	lsls	r3, r3, #24
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	071b      	lsls	r3, r3, #28
 8004fa8:	4925      	ldr	r1, [pc, #148]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d011      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	019a      	lsls	r2, r3, #6
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	041b      	lsls	r3, r3, #16
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	061b      	lsls	r3, r3, #24
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	071b      	lsls	r3, r3, #28
 8004fd8:	4919      	ldr	r1, [pc, #100]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fe0:	4b17      	ldr	r3, [pc, #92]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a16      	ldr	r2, [pc, #88]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004fe6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fec:	f7fd fe60 	bl	8002cb0 <HAL_GetTick>
 8004ff0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ff4:	f7fd fe5c 	bl	8002cb0 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	; 0x64
 8005000:	d901      	bls.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e0d7      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d0f0      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	2b01      	cmp	r3, #1
 8005016:	f040 80cd 	bne.w	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800501a:	4b09      	ldr	r3, [pc, #36]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a08      	ldr	r2, [pc, #32]	; (8005040 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005020:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005026:	f7fd fe43 	bl	8002cb0 <HAL_GetTick>
 800502a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800502c:	e00a      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800502e:	f7fd fe3f 	bl	8002cb0 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b64      	cmp	r3, #100	; 0x64
 800503a:	d903      	bls.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e0ba      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005040:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005044:	4b5e      	ldr	r3, [pc, #376]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800504c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005050:	d0ed      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005062:	2b00      	cmp	r3, #0
 8005064:	d009      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800506e:	2b00      	cmp	r3, #0
 8005070:	d02e      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	2b00      	cmp	r3, #0
 8005078:	d12a      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800507a:	4b51      	ldr	r3, [pc, #324]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800507c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005080:	0c1b      	lsrs	r3, r3, #16
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005088:	4b4d      	ldr	r3, [pc, #308]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800508a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508e:	0f1b      	lsrs	r3, r3, #28
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	019a      	lsls	r2, r3, #6
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	041b      	lsls	r3, r3, #16
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	061b      	lsls	r3, r3, #24
 80050a8:	431a      	orrs	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	071b      	lsls	r3, r3, #28
 80050ae:	4944      	ldr	r1, [pc, #272]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80050b6:	4b42      	ldr	r3, [pc, #264]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80050b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	3b01      	subs	r3, #1
 80050c6:	021b      	lsls	r3, r3, #8
 80050c8:	493d      	ldr	r1, [pc, #244]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d022      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050e4:	d11d      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050e6:	4b36      	ldr	r3, [pc, #216]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80050e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ec:	0e1b      	lsrs	r3, r3, #24
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050f4:	4b32      	ldr	r3, [pc, #200]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80050f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050fa:	0f1b      	lsrs	r3, r3, #28
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	019a      	lsls	r2, r3, #6
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	041b      	lsls	r3, r3, #16
 800510e:	431a      	orrs	r2, r3
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	061b      	lsls	r3, r3, #24
 8005114:	431a      	orrs	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	071b      	lsls	r3, r3, #28
 800511a:	4929      	ldr	r1, [pc, #164]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0308 	and.w	r3, r3, #8
 800512a:	2b00      	cmp	r3, #0
 800512c:	d028      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800512e:	4b24      	ldr	r3, [pc, #144]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005134:	0e1b      	lsrs	r3, r3, #24
 8005136:	f003 030f 	and.w	r3, r3, #15
 800513a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800513c:	4b20      	ldr	r3, [pc, #128]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800513e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005142:	0c1b      	lsrs	r3, r3, #16
 8005144:	f003 0303 	and.w	r3, r3, #3
 8005148:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	019a      	lsls	r2, r3, #6
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	041b      	lsls	r3, r3, #16
 8005154:	431a      	orrs	r2, r3
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	061b      	lsls	r3, r3, #24
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	071b      	lsls	r3, r3, #28
 8005162:	4917      	ldr	r1, [pc, #92]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005164:	4313      	orrs	r3, r2
 8005166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800516a:	4b15      	ldr	r3, [pc, #84]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800516c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005170:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005178:	4911      	ldr	r1, [pc, #68]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005180:	4b0f      	ldr	r3, [pc, #60]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a0e      	ldr	r2, [pc, #56]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800518a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800518c:	f7fd fd90 	bl	8002cb0 <HAL_GetTick>
 8005190:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005192:	e008      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005194:	f7fd fd8c 	bl	8002cb0 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b64      	cmp	r3, #100	; 0x64
 80051a0:	d901      	bls.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e007      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051a6:	4b06      	ldr	r3, [pc, #24]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051b2:	d1ef      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3720      	adds	r7, #32
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40023800 	.word	0x40023800

080051c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e049      	b.n	800526a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d106      	bne.n	80051f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fd faf6 	bl	80027dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	3304      	adds	r3, #4
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f000 fb78 	bl	80058f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d109      	bne.n	8005298 <HAL_TIM_PWM_Start+0x24>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b01      	cmp	r3, #1
 800528e:	bf14      	ite	ne
 8005290:	2301      	movne	r3, #1
 8005292:	2300      	moveq	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	e03c      	b.n	8005312 <HAL_TIM_PWM_Start+0x9e>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2b04      	cmp	r3, #4
 800529c:	d109      	bne.n	80052b2 <HAL_TIM_PWM_Start+0x3e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	bf14      	ite	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	2300      	moveq	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	e02f      	b.n	8005312 <HAL_TIM_PWM_Start+0x9e>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d109      	bne.n	80052cc <HAL_TIM_PWM_Start+0x58>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	bf14      	ite	ne
 80052c4:	2301      	movne	r3, #1
 80052c6:	2300      	moveq	r3, #0
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	e022      	b.n	8005312 <HAL_TIM_PWM_Start+0x9e>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	2b0c      	cmp	r3, #12
 80052d0:	d109      	bne.n	80052e6 <HAL_TIM_PWM_Start+0x72>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b01      	cmp	r3, #1
 80052dc:	bf14      	ite	ne
 80052de:	2301      	movne	r3, #1
 80052e0:	2300      	moveq	r3, #0
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	e015      	b.n	8005312 <HAL_TIM_PWM_Start+0x9e>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b10      	cmp	r3, #16
 80052ea:	d109      	bne.n	8005300 <HAL_TIM_PWM_Start+0x8c>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	bf14      	ite	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	2300      	moveq	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	e008      	b.n	8005312 <HAL_TIM_PWM_Start+0x9e>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b01      	cmp	r3, #1
 800530a:	bf14      	ite	ne
 800530c:	2301      	movne	r3, #1
 800530e:	2300      	moveq	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e092      	b.n	8005440 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d104      	bne.n	800532a <HAL_TIM_PWM_Start+0xb6>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005328:	e023      	b.n	8005372 <HAL_TIM_PWM_Start+0xfe>
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	2b04      	cmp	r3, #4
 800532e:	d104      	bne.n	800533a <HAL_TIM_PWM_Start+0xc6>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005338:	e01b      	b.n	8005372 <HAL_TIM_PWM_Start+0xfe>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d104      	bne.n	800534a <HAL_TIM_PWM_Start+0xd6>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005348:	e013      	b.n	8005372 <HAL_TIM_PWM_Start+0xfe>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b0c      	cmp	r3, #12
 800534e:	d104      	bne.n	800535a <HAL_TIM_PWM_Start+0xe6>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005358:	e00b      	b.n	8005372 <HAL_TIM_PWM_Start+0xfe>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	2b10      	cmp	r3, #16
 800535e:	d104      	bne.n	800536a <HAL_TIM_PWM_Start+0xf6>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005368:	e003      	b.n	8005372 <HAL_TIM_PWM_Start+0xfe>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2201      	movs	r2, #1
 8005378:	6839      	ldr	r1, [r7, #0]
 800537a:	4618      	mov	r0, r3
 800537c:	f000 fdba 	bl	8005ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a30      	ldr	r2, [pc, #192]	; (8005448 <HAL_TIM_PWM_Start+0x1d4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d004      	beq.n	8005394 <HAL_TIM_PWM_Start+0x120>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a2f      	ldr	r2, [pc, #188]	; (800544c <HAL_TIM_PWM_Start+0x1d8>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d101      	bne.n	8005398 <HAL_TIM_PWM_Start+0x124>
 8005394:	2301      	movs	r3, #1
 8005396:	e000      	b.n	800539a <HAL_TIM_PWM_Start+0x126>
 8005398:	2300      	movs	r3, #0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d007      	beq.n	80053ae <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a25      	ldr	r2, [pc, #148]	; (8005448 <HAL_TIM_PWM_Start+0x1d4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d022      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c0:	d01d      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <HAL_TIM_PWM_Start+0x1dc>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d018      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a20      	ldr	r2, [pc, #128]	; (8005454 <HAL_TIM_PWM_Start+0x1e0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d013      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a1f      	ldr	r2, [pc, #124]	; (8005458 <HAL_TIM_PWM_Start+0x1e4>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d00e      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a19      	ldr	r2, [pc, #100]	; (800544c <HAL_TIM_PWM_Start+0x1d8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d009      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a1b      	ldr	r2, [pc, #108]	; (800545c <HAL_TIM_PWM_Start+0x1e8>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d004      	beq.n	80053fe <HAL_TIM_PWM_Start+0x18a>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a19      	ldr	r2, [pc, #100]	; (8005460 <HAL_TIM_PWM_Start+0x1ec>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d115      	bne.n	800542a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	4b17      	ldr	r3, [pc, #92]	; (8005464 <HAL_TIM_PWM_Start+0x1f0>)
 8005406:	4013      	ands	r3, r2
 8005408:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b06      	cmp	r3, #6
 800540e:	d015      	beq.n	800543c <HAL_TIM_PWM_Start+0x1c8>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005416:	d011      	beq.n	800543c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0201 	orr.w	r2, r2, #1
 8005426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005428:	e008      	b.n	800543c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0201 	orr.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	e000      	b.n	800543e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800543c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	40010000 	.word	0x40010000
 800544c:	40010400 	.word	0x40010400
 8005450:	40000400 	.word	0x40000400
 8005454:	40000800 	.word	0x40000800
 8005458:	40000c00 	.word	0x40000c00
 800545c:	40014000 	.word	0x40014000
 8005460:	40001800 	.word	0x40001800
 8005464:	00010007 	.word	0x00010007

08005468 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e08f      	b.n	800559c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d106      	bne.n	8005496 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f7fd f95f 	bl	8002754 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2202      	movs	r2, #2
 800549a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6899      	ldr	r1, [r3, #8]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	4b3e      	ldr	r3, [pc, #248]	; (80055a4 <HAL_TIM_Encoder_Init+0x13c>)
 80054aa:	400b      	ands	r3, r1
 80054ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3304      	adds	r3, #4
 80054b6:	4619      	mov	r1, r3
 80054b8:	4610      	mov	r0, r2
 80054ba:	f000 fa1d 	bl	80058f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4b31      	ldr	r3, [pc, #196]	; (80055a8 <HAL_TIM_Encoder_Init+0x140>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	021b      	lsls	r3, r3, #8
 80054f2:	4313      	orrs	r3, r2
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4b2b      	ldr	r3, [pc, #172]	; (80055ac <HAL_TIM_Encoder_Init+0x144>)
 80054fe:	4013      	ands	r3, r2
 8005500:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	4b2a      	ldr	r3, [pc, #168]	; (80055b0 <HAL_TIM_Encoder_Init+0x148>)
 8005506:	4013      	ands	r3, r2
 8005508:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	021b      	lsls	r3, r3, #8
 8005514:	4313      	orrs	r3, r2
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	4313      	orrs	r3, r2
 800551a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	011a      	lsls	r2, r3, #4
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	031b      	lsls	r3, r3, #12
 8005528:	4313      	orrs	r3, r2
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005536:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800553e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	011b      	lsls	r3, r3, #4
 800554a:	4313      	orrs	r3, r2
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2201      	movs	r2, #1
 800556e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	fffebff8 	.word	0xfffebff8
 80055a8:	fffffcfc 	.word	0xfffffcfc
 80055ac:	fffff3f3 	.word	0xfffff3f3
 80055b0:	ffff0f0f 	.word	0xffff0f0f

080055b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055c4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055cc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055d4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055dc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d110      	bne.n	8005606 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055e4:	7bfb      	ldrb	r3, [r7, #15]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d102      	bne.n	80055f0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80055ea:	7b7b      	ldrb	r3, [r7, #13]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d001      	beq.n	80055f4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e069      	b.n	80056c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005604:	e031      	b.n	800566a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b04      	cmp	r3, #4
 800560a:	d110      	bne.n	800562e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800560c:	7bbb      	ldrb	r3, [r7, #14]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d102      	bne.n	8005618 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005612:	7b3b      	ldrb	r3, [r7, #12]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d001      	beq.n	800561c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e055      	b.n	80056c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800562c:	e01d      	b.n	800566a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800562e:	7bfb      	ldrb	r3, [r7, #15]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d108      	bne.n	8005646 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005634:	7bbb      	ldrb	r3, [r7, #14]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d105      	bne.n	8005646 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800563a:	7b7b      	ldrb	r3, [r7, #13]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d102      	bne.n	8005646 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005640:	7b3b      	ldrb	r3, [r7, #12]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d001      	beq.n	800564a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e03e      	b.n	80056c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2202      	movs	r2, #2
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2202      	movs	r2, #2
 8005656:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2202      	movs	r2, #2
 800565e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2202      	movs	r2, #2
 8005666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <HAL_TIM_Encoder_Start+0xc4>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b04      	cmp	r3, #4
 8005674:	d008      	beq.n	8005688 <HAL_TIM_Encoder_Start+0xd4>
 8005676:	e00f      	b.n	8005698 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2201      	movs	r2, #1
 800567e:	2100      	movs	r1, #0
 8005680:	4618      	mov	r0, r3
 8005682:	f000 fc37 	bl	8005ef4 <TIM_CCxChannelCmd>
      break;
 8005686:	e016      	b.n	80056b6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2201      	movs	r2, #1
 800568e:	2104      	movs	r1, #4
 8005690:	4618      	mov	r0, r3
 8005692:	f000 fc2f 	bl	8005ef4 <TIM_CCxChannelCmd>
      break;
 8005696:	e00e      	b.n	80056b6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2201      	movs	r2, #1
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 fc27 	bl	8005ef4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2201      	movs	r2, #1
 80056ac:	2104      	movs	r1, #4
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fc20 	bl	8005ef4 <TIM_CCxChannelCmd>
      break;
 80056b4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f042 0201 	orr.w	r2, r2, #1
 80056c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056dc:	2300      	movs	r3, #0
 80056de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d101      	bne.n	80056ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056ea:	2302      	movs	r3, #2
 80056ec:	e0ff      	b.n	80058ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b14      	cmp	r3, #20
 80056fa:	f200 80f0 	bhi.w	80058de <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056fe:	a201      	add	r2, pc, #4	; (adr r2, 8005704 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	08005759 	.word	0x08005759
 8005708:	080058df 	.word	0x080058df
 800570c:	080058df 	.word	0x080058df
 8005710:	080058df 	.word	0x080058df
 8005714:	08005799 	.word	0x08005799
 8005718:	080058df 	.word	0x080058df
 800571c:	080058df 	.word	0x080058df
 8005720:	080058df 	.word	0x080058df
 8005724:	080057db 	.word	0x080057db
 8005728:	080058df 	.word	0x080058df
 800572c:	080058df 	.word	0x080058df
 8005730:	080058df 	.word	0x080058df
 8005734:	0800581b 	.word	0x0800581b
 8005738:	080058df 	.word	0x080058df
 800573c:	080058df 	.word	0x080058df
 8005740:	080058df 	.word	0x080058df
 8005744:	0800585d 	.word	0x0800585d
 8005748:	080058df 	.word	0x080058df
 800574c:	080058df 	.word	0x080058df
 8005750:	080058df 	.word	0x080058df
 8005754:	0800589d 	.word	0x0800589d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68b9      	ldr	r1, [r7, #8]
 800575e:	4618      	mov	r0, r3
 8005760:	f000 f96a 	bl	8005a38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	699a      	ldr	r2, [r3, #24]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0208 	orr.w	r2, r2, #8
 8005772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	699a      	ldr	r2, [r3, #24]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 0204 	bic.w	r2, r2, #4
 8005782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6999      	ldr	r1, [r3, #24]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	691a      	ldr	r2, [r3, #16]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	430a      	orrs	r2, r1
 8005794:	619a      	str	r2, [r3, #24]
      break;
 8005796:	e0a5      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68b9      	ldr	r1, [r7, #8]
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f9bc 	bl	8005b1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699a      	ldr	r2, [r3, #24]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	699a      	ldr	r2, [r3, #24]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6999      	ldr	r1, [r3, #24]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	021a      	lsls	r2, r3, #8
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	619a      	str	r2, [r3, #24]
      break;
 80057d8:	e084      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68b9      	ldr	r1, [r7, #8]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 fa13 	bl	8005c0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69da      	ldr	r2, [r3, #28]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0208 	orr.w	r2, r2, #8
 80057f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	69da      	ldr	r2, [r3, #28]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0204 	bic.w	r2, r2, #4
 8005804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	69d9      	ldr	r1, [r3, #28]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	691a      	ldr	r2, [r3, #16]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	430a      	orrs	r2, r1
 8005816:	61da      	str	r2, [r3, #28]
      break;
 8005818:	e064      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68b9      	ldr	r1, [r7, #8]
 8005820:	4618      	mov	r0, r3
 8005822:	f000 fa69 	bl	8005cf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69da      	ldr	r2, [r3, #28]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69da      	ldr	r2, [r3, #28]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69d9      	ldr	r1, [r3, #28]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	021a      	lsls	r2, r3, #8
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	61da      	str	r2, [r3, #28]
      break;
 800585a:	e043      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68b9      	ldr	r1, [r7, #8]
 8005862:	4618      	mov	r0, r3
 8005864:	f000 faa0 	bl	8005da8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0208 	orr.w	r2, r2, #8
 8005876:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0204 	bic.w	r2, r2, #4
 8005886:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800589a:	e023      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fad2 	bl	8005e4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	021a      	lsls	r2, r3, #8
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80058dc:	e002      	b.n	80058e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	75fb      	strb	r3, [r7, #23]
      break;
 80058e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop

080058f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a40      	ldr	r2, [pc, #256]	; (8005a0c <TIM_Base_SetConfig+0x114>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d013      	beq.n	8005938 <TIM_Base_SetConfig+0x40>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005916:	d00f      	beq.n	8005938 <TIM_Base_SetConfig+0x40>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a3d      	ldr	r2, [pc, #244]	; (8005a10 <TIM_Base_SetConfig+0x118>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00b      	beq.n	8005938 <TIM_Base_SetConfig+0x40>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a3c      	ldr	r2, [pc, #240]	; (8005a14 <TIM_Base_SetConfig+0x11c>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d007      	beq.n	8005938 <TIM_Base_SetConfig+0x40>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a3b      	ldr	r2, [pc, #236]	; (8005a18 <TIM_Base_SetConfig+0x120>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <TIM_Base_SetConfig+0x40>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a3a      	ldr	r2, [pc, #232]	; (8005a1c <TIM_Base_SetConfig+0x124>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d108      	bne.n	800594a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800593e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a2f      	ldr	r2, [pc, #188]	; (8005a0c <TIM_Base_SetConfig+0x114>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d02b      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005958:	d027      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a2c      	ldr	r2, [pc, #176]	; (8005a10 <TIM_Base_SetConfig+0x118>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d023      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a2b      	ldr	r2, [pc, #172]	; (8005a14 <TIM_Base_SetConfig+0x11c>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d01f      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a2a      	ldr	r2, [pc, #168]	; (8005a18 <TIM_Base_SetConfig+0x120>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d01b      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a29      	ldr	r2, [pc, #164]	; (8005a1c <TIM_Base_SetConfig+0x124>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d017      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a28      	ldr	r2, [pc, #160]	; (8005a20 <TIM_Base_SetConfig+0x128>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d013      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a27      	ldr	r2, [pc, #156]	; (8005a24 <TIM_Base_SetConfig+0x12c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00f      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a26      	ldr	r2, [pc, #152]	; (8005a28 <TIM_Base_SetConfig+0x130>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d00b      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a25      	ldr	r2, [pc, #148]	; (8005a2c <TIM_Base_SetConfig+0x134>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d007      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a24      	ldr	r2, [pc, #144]	; (8005a30 <TIM_Base_SetConfig+0x138>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d003      	beq.n	80059aa <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a23      	ldr	r2, [pc, #140]	; (8005a34 <TIM_Base_SetConfig+0x13c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d108      	bne.n	80059bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a0a      	ldr	r2, [pc, #40]	; (8005a0c <TIM_Base_SetConfig+0x114>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d003      	beq.n	80059f0 <TIM_Base_SetConfig+0xf8>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a0c      	ldr	r2, [pc, #48]	; (8005a1c <TIM_Base_SetConfig+0x124>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d103      	bne.n	80059f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	615a      	str	r2, [r3, #20]
}
 80059fe:	bf00      	nop
 8005a00:	3714      	adds	r7, #20
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	40010000 	.word	0x40010000
 8005a10:	40000400 	.word	0x40000400
 8005a14:	40000800 	.word	0x40000800
 8005a18:	40000c00 	.word	0x40000c00
 8005a1c:	40010400 	.word	0x40010400
 8005a20:	40014000 	.word	0x40014000
 8005a24:	40014400 	.word	0x40014400
 8005a28:	40014800 	.word	0x40014800
 8005a2c:	40001800 	.word	0x40001800
 8005a30:	40001c00 	.word	0x40001c00
 8005a34:	40002000 	.word	0x40002000

08005a38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b087      	sub	sp, #28
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	f023 0201 	bic.w	r2, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4b2b      	ldr	r3, [pc, #172]	; (8005b10 <TIM_OC1_SetConfig+0xd8>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0303 	bic.w	r3, r3, #3
 8005a6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f023 0302 	bic.w	r3, r3, #2
 8005a80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a21      	ldr	r2, [pc, #132]	; (8005b14 <TIM_OC1_SetConfig+0xdc>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d003      	beq.n	8005a9c <TIM_OC1_SetConfig+0x64>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a20      	ldr	r2, [pc, #128]	; (8005b18 <TIM_OC1_SetConfig+0xe0>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d10c      	bne.n	8005ab6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f023 0308 	bic.w	r3, r3, #8
 8005aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f023 0304 	bic.w	r3, r3, #4
 8005ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a16      	ldr	r2, [pc, #88]	; (8005b14 <TIM_OC1_SetConfig+0xdc>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d003      	beq.n	8005ac6 <TIM_OC1_SetConfig+0x8e>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a15      	ldr	r2, [pc, #84]	; (8005b18 <TIM_OC1_SetConfig+0xe0>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d111      	bne.n	8005aea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005acc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	621a      	str	r2, [r3, #32]
}
 8005b04:	bf00      	nop
 8005b06:	371c      	adds	r7, #28
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr
 8005b10:	fffeff8f 	.word	0xfffeff8f
 8005b14:	40010000 	.word	0x40010000
 8005b18:	40010400 	.word	0x40010400

08005b1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0210 	bic.w	r2, r3, #16
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4b2e      	ldr	r3, [pc, #184]	; (8005c00 <TIM_OC2_SetConfig+0xe4>)
 8005b48:	4013      	ands	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	021b      	lsls	r3, r3, #8
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f023 0320 	bic.w	r3, r3, #32
 8005b66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	011b      	lsls	r3, r3, #4
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a23      	ldr	r2, [pc, #140]	; (8005c04 <TIM_OC2_SetConfig+0xe8>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d003      	beq.n	8005b84 <TIM_OC2_SetConfig+0x68>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a22      	ldr	r2, [pc, #136]	; (8005c08 <TIM_OC2_SetConfig+0xec>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d10d      	bne.n	8005ba0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b9e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a18      	ldr	r2, [pc, #96]	; (8005c04 <TIM_OC2_SetConfig+0xe8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_OC2_SetConfig+0x94>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a17      	ldr	r2, [pc, #92]	; (8005c08 <TIM_OC2_SetConfig+0xec>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d113      	bne.n	8005bd8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	621a      	str	r2, [r3, #32]
}
 8005bf2:	bf00      	nop
 8005bf4:	371c      	adds	r7, #28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	feff8fff 	.word	0xfeff8fff
 8005c04:	40010000 	.word	0x40010000
 8005c08:	40010400 	.word	0x40010400

08005c0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	4b2d      	ldr	r3, [pc, #180]	; (8005cec <TIM_OC3_SetConfig+0xe0>)
 8005c38:	4013      	ands	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0303 	bic.w	r3, r3, #3
 8005c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a22      	ldr	r2, [pc, #136]	; (8005cf0 <TIM_OC3_SetConfig+0xe4>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d003      	beq.n	8005c72 <TIM_OC3_SetConfig+0x66>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a21      	ldr	r2, [pc, #132]	; (8005cf4 <TIM_OC3_SetConfig+0xe8>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d10d      	bne.n	8005c8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	021b      	lsls	r3, r3, #8
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a17      	ldr	r2, [pc, #92]	; (8005cf0 <TIM_OC3_SetConfig+0xe4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d003      	beq.n	8005c9e <TIM_OC3_SetConfig+0x92>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a16      	ldr	r2, [pc, #88]	; (8005cf4 <TIM_OC3_SetConfig+0xe8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d113      	bne.n	8005cc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	011b      	lsls	r3, r3, #4
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	621a      	str	r2, [r3, #32]
}
 8005ce0:	bf00      	nop
 8005ce2:	371c      	adds	r7, #28
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	fffeff8f 	.word	0xfffeff8f
 8005cf0:	40010000 	.word	0x40010000
 8005cf4:	40010400 	.word	0x40010400

08005cf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
 8005d06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4b1e      	ldr	r3, [pc, #120]	; (8005d9c <TIM_OC4_SetConfig+0xa4>)
 8005d24:	4013      	ands	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	021b      	lsls	r3, r3, #8
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	031b      	lsls	r3, r3, #12
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a13      	ldr	r2, [pc, #76]	; (8005da0 <TIM_OC4_SetConfig+0xa8>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d003      	beq.n	8005d60 <TIM_OC4_SetConfig+0x68>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a12      	ldr	r2, [pc, #72]	; (8005da4 <TIM_OC4_SetConfig+0xac>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d109      	bne.n	8005d74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	019b      	lsls	r3, r3, #6
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	621a      	str	r2, [r3, #32]
}
 8005d8e:	bf00      	nop
 8005d90:	371c      	adds	r7, #28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	feff8fff 	.word	0xfeff8fff
 8005da0:	40010000 	.word	0x40010000
 8005da4:	40010400 	.word	0x40010400

08005da8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4b1b      	ldr	r3, [pc, #108]	; (8005e40 <TIM_OC5_SetConfig+0x98>)
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005de8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	041b      	lsls	r3, r3, #16
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a12      	ldr	r2, [pc, #72]	; (8005e44 <TIM_OC5_SetConfig+0x9c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d003      	beq.n	8005e06 <TIM_OC5_SetConfig+0x5e>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a11      	ldr	r2, [pc, #68]	; (8005e48 <TIM_OC5_SetConfig+0xa0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d109      	bne.n	8005e1a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	021b      	lsls	r3, r3, #8
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	621a      	str	r2, [r3, #32]
}
 8005e34:	bf00      	nop
 8005e36:	371c      	adds	r7, #28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	fffeff8f 	.word	0xfffeff8f
 8005e44:	40010000 	.word	0x40010000
 8005e48:	40010400 	.word	0x40010400

08005e4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	4b1c      	ldr	r3, [pc, #112]	; (8005ee8 <TIM_OC6_SetConfig+0x9c>)
 8005e78:	4013      	ands	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	021b      	lsls	r3, r3, #8
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	051b      	lsls	r3, r3, #20
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a13      	ldr	r2, [pc, #76]	; (8005eec <TIM_OC6_SetConfig+0xa0>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d003      	beq.n	8005eac <TIM_OC6_SetConfig+0x60>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a12      	ldr	r2, [pc, #72]	; (8005ef0 <TIM_OC6_SetConfig+0xa4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d109      	bne.n	8005ec0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005eb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	029b      	lsls	r3, r3, #10
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	621a      	str	r2, [r3, #32]
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	feff8fff 	.word	0xfeff8fff
 8005eec:	40010000 	.word	0x40010000
 8005ef0:	40010400 	.word	0x40010400

08005ef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f003 031f 	and.w	r3, r3, #31
 8005f06:	2201      	movs	r2, #1
 8005f08:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6a1a      	ldr	r2, [r3, #32]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	43db      	mvns	r3, r3
 8005f16:	401a      	ands	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6a1a      	ldr	r2, [r3, #32]
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f003 031f 	and.w	r3, r3, #31
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	fa01 f303 	lsl.w	r3, r1, r3
 8005f2c:	431a      	orrs	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	621a      	str	r2, [r3, #32]
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
	...

08005f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e06d      	b.n	8006034 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a30      	ldr	r2, [pc, #192]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a2f      	ldr	r2, [pc, #188]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d108      	bne.n	8005f9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a20      	ldr	r2, [pc, #128]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d022      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fca:	d01d      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a1d      	ldr	r2, [pc, #116]	; (8006048 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d018      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1c      	ldr	r2, [pc, #112]	; (800604c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d013      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a1a      	ldr	r2, [pc, #104]	; (8006050 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d00e      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a15      	ldr	r2, [pc, #84]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d009      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a16      	ldr	r2, [pc, #88]	; (8006054 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d004      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a15      	ldr	r2, [pc, #84]	; (8006058 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d10c      	bne.n	8006022 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800600e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	4313      	orrs	r3, r2
 8006018:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	40010000 	.word	0x40010000
 8006044:	40010400 	.word	0x40010400
 8006048:	40000400 	.word	0x40000400
 800604c:	40000800 	.word	0x40000800
 8006050:	40000c00 	.word	0x40000c00
 8006054:	40014000 	.word	0x40014000
 8006058:	40001800 	.word	0x40001800

0800605c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d101      	bne.n	800606e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e040      	b.n	80060f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006072:	2b00      	cmp	r3, #0
 8006074:	d106      	bne.n	8006084 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7fc fc3a 	bl	80028f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2224      	movs	r2, #36	; 0x24
 8006088:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 0201 	bic.w	r2, r2, #1
 8006098:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f8b0 	bl	8006200 <UART_SetConfig>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d101      	bne.n	80060aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e022      	b.n	80060f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d002      	beq.n	80060b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 fb08 	bl	80066c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 fb8f 	bl	800680c <UART_CheckIdleState>
 80060ee:	4603      	mov	r3, r0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b08a      	sub	sp, #40	; 0x28
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	603b      	str	r3, [r7, #0]
 8006104:	4613      	mov	r3, r2
 8006106:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800610c:	2b20      	cmp	r3, #32
 800610e:	d171      	bne.n	80061f4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d002      	beq.n	800611c <HAL_UART_Transmit+0x24>
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e06a      	b.n	80061f6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2221      	movs	r2, #33	; 0x21
 800612c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800612e:	f7fc fdbf 	bl	8002cb0 <HAL_GetTick>
 8006132:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	88fa      	ldrh	r2, [r7, #6]
 8006138:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	88fa      	ldrh	r2, [r7, #6]
 8006140:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800614c:	d108      	bne.n	8006160 <HAL_UART_Transmit+0x68>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d104      	bne.n	8006160 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006156:	2300      	movs	r3, #0
 8006158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	61bb      	str	r3, [r7, #24]
 800615e:	e003      	b.n	8006168 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006164:	2300      	movs	r3, #0
 8006166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006168:	e02c      	b.n	80061c4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2200      	movs	r2, #0
 8006172:	2180      	movs	r1, #128	; 0x80
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 fb80 	bl	800687a <UART_WaitOnFlagUntilTimeout>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e038      	b.n	80061f6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	881b      	ldrh	r3, [r3, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006198:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	3302      	adds	r3, #2
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e007      	b.n	80061b2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	781a      	ldrb	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	3301      	adds	r3, #1
 80061b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	3b01      	subs	r3, #1
 80061bc:	b29a      	uxth	r2, r3
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1cc      	bne.n	800616a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2200      	movs	r2, #0
 80061d8:	2140      	movs	r1, #64	; 0x40
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 fb4d 	bl	800687a <UART_WaitOnFlagUntilTimeout>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d001      	beq.n	80061ea <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e005      	b.n	80061f6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2220      	movs	r2, #32
 80061ee:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	e000      	b.n	80061f6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80061f4:	2302      	movs	r3, #2
  }
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3720      	adds	r7, #32
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
	...

08006200 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	695b      	ldr	r3, [r3, #20]
 800621a:	431a      	orrs	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	69db      	ldr	r3, [r3, #28]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	4ba6      	ldr	r3, [pc, #664]	; (80064c4 <UART_SetConfig+0x2c4>)
 800622c:	4013      	ands	r3, r2
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	6812      	ldr	r2, [r2, #0]
 8006232:	6979      	ldr	r1, [r7, #20]
 8006234:	430b      	orrs	r3, r1
 8006236:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	430a      	orrs	r2, r1
 800624c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	4313      	orrs	r3, r2
 800625c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	430a      	orrs	r2, r1
 8006270:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a94      	ldr	r2, [pc, #592]	; (80064c8 <UART_SetConfig+0x2c8>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d120      	bne.n	80062be <UART_SetConfig+0xbe>
 800627c:	4b93      	ldr	r3, [pc, #588]	; (80064cc <UART_SetConfig+0x2cc>)
 800627e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	2b03      	cmp	r3, #3
 8006288:	d816      	bhi.n	80062b8 <UART_SetConfig+0xb8>
 800628a:	a201      	add	r2, pc, #4	; (adr r2, 8006290 <UART_SetConfig+0x90>)
 800628c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006290:	080062a1 	.word	0x080062a1
 8006294:	080062ad 	.word	0x080062ad
 8006298:	080062a7 	.word	0x080062a7
 800629c:	080062b3 	.word	0x080062b3
 80062a0:	2301      	movs	r3, #1
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e150      	b.n	8006548 <UART_SetConfig+0x348>
 80062a6:	2302      	movs	r3, #2
 80062a8:	77fb      	strb	r3, [r7, #31]
 80062aa:	e14d      	b.n	8006548 <UART_SetConfig+0x348>
 80062ac:	2304      	movs	r3, #4
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e14a      	b.n	8006548 <UART_SetConfig+0x348>
 80062b2:	2308      	movs	r3, #8
 80062b4:	77fb      	strb	r3, [r7, #31]
 80062b6:	e147      	b.n	8006548 <UART_SetConfig+0x348>
 80062b8:	2310      	movs	r3, #16
 80062ba:	77fb      	strb	r3, [r7, #31]
 80062bc:	e144      	b.n	8006548 <UART_SetConfig+0x348>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a83      	ldr	r2, [pc, #524]	; (80064d0 <UART_SetConfig+0x2d0>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d132      	bne.n	800632e <UART_SetConfig+0x12e>
 80062c8:	4b80      	ldr	r3, [pc, #512]	; (80064cc <UART_SetConfig+0x2cc>)
 80062ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ce:	f003 030c 	and.w	r3, r3, #12
 80062d2:	2b0c      	cmp	r3, #12
 80062d4:	d828      	bhi.n	8006328 <UART_SetConfig+0x128>
 80062d6:	a201      	add	r2, pc, #4	; (adr r2, 80062dc <UART_SetConfig+0xdc>)
 80062d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062dc:	08006311 	.word	0x08006311
 80062e0:	08006329 	.word	0x08006329
 80062e4:	08006329 	.word	0x08006329
 80062e8:	08006329 	.word	0x08006329
 80062ec:	0800631d 	.word	0x0800631d
 80062f0:	08006329 	.word	0x08006329
 80062f4:	08006329 	.word	0x08006329
 80062f8:	08006329 	.word	0x08006329
 80062fc:	08006317 	.word	0x08006317
 8006300:	08006329 	.word	0x08006329
 8006304:	08006329 	.word	0x08006329
 8006308:	08006329 	.word	0x08006329
 800630c:	08006323 	.word	0x08006323
 8006310:	2300      	movs	r3, #0
 8006312:	77fb      	strb	r3, [r7, #31]
 8006314:	e118      	b.n	8006548 <UART_SetConfig+0x348>
 8006316:	2302      	movs	r3, #2
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e115      	b.n	8006548 <UART_SetConfig+0x348>
 800631c:	2304      	movs	r3, #4
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e112      	b.n	8006548 <UART_SetConfig+0x348>
 8006322:	2308      	movs	r3, #8
 8006324:	77fb      	strb	r3, [r7, #31]
 8006326:	e10f      	b.n	8006548 <UART_SetConfig+0x348>
 8006328:	2310      	movs	r3, #16
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e10c      	b.n	8006548 <UART_SetConfig+0x348>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a68      	ldr	r2, [pc, #416]	; (80064d4 <UART_SetConfig+0x2d4>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d120      	bne.n	800637a <UART_SetConfig+0x17a>
 8006338:	4b64      	ldr	r3, [pc, #400]	; (80064cc <UART_SetConfig+0x2cc>)
 800633a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800633e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006342:	2b30      	cmp	r3, #48	; 0x30
 8006344:	d013      	beq.n	800636e <UART_SetConfig+0x16e>
 8006346:	2b30      	cmp	r3, #48	; 0x30
 8006348:	d814      	bhi.n	8006374 <UART_SetConfig+0x174>
 800634a:	2b20      	cmp	r3, #32
 800634c:	d009      	beq.n	8006362 <UART_SetConfig+0x162>
 800634e:	2b20      	cmp	r3, #32
 8006350:	d810      	bhi.n	8006374 <UART_SetConfig+0x174>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <UART_SetConfig+0x15c>
 8006356:	2b10      	cmp	r3, #16
 8006358:	d006      	beq.n	8006368 <UART_SetConfig+0x168>
 800635a:	e00b      	b.n	8006374 <UART_SetConfig+0x174>
 800635c:	2300      	movs	r3, #0
 800635e:	77fb      	strb	r3, [r7, #31]
 8006360:	e0f2      	b.n	8006548 <UART_SetConfig+0x348>
 8006362:	2302      	movs	r3, #2
 8006364:	77fb      	strb	r3, [r7, #31]
 8006366:	e0ef      	b.n	8006548 <UART_SetConfig+0x348>
 8006368:	2304      	movs	r3, #4
 800636a:	77fb      	strb	r3, [r7, #31]
 800636c:	e0ec      	b.n	8006548 <UART_SetConfig+0x348>
 800636e:	2308      	movs	r3, #8
 8006370:	77fb      	strb	r3, [r7, #31]
 8006372:	e0e9      	b.n	8006548 <UART_SetConfig+0x348>
 8006374:	2310      	movs	r3, #16
 8006376:	77fb      	strb	r3, [r7, #31]
 8006378:	e0e6      	b.n	8006548 <UART_SetConfig+0x348>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a56      	ldr	r2, [pc, #344]	; (80064d8 <UART_SetConfig+0x2d8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d120      	bne.n	80063c6 <UART_SetConfig+0x1c6>
 8006384:	4b51      	ldr	r3, [pc, #324]	; (80064cc <UART_SetConfig+0x2cc>)
 8006386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800638a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800638e:	2bc0      	cmp	r3, #192	; 0xc0
 8006390:	d013      	beq.n	80063ba <UART_SetConfig+0x1ba>
 8006392:	2bc0      	cmp	r3, #192	; 0xc0
 8006394:	d814      	bhi.n	80063c0 <UART_SetConfig+0x1c0>
 8006396:	2b80      	cmp	r3, #128	; 0x80
 8006398:	d009      	beq.n	80063ae <UART_SetConfig+0x1ae>
 800639a:	2b80      	cmp	r3, #128	; 0x80
 800639c:	d810      	bhi.n	80063c0 <UART_SetConfig+0x1c0>
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d002      	beq.n	80063a8 <UART_SetConfig+0x1a8>
 80063a2:	2b40      	cmp	r3, #64	; 0x40
 80063a4:	d006      	beq.n	80063b4 <UART_SetConfig+0x1b4>
 80063a6:	e00b      	b.n	80063c0 <UART_SetConfig+0x1c0>
 80063a8:	2300      	movs	r3, #0
 80063aa:	77fb      	strb	r3, [r7, #31]
 80063ac:	e0cc      	b.n	8006548 <UART_SetConfig+0x348>
 80063ae:	2302      	movs	r3, #2
 80063b0:	77fb      	strb	r3, [r7, #31]
 80063b2:	e0c9      	b.n	8006548 <UART_SetConfig+0x348>
 80063b4:	2304      	movs	r3, #4
 80063b6:	77fb      	strb	r3, [r7, #31]
 80063b8:	e0c6      	b.n	8006548 <UART_SetConfig+0x348>
 80063ba:	2308      	movs	r3, #8
 80063bc:	77fb      	strb	r3, [r7, #31]
 80063be:	e0c3      	b.n	8006548 <UART_SetConfig+0x348>
 80063c0:	2310      	movs	r3, #16
 80063c2:	77fb      	strb	r3, [r7, #31]
 80063c4:	e0c0      	b.n	8006548 <UART_SetConfig+0x348>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a44      	ldr	r2, [pc, #272]	; (80064dc <UART_SetConfig+0x2dc>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d125      	bne.n	800641c <UART_SetConfig+0x21c>
 80063d0:	4b3e      	ldr	r3, [pc, #248]	; (80064cc <UART_SetConfig+0x2cc>)
 80063d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063de:	d017      	beq.n	8006410 <UART_SetConfig+0x210>
 80063e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063e4:	d817      	bhi.n	8006416 <UART_SetConfig+0x216>
 80063e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063ea:	d00b      	beq.n	8006404 <UART_SetConfig+0x204>
 80063ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063f0:	d811      	bhi.n	8006416 <UART_SetConfig+0x216>
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <UART_SetConfig+0x1fe>
 80063f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063fa:	d006      	beq.n	800640a <UART_SetConfig+0x20a>
 80063fc:	e00b      	b.n	8006416 <UART_SetConfig+0x216>
 80063fe:	2300      	movs	r3, #0
 8006400:	77fb      	strb	r3, [r7, #31]
 8006402:	e0a1      	b.n	8006548 <UART_SetConfig+0x348>
 8006404:	2302      	movs	r3, #2
 8006406:	77fb      	strb	r3, [r7, #31]
 8006408:	e09e      	b.n	8006548 <UART_SetConfig+0x348>
 800640a:	2304      	movs	r3, #4
 800640c:	77fb      	strb	r3, [r7, #31]
 800640e:	e09b      	b.n	8006548 <UART_SetConfig+0x348>
 8006410:	2308      	movs	r3, #8
 8006412:	77fb      	strb	r3, [r7, #31]
 8006414:	e098      	b.n	8006548 <UART_SetConfig+0x348>
 8006416:	2310      	movs	r3, #16
 8006418:	77fb      	strb	r3, [r7, #31]
 800641a:	e095      	b.n	8006548 <UART_SetConfig+0x348>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a2f      	ldr	r2, [pc, #188]	; (80064e0 <UART_SetConfig+0x2e0>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d125      	bne.n	8006472 <UART_SetConfig+0x272>
 8006426:	4b29      	ldr	r3, [pc, #164]	; (80064cc <UART_SetConfig+0x2cc>)
 8006428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800642c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006430:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006434:	d017      	beq.n	8006466 <UART_SetConfig+0x266>
 8006436:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800643a:	d817      	bhi.n	800646c <UART_SetConfig+0x26c>
 800643c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006440:	d00b      	beq.n	800645a <UART_SetConfig+0x25a>
 8006442:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006446:	d811      	bhi.n	800646c <UART_SetConfig+0x26c>
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <UART_SetConfig+0x254>
 800644c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006450:	d006      	beq.n	8006460 <UART_SetConfig+0x260>
 8006452:	e00b      	b.n	800646c <UART_SetConfig+0x26c>
 8006454:	2301      	movs	r3, #1
 8006456:	77fb      	strb	r3, [r7, #31]
 8006458:	e076      	b.n	8006548 <UART_SetConfig+0x348>
 800645a:	2302      	movs	r3, #2
 800645c:	77fb      	strb	r3, [r7, #31]
 800645e:	e073      	b.n	8006548 <UART_SetConfig+0x348>
 8006460:	2304      	movs	r3, #4
 8006462:	77fb      	strb	r3, [r7, #31]
 8006464:	e070      	b.n	8006548 <UART_SetConfig+0x348>
 8006466:	2308      	movs	r3, #8
 8006468:	77fb      	strb	r3, [r7, #31]
 800646a:	e06d      	b.n	8006548 <UART_SetConfig+0x348>
 800646c:	2310      	movs	r3, #16
 800646e:	77fb      	strb	r3, [r7, #31]
 8006470:	e06a      	b.n	8006548 <UART_SetConfig+0x348>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a1b      	ldr	r2, [pc, #108]	; (80064e4 <UART_SetConfig+0x2e4>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d138      	bne.n	80064ee <UART_SetConfig+0x2ee>
 800647c:	4b13      	ldr	r3, [pc, #76]	; (80064cc <UART_SetConfig+0x2cc>)
 800647e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006482:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006486:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800648a:	d017      	beq.n	80064bc <UART_SetConfig+0x2bc>
 800648c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006490:	d82a      	bhi.n	80064e8 <UART_SetConfig+0x2e8>
 8006492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006496:	d00b      	beq.n	80064b0 <UART_SetConfig+0x2b0>
 8006498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800649c:	d824      	bhi.n	80064e8 <UART_SetConfig+0x2e8>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d003      	beq.n	80064aa <UART_SetConfig+0x2aa>
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a6:	d006      	beq.n	80064b6 <UART_SetConfig+0x2b6>
 80064a8:	e01e      	b.n	80064e8 <UART_SetConfig+0x2e8>
 80064aa:	2300      	movs	r3, #0
 80064ac:	77fb      	strb	r3, [r7, #31]
 80064ae:	e04b      	b.n	8006548 <UART_SetConfig+0x348>
 80064b0:	2302      	movs	r3, #2
 80064b2:	77fb      	strb	r3, [r7, #31]
 80064b4:	e048      	b.n	8006548 <UART_SetConfig+0x348>
 80064b6:	2304      	movs	r3, #4
 80064b8:	77fb      	strb	r3, [r7, #31]
 80064ba:	e045      	b.n	8006548 <UART_SetConfig+0x348>
 80064bc:	2308      	movs	r3, #8
 80064be:	77fb      	strb	r3, [r7, #31]
 80064c0:	e042      	b.n	8006548 <UART_SetConfig+0x348>
 80064c2:	bf00      	nop
 80064c4:	efff69f3 	.word	0xefff69f3
 80064c8:	40011000 	.word	0x40011000
 80064cc:	40023800 	.word	0x40023800
 80064d0:	40004400 	.word	0x40004400
 80064d4:	40004800 	.word	0x40004800
 80064d8:	40004c00 	.word	0x40004c00
 80064dc:	40005000 	.word	0x40005000
 80064e0:	40011400 	.word	0x40011400
 80064e4:	40007800 	.word	0x40007800
 80064e8:	2310      	movs	r3, #16
 80064ea:	77fb      	strb	r3, [r7, #31]
 80064ec:	e02c      	b.n	8006548 <UART_SetConfig+0x348>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a72      	ldr	r2, [pc, #456]	; (80066bc <UART_SetConfig+0x4bc>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d125      	bne.n	8006544 <UART_SetConfig+0x344>
 80064f8:	4b71      	ldr	r3, [pc, #452]	; (80066c0 <UART_SetConfig+0x4c0>)
 80064fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006502:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006506:	d017      	beq.n	8006538 <UART_SetConfig+0x338>
 8006508:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800650c:	d817      	bhi.n	800653e <UART_SetConfig+0x33e>
 800650e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006512:	d00b      	beq.n	800652c <UART_SetConfig+0x32c>
 8006514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006518:	d811      	bhi.n	800653e <UART_SetConfig+0x33e>
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <UART_SetConfig+0x326>
 800651e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006522:	d006      	beq.n	8006532 <UART_SetConfig+0x332>
 8006524:	e00b      	b.n	800653e <UART_SetConfig+0x33e>
 8006526:	2300      	movs	r3, #0
 8006528:	77fb      	strb	r3, [r7, #31]
 800652a:	e00d      	b.n	8006548 <UART_SetConfig+0x348>
 800652c:	2302      	movs	r3, #2
 800652e:	77fb      	strb	r3, [r7, #31]
 8006530:	e00a      	b.n	8006548 <UART_SetConfig+0x348>
 8006532:	2304      	movs	r3, #4
 8006534:	77fb      	strb	r3, [r7, #31]
 8006536:	e007      	b.n	8006548 <UART_SetConfig+0x348>
 8006538:	2308      	movs	r3, #8
 800653a:	77fb      	strb	r3, [r7, #31]
 800653c:	e004      	b.n	8006548 <UART_SetConfig+0x348>
 800653e:	2310      	movs	r3, #16
 8006540:	77fb      	strb	r3, [r7, #31]
 8006542:	e001      	b.n	8006548 <UART_SetConfig+0x348>
 8006544:	2310      	movs	r3, #16
 8006546:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006550:	d15b      	bne.n	800660a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006552:	7ffb      	ldrb	r3, [r7, #31]
 8006554:	2b08      	cmp	r3, #8
 8006556:	d828      	bhi.n	80065aa <UART_SetConfig+0x3aa>
 8006558:	a201      	add	r2, pc, #4	; (adr r2, 8006560 <UART_SetConfig+0x360>)
 800655a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655e:	bf00      	nop
 8006560:	08006585 	.word	0x08006585
 8006564:	0800658d 	.word	0x0800658d
 8006568:	08006595 	.word	0x08006595
 800656c:	080065ab 	.word	0x080065ab
 8006570:	0800659b 	.word	0x0800659b
 8006574:	080065ab 	.word	0x080065ab
 8006578:	080065ab 	.word	0x080065ab
 800657c:	080065ab 	.word	0x080065ab
 8006580:	080065a3 	.word	0x080065a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006584:	f7fe fa06 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 8006588:	61b8      	str	r0, [r7, #24]
        break;
 800658a:	e013      	b.n	80065b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800658c:	f7fe fa16 	bl	80049bc <HAL_RCC_GetPCLK2Freq>
 8006590:	61b8      	str	r0, [r7, #24]
        break;
 8006592:	e00f      	b.n	80065b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006594:	4b4b      	ldr	r3, [pc, #300]	; (80066c4 <UART_SetConfig+0x4c4>)
 8006596:	61bb      	str	r3, [r7, #24]
        break;
 8006598:	e00c      	b.n	80065b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800659a:	f7fe f8e9 	bl	8004770 <HAL_RCC_GetSysClockFreq>
 800659e:	61b8      	str	r0, [r7, #24]
        break;
 80065a0:	e008      	b.n	80065b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065a6:	61bb      	str	r3, [r7, #24]
        break;
 80065a8:	e004      	b.n	80065b4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	77bb      	strb	r3, [r7, #30]
        break;
 80065b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d074      	beq.n	80066a4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	005a      	lsls	r2, r3, #1
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	441a      	add	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	2b0f      	cmp	r3, #15
 80065d4:	d916      	bls.n	8006604 <UART_SetConfig+0x404>
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065dc:	d212      	bcs.n	8006604 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	f023 030f 	bic.w	r3, r3, #15
 80065e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	085b      	lsrs	r3, r3, #1
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	f003 0307 	and.w	r3, r3, #7
 80065f2:	b29a      	uxth	r2, r3
 80065f4:	89fb      	ldrh	r3, [r7, #14]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	89fa      	ldrh	r2, [r7, #14]
 8006600:	60da      	str	r2, [r3, #12]
 8006602:	e04f      	b.n	80066a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	77bb      	strb	r3, [r7, #30]
 8006608:	e04c      	b.n	80066a4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800660a:	7ffb      	ldrb	r3, [r7, #31]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d828      	bhi.n	8006662 <UART_SetConfig+0x462>
 8006610:	a201      	add	r2, pc, #4	; (adr r2, 8006618 <UART_SetConfig+0x418>)
 8006612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006616:	bf00      	nop
 8006618:	0800663d 	.word	0x0800663d
 800661c:	08006645 	.word	0x08006645
 8006620:	0800664d 	.word	0x0800664d
 8006624:	08006663 	.word	0x08006663
 8006628:	08006653 	.word	0x08006653
 800662c:	08006663 	.word	0x08006663
 8006630:	08006663 	.word	0x08006663
 8006634:	08006663 	.word	0x08006663
 8006638:	0800665b 	.word	0x0800665b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800663c:	f7fe f9aa 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 8006640:	61b8      	str	r0, [r7, #24]
        break;
 8006642:	e013      	b.n	800666c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006644:	f7fe f9ba 	bl	80049bc <HAL_RCC_GetPCLK2Freq>
 8006648:	61b8      	str	r0, [r7, #24]
        break;
 800664a:	e00f      	b.n	800666c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800664c:	4b1d      	ldr	r3, [pc, #116]	; (80066c4 <UART_SetConfig+0x4c4>)
 800664e:	61bb      	str	r3, [r7, #24]
        break;
 8006650:	e00c      	b.n	800666c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006652:	f7fe f88d 	bl	8004770 <HAL_RCC_GetSysClockFreq>
 8006656:	61b8      	str	r0, [r7, #24]
        break;
 8006658:	e008      	b.n	800666c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800665a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800665e:	61bb      	str	r3, [r7, #24]
        break;
 8006660:	e004      	b.n	800666c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	77bb      	strb	r3, [r7, #30]
        break;
 800666a:	bf00      	nop
    }

    if (pclk != 0U)
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d018      	beq.n	80066a4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	085a      	lsrs	r2, r3, #1
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	441a      	add	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	fbb2 f3f3 	udiv	r3, r2, r3
 8006684:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	2b0f      	cmp	r3, #15
 800668a:	d909      	bls.n	80066a0 <UART_SetConfig+0x4a0>
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006692:	d205      	bcs.n	80066a0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	b29a      	uxth	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60da      	str	r2, [r3, #12]
 800669e:	e001      	b.n	80066a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80066b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	40007c00 	.word	0x40007c00
 80066c0:	40023800 	.word	0x40023800
 80066c4:	00f42400 	.word	0x00f42400

080066c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d4:	f003 0301 	and.w	r3, r3, #1
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00a      	beq.n	8006714 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	430a      	orrs	r2, r1
 8006712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00a      	beq.n	8006736 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	f003 0308 	and.w	r3, r3, #8
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00a      	beq.n	800677a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677e:	f003 0320 	and.w	r3, r3, #32
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00a      	beq.n	800679c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01a      	beq.n	80067de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067c6:	d10a      	bne.n	80067de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	605a      	str	r2, [r3, #4]
  }
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af02      	add	r7, sp, #8
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800681c:	f7fc fa48 	bl	8002cb0 <HAL_GetTick>
 8006820:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0308 	and.w	r3, r3, #8
 800682c:	2b08      	cmp	r3, #8
 800682e:	d10e      	bne.n	800684e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006830:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f81b 	bl	800687a <UART_WaitOnFlagUntilTimeout>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e011      	b.n	8006872 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2220      	movs	r2, #32
 8006858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b09c      	sub	sp, #112	; 0x70
 800687e:	af00      	add	r7, sp, #0
 8006880:	60f8      	str	r0, [r7, #12]
 8006882:	60b9      	str	r1, [r7, #8]
 8006884:	603b      	str	r3, [r7, #0]
 8006886:	4613      	mov	r3, r2
 8006888:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800688a:	e0a7      	b.n	80069dc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800688c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800688e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006892:	f000 80a3 	beq.w	80069dc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006896:	f7fc fa0b 	bl	8002cb0 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d302      	bcc.n	80068ac <UART_WaitOnFlagUntilTimeout+0x32>
 80068a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d13f      	bne.n	800692c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80068ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80068c0:	667b      	str	r3, [r7, #100]	; 0x64
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068cc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80068d2:	e841 2300 	strex	r3, r2, [r1]
 80068d6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80068d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1e6      	bne.n	80068ac <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3308      	adds	r3, #8
 80068e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e8:	e853 3f00 	ldrex	r3, [r3]
 80068ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f0:	f023 0301 	bic.w	r3, r3, #1
 80068f4:	663b      	str	r3, [r7, #96]	; 0x60
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3308      	adds	r3, #8
 80068fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80068fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8006900:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006904:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006906:	e841 2300 	strex	r3, r2, [r1]
 800690a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800690c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1e5      	bne.n	80068de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2220      	movs	r2, #32
 8006916:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006928:	2303      	movs	r3, #3
 800692a:	e068      	b.n	80069fe <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b00      	cmp	r3, #0
 8006938:	d050      	beq.n	80069dc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69db      	ldr	r3, [r3, #28]
 8006940:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006944:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006948:	d148      	bne.n	80069dc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006952:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695c:	e853 3f00 	ldrex	r3, [r3]
 8006960:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006964:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006968:	66fb      	str	r3, [r7, #108]	; 0x6c
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	461a      	mov	r2, r3
 8006970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006972:	637b      	str	r3, [r7, #52]	; 0x34
 8006974:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006978:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800697a:	e841 2300 	strex	r3, r2, [r1]
 800697e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1e6      	bne.n	8006954 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3308      	adds	r3, #8
 800698c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	e853 3f00 	ldrex	r3, [r3]
 8006994:	613b      	str	r3, [r7, #16]
   return(result);
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f023 0301 	bic.w	r3, r3, #1
 800699c:	66bb      	str	r3, [r7, #104]	; 0x68
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3308      	adds	r3, #8
 80069a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80069a6:	623a      	str	r2, [r7, #32]
 80069a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069aa:	69f9      	ldr	r1, [r7, #28]
 80069ac:	6a3a      	ldr	r2, [r7, #32]
 80069ae:	e841 2300 	strex	r3, r2, [r1]
 80069b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1e5      	bne.n	8006986 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2220      	movs	r2, #32
 80069be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e010      	b.n	80069fe <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69da      	ldr	r2, [r3, #28]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	4013      	ands	r3, r2
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	461a      	mov	r2, r3
 80069f4:	79fb      	ldrb	r3, [r7, #7]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	f43f af48 	beq.w	800688c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3770      	adds	r7, #112	; 0x70
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <__cvt>:
 8006a06:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a0a:	ec55 4b10 	vmov	r4, r5, d0
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	460e      	mov	r6, r1
 8006a12:	4619      	mov	r1, r3
 8006a14:	462b      	mov	r3, r5
 8006a16:	bfbb      	ittet	lt
 8006a18:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a1c:	461d      	movlt	r5, r3
 8006a1e:	2300      	movge	r3, #0
 8006a20:	232d      	movlt	r3, #45	; 0x2d
 8006a22:	700b      	strb	r3, [r1, #0]
 8006a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a26:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a2a:	4691      	mov	r9, r2
 8006a2c:	f023 0820 	bic.w	r8, r3, #32
 8006a30:	bfbc      	itt	lt
 8006a32:	4622      	movlt	r2, r4
 8006a34:	4614      	movlt	r4, r2
 8006a36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a3a:	d005      	beq.n	8006a48 <__cvt+0x42>
 8006a3c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a40:	d100      	bne.n	8006a44 <__cvt+0x3e>
 8006a42:	3601      	adds	r6, #1
 8006a44:	2102      	movs	r1, #2
 8006a46:	e000      	b.n	8006a4a <__cvt+0x44>
 8006a48:	2103      	movs	r1, #3
 8006a4a:	ab03      	add	r3, sp, #12
 8006a4c:	9301      	str	r3, [sp, #4]
 8006a4e:	ab02      	add	r3, sp, #8
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	ec45 4b10 	vmov	d0, r4, r5
 8006a56:	4653      	mov	r3, sl
 8006a58:	4632      	mov	r2, r6
 8006a5a:	f000 fe69 	bl	8007730 <_dtoa_r>
 8006a5e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a62:	4607      	mov	r7, r0
 8006a64:	d102      	bne.n	8006a6c <__cvt+0x66>
 8006a66:	f019 0f01 	tst.w	r9, #1
 8006a6a:	d022      	beq.n	8006ab2 <__cvt+0xac>
 8006a6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a70:	eb07 0906 	add.w	r9, r7, r6
 8006a74:	d110      	bne.n	8006a98 <__cvt+0x92>
 8006a76:	783b      	ldrb	r3, [r7, #0]
 8006a78:	2b30      	cmp	r3, #48	; 0x30
 8006a7a:	d10a      	bne.n	8006a92 <__cvt+0x8c>
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	2300      	movs	r3, #0
 8006a80:	4620      	mov	r0, r4
 8006a82:	4629      	mov	r1, r5
 8006a84:	f7fa f840 	bl	8000b08 <__aeabi_dcmpeq>
 8006a88:	b918      	cbnz	r0, 8006a92 <__cvt+0x8c>
 8006a8a:	f1c6 0601 	rsb	r6, r6, #1
 8006a8e:	f8ca 6000 	str.w	r6, [sl]
 8006a92:	f8da 3000 	ldr.w	r3, [sl]
 8006a96:	4499      	add	r9, r3
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	f7fa f832 	bl	8000b08 <__aeabi_dcmpeq>
 8006aa4:	b108      	cbz	r0, 8006aaa <__cvt+0xa4>
 8006aa6:	f8cd 900c 	str.w	r9, [sp, #12]
 8006aaa:	2230      	movs	r2, #48	; 0x30
 8006aac:	9b03      	ldr	r3, [sp, #12]
 8006aae:	454b      	cmp	r3, r9
 8006ab0:	d307      	bcc.n	8006ac2 <__cvt+0xbc>
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ab6:	1bdb      	subs	r3, r3, r7
 8006ab8:	4638      	mov	r0, r7
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	b004      	add	sp, #16
 8006abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac2:	1c59      	adds	r1, r3, #1
 8006ac4:	9103      	str	r1, [sp, #12]
 8006ac6:	701a      	strb	r2, [r3, #0]
 8006ac8:	e7f0      	b.n	8006aac <__cvt+0xa6>

08006aca <__exponent>:
 8006aca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006acc:	4603      	mov	r3, r0
 8006ace:	2900      	cmp	r1, #0
 8006ad0:	bfb8      	it	lt
 8006ad2:	4249      	neglt	r1, r1
 8006ad4:	f803 2b02 	strb.w	r2, [r3], #2
 8006ad8:	bfb4      	ite	lt
 8006ada:	222d      	movlt	r2, #45	; 0x2d
 8006adc:	222b      	movge	r2, #43	; 0x2b
 8006ade:	2909      	cmp	r1, #9
 8006ae0:	7042      	strb	r2, [r0, #1]
 8006ae2:	dd2a      	ble.n	8006b3a <__exponent+0x70>
 8006ae4:	f10d 0207 	add.w	r2, sp, #7
 8006ae8:	4617      	mov	r7, r2
 8006aea:	260a      	movs	r6, #10
 8006aec:	4694      	mov	ip, r2
 8006aee:	fb91 f5f6 	sdiv	r5, r1, r6
 8006af2:	fb06 1415 	mls	r4, r6, r5, r1
 8006af6:	3430      	adds	r4, #48	; 0x30
 8006af8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006afc:	460c      	mov	r4, r1
 8006afe:	2c63      	cmp	r4, #99	; 0x63
 8006b00:	f102 32ff 	add.w	r2, r2, #4294967295
 8006b04:	4629      	mov	r1, r5
 8006b06:	dcf1      	bgt.n	8006aec <__exponent+0x22>
 8006b08:	3130      	adds	r1, #48	; 0x30
 8006b0a:	f1ac 0402 	sub.w	r4, ip, #2
 8006b0e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006b12:	1c41      	adds	r1, r0, #1
 8006b14:	4622      	mov	r2, r4
 8006b16:	42ba      	cmp	r2, r7
 8006b18:	d30a      	bcc.n	8006b30 <__exponent+0x66>
 8006b1a:	f10d 0209 	add.w	r2, sp, #9
 8006b1e:	eba2 020c 	sub.w	r2, r2, ip
 8006b22:	42bc      	cmp	r4, r7
 8006b24:	bf88      	it	hi
 8006b26:	2200      	movhi	r2, #0
 8006b28:	4413      	add	r3, r2
 8006b2a:	1a18      	subs	r0, r3, r0
 8006b2c:	b003      	add	sp, #12
 8006b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b30:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006b34:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006b38:	e7ed      	b.n	8006b16 <__exponent+0x4c>
 8006b3a:	2330      	movs	r3, #48	; 0x30
 8006b3c:	3130      	adds	r1, #48	; 0x30
 8006b3e:	7083      	strb	r3, [r0, #2]
 8006b40:	70c1      	strb	r1, [r0, #3]
 8006b42:	1d03      	adds	r3, r0, #4
 8006b44:	e7f1      	b.n	8006b2a <__exponent+0x60>
	...

08006b48 <_printf_float>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	ed2d 8b02 	vpush	{d8}
 8006b50:	b08d      	sub	sp, #52	; 0x34
 8006b52:	460c      	mov	r4, r1
 8006b54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b58:	4616      	mov	r6, r2
 8006b5a:	461f      	mov	r7, r3
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	f000 fce7 	bl	8007530 <_localeconv_r>
 8006b62:	f8d0 a000 	ldr.w	sl, [r0]
 8006b66:	4650      	mov	r0, sl
 8006b68:	f7f9 fba2 	bl	80002b0 <strlen>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	9305      	str	r3, [sp, #20]
 8006b74:	f8d8 3000 	ldr.w	r3, [r8]
 8006b78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006b7c:	3307      	adds	r3, #7
 8006b7e:	f023 0307 	bic.w	r3, r3, #7
 8006b82:	f103 0208 	add.w	r2, r3, #8
 8006b86:	f8c8 2000 	str.w	r2, [r8]
 8006b8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b92:	9307      	str	r3, [sp, #28]
 8006b94:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b98:	ee08 0a10 	vmov	s16, r0
 8006b9c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006ba0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ba4:	4b9e      	ldr	r3, [pc, #632]	; (8006e20 <_printf_float+0x2d8>)
 8006ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8006baa:	f7f9 ffdf 	bl	8000b6c <__aeabi_dcmpun>
 8006bae:	bb88      	cbnz	r0, 8006c14 <_printf_float+0xcc>
 8006bb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bb4:	4b9a      	ldr	r3, [pc, #616]	; (8006e20 <_printf_float+0x2d8>)
 8006bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bba:	f7f9 ffb9 	bl	8000b30 <__aeabi_dcmple>
 8006bbe:	bb48      	cbnz	r0, 8006c14 <_printf_float+0xcc>
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	4640      	mov	r0, r8
 8006bc6:	4649      	mov	r1, r9
 8006bc8:	f7f9 ffa8 	bl	8000b1c <__aeabi_dcmplt>
 8006bcc:	b110      	cbz	r0, 8006bd4 <_printf_float+0x8c>
 8006bce:	232d      	movs	r3, #45	; 0x2d
 8006bd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bd4:	4a93      	ldr	r2, [pc, #588]	; (8006e24 <_printf_float+0x2dc>)
 8006bd6:	4b94      	ldr	r3, [pc, #592]	; (8006e28 <_printf_float+0x2e0>)
 8006bd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006bdc:	bf94      	ite	ls
 8006bde:	4690      	movls	r8, r2
 8006be0:	4698      	movhi	r8, r3
 8006be2:	2303      	movs	r3, #3
 8006be4:	6123      	str	r3, [r4, #16]
 8006be6:	9b05      	ldr	r3, [sp, #20]
 8006be8:	f023 0304 	bic.w	r3, r3, #4
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	f04f 0900 	mov.w	r9, #0
 8006bf2:	9700      	str	r7, [sp, #0]
 8006bf4:	4633      	mov	r3, r6
 8006bf6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	f000 f9da 	bl	8006fb4 <_printf_common>
 8006c00:	3001      	adds	r0, #1
 8006c02:	f040 8090 	bne.w	8006d26 <_printf_float+0x1de>
 8006c06:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0a:	b00d      	add	sp, #52	; 0x34
 8006c0c:	ecbd 8b02 	vpop	{d8}
 8006c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c14:	4642      	mov	r2, r8
 8006c16:	464b      	mov	r3, r9
 8006c18:	4640      	mov	r0, r8
 8006c1a:	4649      	mov	r1, r9
 8006c1c:	f7f9 ffa6 	bl	8000b6c <__aeabi_dcmpun>
 8006c20:	b140      	cbz	r0, 8006c34 <_printf_float+0xec>
 8006c22:	464b      	mov	r3, r9
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	bfbc      	itt	lt
 8006c28:	232d      	movlt	r3, #45	; 0x2d
 8006c2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c2e:	4a7f      	ldr	r2, [pc, #508]	; (8006e2c <_printf_float+0x2e4>)
 8006c30:	4b7f      	ldr	r3, [pc, #508]	; (8006e30 <_printf_float+0x2e8>)
 8006c32:	e7d1      	b.n	8006bd8 <_printf_float+0x90>
 8006c34:	6863      	ldr	r3, [r4, #4]
 8006c36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c3a:	9206      	str	r2, [sp, #24]
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	d13f      	bne.n	8006cc0 <_printf_float+0x178>
 8006c40:	2306      	movs	r3, #6
 8006c42:	6063      	str	r3, [r4, #4]
 8006c44:	9b05      	ldr	r3, [sp, #20]
 8006c46:	6861      	ldr	r1, [r4, #4]
 8006c48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	9303      	str	r3, [sp, #12]
 8006c50:	ab0a      	add	r3, sp, #40	; 0x28
 8006c52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c56:	ab09      	add	r3, sp, #36	; 0x24
 8006c58:	ec49 8b10 	vmov	d0, r8, r9
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	6022      	str	r2, [r4, #0]
 8006c60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c64:	4628      	mov	r0, r5
 8006c66:	f7ff fece 	bl	8006a06 <__cvt>
 8006c6a:	9b06      	ldr	r3, [sp, #24]
 8006c6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c6e:	2b47      	cmp	r3, #71	; 0x47
 8006c70:	4680      	mov	r8, r0
 8006c72:	d108      	bne.n	8006c86 <_printf_float+0x13e>
 8006c74:	1cc8      	adds	r0, r1, #3
 8006c76:	db02      	blt.n	8006c7e <_printf_float+0x136>
 8006c78:	6863      	ldr	r3, [r4, #4]
 8006c7a:	4299      	cmp	r1, r3
 8006c7c:	dd41      	ble.n	8006d02 <_printf_float+0x1ba>
 8006c7e:	f1ab 0302 	sub.w	r3, fp, #2
 8006c82:	fa5f fb83 	uxtb.w	fp, r3
 8006c86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c8a:	d820      	bhi.n	8006cce <_printf_float+0x186>
 8006c8c:	3901      	subs	r1, #1
 8006c8e:	465a      	mov	r2, fp
 8006c90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c94:	9109      	str	r1, [sp, #36]	; 0x24
 8006c96:	f7ff ff18 	bl	8006aca <__exponent>
 8006c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c9c:	1813      	adds	r3, r2, r0
 8006c9e:	2a01      	cmp	r2, #1
 8006ca0:	4681      	mov	r9, r0
 8006ca2:	6123      	str	r3, [r4, #16]
 8006ca4:	dc02      	bgt.n	8006cac <_printf_float+0x164>
 8006ca6:	6822      	ldr	r2, [r4, #0]
 8006ca8:	07d2      	lsls	r2, r2, #31
 8006caa:	d501      	bpl.n	8006cb0 <_printf_float+0x168>
 8006cac:	3301      	adds	r3, #1
 8006cae:	6123      	str	r3, [r4, #16]
 8006cb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d09c      	beq.n	8006bf2 <_printf_float+0xaa>
 8006cb8:	232d      	movs	r3, #45	; 0x2d
 8006cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cbe:	e798      	b.n	8006bf2 <_printf_float+0xaa>
 8006cc0:	9a06      	ldr	r2, [sp, #24]
 8006cc2:	2a47      	cmp	r2, #71	; 0x47
 8006cc4:	d1be      	bne.n	8006c44 <_printf_float+0xfc>
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1bc      	bne.n	8006c44 <_printf_float+0xfc>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e7b9      	b.n	8006c42 <_printf_float+0xfa>
 8006cce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006cd2:	d118      	bne.n	8006d06 <_printf_float+0x1be>
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	6863      	ldr	r3, [r4, #4]
 8006cd8:	dd0b      	ble.n	8006cf2 <_printf_float+0x1aa>
 8006cda:	6121      	str	r1, [r4, #16]
 8006cdc:	b913      	cbnz	r3, 8006ce4 <_printf_float+0x19c>
 8006cde:	6822      	ldr	r2, [r4, #0]
 8006ce0:	07d0      	lsls	r0, r2, #31
 8006ce2:	d502      	bpl.n	8006cea <_printf_float+0x1a2>
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	440b      	add	r3, r1
 8006ce8:	6123      	str	r3, [r4, #16]
 8006cea:	65a1      	str	r1, [r4, #88]	; 0x58
 8006cec:	f04f 0900 	mov.w	r9, #0
 8006cf0:	e7de      	b.n	8006cb0 <_printf_float+0x168>
 8006cf2:	b913      	cbnz	r3, 8006cfa <_printf_float+0x1b2>
 8006cf4:	6822      	ldr	r2, [r4, #0]
 8006cf6:	07d2      	lsls	r2, r2, #31
 8006cf8:	d501      	bpl.n	8006cfe <_printf_float+0x1b6>
 8006cfa:	3302      	adds	r3, #2
 8006cfc:	e7f4      	b.n	8006ce8 <_printf_float+0x1a0>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e7f2      	b.n	8006ce8 <_printf_float+0x1a0>
 8006d02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d08:	4299      	cmp	r1, r3
 8006d0a:	db05      	blt.n	8006d18 <_printf_float+0x1d0>
 8006d0c:	6823      	ldr	r3, [r4, #0]
 8006d0e:	6121      	str	r1, [r4, #16]
 8006d10:	07d8      	lsls	r0, r3, #31
 8006d12:	d5ea      	bpl.n	8006cea <_printf_float+0x1a2>
 8006d14:	1c4b      	adds	r3, r1, #1
 8006d16:	e7e7      	b.n	8006ce8 <_printf_float+0x1a0>
 8006d18:	2900      	cmp	r1, #0
 8006d1a:	bfd4      	ite	le
 8006d1c:	f1c1 0202 	rsble	r2, r1, #2
 8006d20:	2201      	movgt	r2, #1
 8006d22:	4413      	add	r3, r2
 8006d24:	e7e0      	b.n	8006ce8 <_printf_float+0x1a0>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	055a      	lsls	r2, r3, #21
 8006d2a:	d407      	bmi.n	8006d3c <_printf_float+0x1f4>
 8006d2c:	6923      	ldr	r3, [r4, #16]
 8006d2e:	4642      	mov	r2, r8
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	d12c      	bne.n	8006d94 <_printf_float+0x24c>
 8006d3a:	e764      	b.n	8006c06 <_printf_float+0xbe>
 8006d3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d40:	f240 80e0 	bls.w	8006f04 <_printf_float+0x3bc>
 8006d44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d48:	2200      	movs	r2, #0
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f7f9 fedc 	bl	8000b08 <__aeabi_dcmpeq>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d034      	beq.n	8006dbe <_printf_float+0x276>
 8006d54:	4a37      	ldr	r2, [pc, #220]	; (8006e34 <_printf_float+0x2ec>)
 8006d56:	2301      	movs	r3, #1
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b8      	blx	r7
 8006d5e:	3001      	adds	r0, #1
 8006d60:	f43f af51 	beq.w	8006c06 <_printf_float+0xbe>
 8006d64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	db02      	blt.n	8006d72 <_printf_float+0x22a>
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	07d8      	lsls	r0, r3, #31
 8006d70:	d510      	bpl.n	8006d94 <_printf_float+0x24c>
 8006d72:	ee18 3a10 	vmov	r3, s16
 8006d76:	4652      	mov	r2, sl
 8006d78:	4631      	mov	r1, r6
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	47b8      	blx	r7
 8006d7e:	3001      	adds	r0, #1
 8006d80:	f43f af41 	beq.w	8006c06 <_printf_float+0xbe>
 8006d84:	f04f 0800 	mov.w	r8, #0
 8006d88:	f104 091a 	add.w	r9, r4, #26
 8006d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	4543      	cmp	r3, r8
 8006d92:	dc09      	bgt.n	8006da8 <_printf_float+0x260>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	079b      	lsls	r3, r3, #30
 8006d98:	f100 8107 	bmi.w	8006faa <_printf_float+0x462>
 8006d9c:	68e0      	ldr	r0, [r4, #12]
 8006d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006da0:	4298      	cmp	r0, r3
 8006da2:	bfb8      	it	lt
 8006da4:	4618      	movlt	r0, r3
 8006da6:	e730      	b.n	8006c0a <_printf_float+0xc2>
 8006da8:	2301      	movs	r3, #1
 8006daa:	464a      	mov	r2, r9
 8006dac:	4631      	mov	r1, r6
 8006dae:	4628      	mov	r0, r5
 8006db0:	47b8      	blx	r7
 8006db2:	3001      	adds	r0, #1
 8006db4:	f43f af27 	beq.w	8006c06 <_printf_float+0xbe>
 8006db8:	f108 0801 	add.w	r8, r8, #1
 8006dbc:	e7e6      	b.n	8006d8c <_printf_float+0x244>
 8006dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	dc39      	bgt.n	8006e38 <_printf_float+0x2f0>
 8006dc4:	4a1b      	ldr	r2, [pc, #108]	; (8006e34 <_printf_float+0x2ec>)
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f43f af19 	beq.w	8006c06 <_printf_float+0xbe>
 8006dd4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	d102      	bne.n	8006de2 <_printf_float+0x29a>
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	07d9      	lsls	r1, r3, #31
 8006de0:	d5d8      	bpl.n	8006d94 <_printf_float+0x24c>
 8006de2:	ee18 3a10 	vmov	r3, s16
 8006de6:	4652      	mov	r2, sl
 8006de8:	4631      	mov	r1, r6
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b8      	blx	r7
 8006dee:	3001      	adds	r0, #1
 8006df0:	f43f af09 	beq.w	8006c06 <_printf_float+0xbe>
 8006df4:	f04f 0900 	mov.w	r9, #0
 8006df8:	f104 0a1a 	add.w	sl, r4, #26
 8006dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfe:	425b      	negs	r3, r3
 8006e00:	454b      	cmp	r3, r9
 8006e02:	dc01      	bgt.n	8006e08 <_printf_float+0x2c0>
 8006e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e06:	e792      	b.n	8006d2e <_printf_float+0x1e6>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4652      	mov	r2, sl
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4628      	mov	r0, r5
 8006e10:	47b8      	blx	r7
 8006e12:	3001      	adds	r0, #1
 8006e14:	f43f aef7 	beq.w	8006c06 <_printf_float+0xbe>
 8006e18:	f109 0901 	add.w	r9, r9, #1
 8006e1c:	e7ee      	b.n	8006dfc <_printf_float+0x2b4>
 8006e1e:	bf00      	nop
 8006e20:	7fefffff 	.word	0x7fefffff
 8006e24:	08009798 	.word	0x08009798
 8006e28:	0800979c 	.word	0x0800979c
 8006e2c:	080097a0 	.word	0x080097a0
 8006e30:	080097a4 	.word	0x080097a4
 8006e34:	080097a8 	.word	0x080097a8
 8006e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	bfa8      	it	ge
 8006e40:	461a      	movge	r2, r3
 8006e42:	2a00      	cmp	r2, #0
 8006e44:	4691      	mov	r9, r2
 8006e46:	dc37      	bgt.n	8006eb8 <_printf_float+0x370>
 8006e48:	f04f 0b00 	mov.w	fp, #0
 8006e4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e50:	f104 021a 	add.w	r2, r4, #26
 8006e54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e56:	9305      	str	r3, [sp, #20]
 8006e58:	eba3 0309 	sub.w	r3, r3, r9
 8006e5c:	455b      	cmp	r3, fp
 8006e5e:	dc33      	bgt.n	8006ec8 <_printf_float+0x380>
 8006e60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e64:	429a      	cmp	r2, r3
 8006e66:	db3b      	blt.n	8006ee0 <_printf_float+0x398>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	07da      	lsls	r2, r3, #31
 8006e6c:	d438      	bmi.n	8006ee0 <_printf_float+0x398>
 8006e6e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006e72:	eba2 0903 	sub.w	r9, r2, r3
 8006e76:	9b05      	ldr	r3, [sp, #20]
 8006e78:	1ad2      	subs	r2, r2, r3
 8006e7a:	4591      	cmp	r9, r2
 8006e7c:	bfa8      	it	ge
 8006e7e:	4691      	movge	r9, r2
 8006e80:	f1b9 0f00 	cmp.w	r9, #0
 8006e84:	dc35      	bgt.n	8006ef2 <_printf_float+0x3aa>
 8006e86:	f04f 0800 	mov.w	r8, #0
 8006e8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e8e:	f104 0a1a 	add.w	sl, r4, #26
 8006e92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	eba3 0309 	sub.w	r3, r3, r9
 8006e9c:	4543      	cmp	r3, r8
 8006e9e:	f77f af79 	ble.w	8006d94 <_printf_float+0x24c>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	4652      	mov	r2, sl
 8006ea6:	4631      	mov	r1, r6
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b8      	blx	r7
 8006eac:	3001      	adds	r0, #1
 8006eae:	f43f aeaa 	beq.w	8006c06 <_printf_float+0xbe>
 8006eb2:	f108 0801 	add.w	r8, r8, #1
 8006eb6:	e7ec      	b.n	8006e92 <_printf_float+0x34a>
 8006eb8:	4613      	mov	r3, r2
 8006eba:	4631      	mov	r1, r6
 8006ebc:	4642      	mov	r2, r8
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	47b8      	blx	r7
 8006ec2:	3001      	adds	r0, #1
 8006ec4:	d1c0      	bne.n	8006e48 <_printf_float+0x300>
 8006ec6:	e69e      	b.n	8006c06 <_printf_float+0xbe>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	9205      	str	r2, [sp, #20]
 8006ed0:	47b8      	blx	r7
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	f43f ae97 	beq.w	8006c06 <_printf_float+0xbe>
 8006ed8:	9a05      	ldr	r2, [sp, #20]
 8006eda:	f10b 0b01 	add.w	fp, fp, #1
 8006ede:	e7b9      	b.n	8006e54 <_printf_float+0x30c>
 8006ee0:	ee18 3a10 	vmov	r3, s16
 8006ee4:	4652      	mov	r2, sl
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	4628      	mov	r0, r5
 8006eea:	47b8      	blx	r7
 8006eec:	3001      	adds	r0, #1
 8006eee:	d1be      	bne.n	8006e6e <_printf_float+0x326>
 8006ef0:	e689      	b.n	8006c06 <_printf_float+0xbe>
 8006ef2:	9a05      	ldr	r2, [sp, #20]
 8006ef4:	464b      	mov	r3, r9
 8006ef6:	4442      	add	r2, r8
 8006ef8:	4631      	mov	r1, r6
 8006efa:	4628      	mov	r0, r5
 8006efc:	47b8      	blx	r7
 8006efe:	3001      	adds	r0, #1
 8006f00:	d1c1      	bne.n	8006e86 <_printf_float+0x33e>
 8006f02:	e680      	b.n	8006c06 <_printf_float+0xbe>
 8006f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f06:	2a01      	cmp	r2, #1
 8006f08:	dc01      	bgt.n	8006f0e <_printf_float+0x3c6>
 8006f0a:	07db      	lsls	r3, r3, #31
 8006f0c:	d53a      	bpl.n	8006f84 <_printf_float+0x43c>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	4642      	mov	r2, r8
 8006f12:	4631      	mov	r1, r6
 8006f14:	4628      	mov	r0, r5
 8006f16:	47b8      	blx	r7
 8006f18:	3001      	adds	r0, #1
 8006f1a:	f43f ae74 	beq.w	8006c06 <_printf_float+0xbe>
 8006f1e:	ee18 3a10 	vmov	r3, s16
 8006f22:	4652      	mov	r2, sl
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	f43f ae6b 	beq.w	8006c06 <_printf_float+0xbe>
 8006f30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f34:	2200      	movs	r2, #0
 8006f36:	2300      	movs	r3, #0
 8006f38:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006f3c:	f7f9 fde4 	bl	8000b08 <__aeabi_dcmpeq>
 8006f40:	b9d8      	cbnz	r0, 8006f7a <_printf_float+0x432>
 8006f42:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006f46:	f108 0201 	add.w	r2, r8, #1
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	47b8      	blx	r7
 8006f50:	3001      	adds	r0, #1
 8006f52:	d10e      	bne.n	8006f72 <_printf_float+0x42a>
 8006f54:	e657      	b.n	8006c06 <_printf_float+0xbe>
 8006f56:	2301      	movs	r3, #1
 8006f58:	4652      	mov	r2, sl
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	47b8      	blx	r7
 8006f60:	3001      	adds	r0, #1
 8006f62:	f43f ae50 	beq.w	8006c06 <_printf_float+0xbe>
 8006f66:	f108 0801 	add.w	r8, r8, #1
 8006f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	4543      	cmp	r3, r8
 8006f70:	dcf1      	bgt.n	8006f56 <_printf_float+0x40e>
 8006f72:	464b      	mov	r3, r9
 8006f74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f78:	e6da      	b.n	8006d30 <_printf_float+0x1e8>
 8006f7a:	f04f 0800 	mov.w	r8, #0
 8006f7e:	f104 0a1a 	add.w	sl, r4, #26
 8006f82:	e7f2      	b.n	8006f6a <_printf_float+0x422>
 8006f84:	2301      	movs	r3, #1
 8006f86:	4642      	mov	r2, r8
 8006f88:	e7df      	b.n	8006f4a <_printf_float+0x402>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	464a      	mov	r2, r9
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4628      	mov	r0, r5
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	f43f ae36 	beq.w	8006c06 <_printf_float+0xbe>
 8006f9a:	f108 0801 	add.w	r8, r8, #1
 8006f9e:	68e3      	ldr	r3, [r4, #12]
 8006fa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fa2:	1a5b      	subs	r3, r3, r1
 8006fa4:	4543      	cmp	r3, r8
 8006fa6:	dcf0      	bgt.n	8006f8a <_printf_float+0x442>
 8006fa8:	e6f8      	b.n	8006d9c <_printf_float+0x254>
 8006faa:	f04f 0800 	mov.w	r8, #0
 8006fae:	f104 0919 	add.w	r9, r4, #25
 8006fb2:	e7f4      	b.n	8006f9e <_printf_float+0x456>

08006fb4 <_printf_common>:
 8006fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb8:	4616      	mov	r6, r2
 8006fba:	4699      	mov	r9, r3
 8006fbc:	688a      	ldr	r2, [r1, #8]
 8006fbe:	690b      	ldr	r3, [r1, #16]
 8006fc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	bfb8      	it	lt
 8006fc8:	4613      	movlt	r3, r2
 8006fca:	6033      	str	r3, [r6, #0]
 8006fcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	b10a      	cbz	r2, 8006fda <_printf_common+0x26>
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	6033      	str	r3, [r6, #0]
 8006fda:	6823      	ldr	r3, [r4, #0]
 8006fdc:	0699      	lsls	r1, r3, #26
 8006fde:	bf42      	ittt	mi
 8006fe0:	6833      	ldrmi	r3, [r6, #0]
 8006fe2:	3302      	addmi	r3, #2
 8006fe4:	6033      	strmi	r3, [r6, #0]
 8006fe6:	6825      	ldr	r5, [r4, #0]
 8006fe8:	f015 0506 	ands.w	r5, r5, #6
 8006fec:	d106      	bne.n	8006ffc <_printf_common+0x48>
 8006fee:	f104 0a19 	add.w	sl, r4, #25
 8006ff2:	68e3      	ldr	r3, [r4, #12]
 8006ff4:	6832      	ldr	r2, [r6, #0]
 8006ff6:	1a9b      	subs	r3, r3, r2
 8006ff8:	42ab      	cmp	r3, r5
 8006ffa:	dc26      	bgt.n	800704a <_printf_common+0x96>
 8006ffc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007000:	1e13      	subs	r3, r2, #0
 8007002:	6822      	ldr	r2, [r4, #0]
 8007004:	bf18      	it	ne
 8007006:	2301      	movne	r3, #1
 8007008:	0692      	lsls	r2, r2, #26
 800700a:	d42b      	bmi.n	8007064 <_printf_common+0xb0>
 800700c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007010:	4649      	mov	r1, r9
 8007012:	4638      	mov	r0, r7
 8007014:	47c0      	blx	r8
 8007016:	3001      	adds	r0, #1
 8007018:	d01e      	beq.n	8007058 <_printf_common+0xa4>
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	6922      	ldr	r2, [r4, #16]
 800701e:	f003 0306 	and.w	r3, r3, #6
 8007022:	2b04      	cmp	r3, #4
 8007024:	bf02      	ittt	eq
 8007026:	68e5      	ldreq	r5, [r4, #12]
 8007028:	6833      	ldreq	r3, [r6, #0]
 800702a:	1aed      	subeq	r5, r5, r3
 800702c:	68a3      	ldr	r3, [r4, #8]
 800702e:	bf0c      	ite	eq
 8007030:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007034:	2500      	movne	r5, #0
 8007036:	4293      	cmp	r3, r2
 8007038:	bfc4      	itt	gt
 800703a:	1a9b      	subgt	r3, r3, r2
 800703c:	18ed      	addgt	r5, r5, r3
 800703e:	2600      	movs	r6, #0
 8007040:	341a      	adds	r4, #26
 8007042:	42b5      	cmp	r5, r6
 8007044:	d11a      	bne.n	800707c <_printf_common+0xc8>
 8007046:	2000      	movs	r0, #0
 8007048:	e008      	b.n	800705c <_printf_common+0xa8>
 800704a:	2301      	movs	r3, #1
 800704c:	4652      	mov	r2, sl
 800704e:	4649      	mov	r1, r9
 8007050:	4638      	mov	r0, r7
 8007052:	47c0      	blx	r8
 8007054:	3001      	adds	r0, #1
 8007056:	d103      	bne.n	8007060 <_printf_common+0xac>
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007060:	3501      	adds	r5, #1
 8007062:	e7c6      	b.n	8006ff2 <_printf_common+0x3e>
 8007064:	18e1      	adds	r1, r4, r3
 8007066:	1c5a      	adds	r2, r3, #1
 8007068:	2030      	movs	r0, #48	; 0x30
 800706a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800706e:	4422      	add	r2, r4
 8007070:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007074:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007078:	3302      	adds	r3, #2
 800707a:	e7c7      	b.n	800700c <_printf_common+0x58>
 800707c:	2301      	movs	r3, #1
 800707e:	4622      	mov	r2, r4
 8007080:	4649      	mov	r1, r9
 8007082:	4638      	mov	r0, r7
 8007084:	47c0      	blx	r8
 8007086:	3001      	adds	r0, #1
 8007088:	d0e6      	beq.n	8007058 <_printf_common+0xa4>
 800708a:	3601      	adds	r6, #1
 800708c:	e7d9      	b.n	8007042 <_printf_common+0x8e>
	...

08007090 <_printf_i>:
 8007090:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007094:	7e0f      	ldrb	r7, [r1, #24]
 8007096:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007098:	2f78      	cmp	r7, #120	; 0x78
 800709a:	4691      	mov	r9, r2
 800709c:	4680      	mov	r8, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	469a      	mov	sl, r3
 80070a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070a6:	d807      	bhi.n	80070b8 <_printf_i+0x28>
 80070a8:	2f62      	cmp	r7, #98	; 0x62
 80070aa:	d80a      	bhi.n	80070c2 <_printf_i+0x32>
 80070ac:	2f00      	cmp	r7, #0
 80070ae:	f000 80d4 	beq.w	800725a <_printf_i+0x1ca>
 80070b2:	2f58      	cmp	r7, #88	; 0x58
 80070b4:	f000 80c0 	beq.w	8007238 <_printf_i+0x1a8>
 80070b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070c0:	e03a      	b.n	8007138 <_printf_i+0xa8>
 80070c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070c6:	2b15      	cmp	r3, #21
 80070c8:	d8f6      	bhi.n	80070b8 <_printf_i+0x28>
 80070ca:	a101      	add	r1, pc, #4	; (adr r1, 80070d0 <_printf_i+0x40>)
 80070cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070d0:	08007129 	.word	0x08007129
 80070d4:	0800713d 	.word	0x0800713d
 80070d8:	080070b9 	.word	0x080070b9
 80070dc:	080070b9 	.word	0x080070b9
 80070e0:	080070b9 	.word	0x080070b9
 80070e4:	080070b9 	.word	0x080070b9
 80070e8:	0800713d 	.word	0x0800713d
 80070ec:	080070b9 	.word	0x080070b9
 80070f0:	080070b9 	.word	0x080070b9
 80070f4:	080070b9 	.word	0x080070b9
 80070f8:	080070b9 	.word	0x080070b9
 80070fc:	08007241 	.word	0x08007241
 8007100:	08007169 	.word	0x08007169
 8007104:	080071fb 	.word	0x080071fb
 8007108:	080070b9 	.word	0x080070b9
 800710c:	080070b9 	.word	0x080070b9
 8007110:	08007263 	.word	0x08007263
 8007114:	080070b9 	.word	0x080070b9
 8007118:	08007169 	.word	0x08007169
 800711c:	080070b9 	.word	0x080070b9
 8007120:	080070b9 	.word	0x080070b9
 8007124:	08007203 	.word	0x08007203
 8007128:	682b      	ldr	r3, [r5, #0]
 800712a:	1d1a      	adds	r2, r3, #4
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	602a      	str	r2, [r5, #0]
 8007130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007134:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007138:	2301      	movs	r3, #1
 800713a:	e09f      	b.n	800727c <_printf_i+0x1ec>
 800713c:	6820      	ldr	r0, [r4, #0]
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	0607      	lsls	r7, r0, #24
 8007142:	f103 0104 	add.w	r1, r3, #4
 8007146:	6029      	str	r1, [r5, #0]
 8007148:	d501      	bpl.n	800714e <_printf_i+0xbe>
 800714a:	681e      	ldr	r6, [r3, #0]
 800714c:	e003      	b.n	8007156 <_printf_i+0xc6>
 800714e:	0646      	lsls	r6, r0, #25
 8007150:	d5fb      	bpl.n	800714a <_printf_i+0xba>
 8007152:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007156:	2e00      	cmp	r6, #0
 8007158:	da03      	bge.n	8007162 <_printf_i+0xd2>
 800715a:	232d      	movs	r3, #45	; 0x2d
 800715c:	4276      	negs	r6, r6
 800715e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007162:	485a      	ldr	r0, [pc, #360]	; (80072cc <_printf_i+0x23c>)
 8007164:	230a      	movs	r3, #10
 8007166:	e012      	b.n	800718e <_printf_i+0xfe>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	6820      	ldr	r0, [r4, #0]
 800716c:	1d19      	adds	r1, r3, #4
 800716e:	6029      	str	r1, [r5, #0]
 8007170:	0605      	lsls	r5, r0, #24
 8007172:	d501      	bpl.n	8007178 <_printf_i+0xe8>
 8007174:	681e      	ldr	r6, [r3, #0]
 8007176:	e002      	b.n	800717e <_printf_i+0xee>
 8007178:	0641      	lsls	r1, r0, #25
 800717a:	d5fb      	bpl.n	8007174 <_printf_i+0xe4>
 800717c:	881e      	ldrh	r6, [r3, #0]
 800717e:	4853      	ldr	r0, [pc, #332]	; (80072cc <_printf_i+0x23c>)
 8007180:	2f6f      	cmp	r7, #111	; 0x6f
 8007182:	bf0c      	ite	eq
 8007184:	2308      	moveq	r3, #8
 8007186:	230a      	movne	r3, #10
 8007188:	2100      	movs	r1, #0
 800718a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800718e:	6865      	ldr	r5, [r4, #4]
 8007190:	60a5      	str	r5, [r4, #8]
 8007192:	2d00      	cmp	r5, #0
 8007194:	bfa2      	ittt	ge
 8007196:	6821      	ldrge	r1, [r4, #0]
 8007198:	f021 0104 	bicge.w	r1, r1, #4
 800719c:	6021      	strge	r1, [r4, #0]
 800719e:	b90e      	cbnz	r6, 80071a4 <_printf_i+0x114>
 80071a0:	2d00      	cmp	r5, #0
 80071a2:	d04b      	beq.n	800723c <_printf_i+0x1ac>
 80071a4:	4615      	mov	r5, r2
 80071a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80071aa:	fb03 6711 	mls	r7, r3, r1, r6
 80071ae:	5dc7      	ldrb	r7, [r0, r7]
 80071b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071b4:	4637      	mov	r7, r6
 80071b6:	42bb      	cmp	r3, r7
 80071b8:	460e      	mov	r6, r1
 80071ba:	d9f4      	bls.n	80071a6 <_printf_i+0x116>
 80071bc:	2b08      	cmp	r3, #8
 80071be:	d10b      	bne.n	80071d8 <_printf_i+0x148>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	07de      	lsls	r6, r3, #31
 80071c4:	d508      	bpl.n	80071d8 <_printf_i+0x148>
 80071c6:	6923      	ldr	r3, [r4, #16]
 80071c8:	6861      	ldr	r1, [r4, #4]
 80071ca:	4299      	cmp	r1, r3
 80071cc:	bfde      	ittt	le
 80071ce:	2330      	movle	r3, #48	; 0x30
 80071d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071d8:	1b52      	subs	r2, r2, r5
 80071da:	6122      	str	r2, [r4, #16]
 80071dc:	f8cd a000 	str.w	sl, [sp]
 80071e0:	464b      	mov	r3, r9
 80071e2:	aa03      	add	r2, sp, #12
 80071e4:	4621      	mov	r1, r4
 80071e6:	4640      	mov	r0, r8
 80071e8:	f7ff fee4 	bl	8006fb4 <_printf_common>
 80071ec:	3001      	adds	r0, #1
 80071ee:	d14a      	bne.n	8007286 <_printf_i+0x1f6>
 80071f0:	f04f 30ff 	mov.w	r0, #4294967295
 80071f4:	b004      	add	sp, #16
 80071f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fa:	6823      	ldr	r3, [r4, #0]
 80071fc:	f043 0320 	orr.w	r3, r3, #32
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	4833      	ldr	r0, [pc, #204]	; (80072d0 <_printf_i+0x240>)
 8007204:	2778      	movs	r7, #120	; 0x78
 8007206:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800720a:	6823      	ldr	r3, [r4, #0]
 800720c:	6829      	ldr	r1, [r5, #0]
 800720e:	061f      	lsls	r7, r3, #24
 8007210:	f851 6b04 	ldr.w	r6, [r1], #4
 8007214:	d402      	bmi.n	800721c <_printf_i+0x18c>
 8007216:	065f      	lsls	r7, r3, #25
 8007218:	bf48      	it	mi
 800721a:	b2b6      	uxthmi	r6, r6
 800721c:	07df      	lsls	r7, r3, #31
 800721e:	bf48      	it	mi
 8007220:	f043 0320 	orrmi.w	r3, r3, #32
 8007224:	6029      	str	r1, [r5, #0]
 8007226:	bf48      	it	mi
 8007228:	6023      	strmi	r3, [r4, #0]
 800722a:	b91e      	cbnz	r6, 8007234 <_printf_i+0x1a4>
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	f023 0320 	bic.w	r3, r3, #32
 8007232:	6023      	str	r3, [r4, #0]
 8007234:	2310      	movs	r3, #16
 8007236:	e7a7      	b.n	8007188 <_printf_i+0xf8>
 8007238:	4824      	ldr	r0, [pc, #144]	; (80072cc <_printf_i+0x23c>)
 800723a:	e7e4      	b.n	8007206 <_printf_i+0x176>
 800723c:	4615      	mov	r5, r2
 800723e:	e7bd      	b.n	80071bc <_printf_i+0x12c>
 8007240:	682b      	ldr	r3, [r5, #0]
 8007242:	6826      	ldr	r6, [r4, #0]
 8007244:	6961      	ldr	r1, [r4, #20]
 8007246:	1d18      	adds	r0, r3, #4
 8007248:	6028      	str	r0, [r5, #0]
 800724a:	0635      	lsls	r5, r6, #24
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	d501      	bpl.n	8007254 <_printf_i+0x1c4>
 8007250:	6019      	str	r1, [r3, #0]
 8007252:	e002      	b.n	800725a <_printf_i+0x1ca>
 8007254:	0670      	lsls	r0, r6, #25
 8007256:	d5fb      	bpl.n	8007250 <_printf_i+0x1c0>
 8007258:	8019      	strh	r1, [r3, #0]
 800725a:	2300      	movs	r3, #0
 800725c:	6123      	str	r3, [r4, #16]
 800725e:	4615      	mov	r5, r2
 8007260:	e7bc      	b.n	80071dc <_printf_i+0x14c>
 8007262:	682b      	ldr	r3, [r5, #0]
 8007264:	1d1a      	adds	r2, r3, #4
 8007266:	602a      	str	r2, [r5, #0]
 8007268:	681d      	ldr	r5, [r3, #0]
 800726a:	6862      	ldr	r2, [r4, #4]
 800726c:	2100      	movs	r1, #0
 800726e:	4628      	mov	r0, r5
 8007270:	f7f8 ffce 	bl	8000210 <memchr>
 8007274:	b108      	cbz	r0, 800727a <_printf_i+0x1ea>
 8007276:	1b40      	subs	r0, r0, r5
 8007278:	6060      	str	r0, [r4, #4]
 800727a:	6863      	ldr	r3, [r4, #4]
 800727c:	6123      	str	r3, [r4, #16]
 800727e:	2300      	movs	r3, #0
 8007280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007284:	e7aa      	b.n	80071dc <_printf_i+0x14c>
 8007286:	6923      	ldr	r3, [r4, #16]
 8007288:	462a      	mov	r2, r5
 800728a:	4649      	mov	r1, r9
 800728c:	4640      	mov	r0, r8
 800728e:	47d0      	blx	sl
 8007290:	3001      	adds	r0, #1
 8007292:	d0ad      	beq.n	80071f0 <_printf_i+0x160>
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	079b      	lsls	r3, r3, #30
 8007298:	d413      	bmi.n	80072c2 <_printf_i+0x232>
 800729a:	68e0      	ldr	r0, [r4, #12]
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	4298      	cmp	r0, r3
 80072a0:	bfb8      	it	lt
 80072a2:	4618      	movlt	r0, r3
 80072a4:	e7a6      	b.n	80071f4 <_printf_i+0x164>
 80072a6:	2301      	movs	r3, #1
 80072a8:	4632      	mov	r2, r6
 80072aa:	4649      	mov	r1, r9
 80072ac:	4640      	mov	r0, r8
 80072ae:	47d0      	blx	sl
 80072b0:	3001      	adds	r0, #1
 80072b2:	d09d      	beq.n	80071f0 <_printf_i+0x160>
 80072b4:	3501      	adds	r5, #1
 80072b6:	68e3      	ldr	r3, [r4, #12]
 80072b8:	9903      	ldr	r1, [sp, #12]
 80072ba:	1a5b      	subs	r3, r3, r1
 80072bc:	42ab      	cmp	r3, r5
 80072be:	dcf2      	bgt.n	80072a6 <_printf_i+0x216>
 80072c0:	e7eb      	b.n	800729a <_printf_i+0x20a>
 80072c2:	2500      	movs	r5, #0
 80072c4:	f104 0619 	add.w	r6, r4, #25
 80072c8:	e7f5      	b.n	80072b6 <_printf_i+0x226>
 80072ca:	bf00      	nop
 80072cc:	080097aa 	.word	0x080097aa
 80072d0:	080097bb 	.word	0x080097bb

080072d4 <std>:
 80072d4:	2300      	movs	r3, #0
 80072d6:	b510      	push	{r4, lr}
 80072d8:	4604      	mov	r4, r0
 80072da:	e9c0 3300 	strd	r3, r3, [r0]
 80072de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072e2:	6083      	str	r3, [r0, #8]
 80072e4:	8181      	strh	r1, [r0, #12]
 80072e6:	6643      	str	r3, [r0, #100]	; 0x64
 80072e8:	81c2      	strh	r2, [r0, #14]
 80072ea:	6183      	str	r3, [r0, #24]
 80072ec:	4619      	mov	r1, r3
 80072ee:	2208      	movs	r2, #8
 80072f0:	305c      	adds	r0, #92	; 0x5c
 80072f2:	f000 f914 	bl	800751e <memset>
 80072f6:	4b0d      	ldr	r3, [pc, #52]	; (800732c <std+0x58>)
 80072f8:	6263      	str	r3, [r4, #36]	; 0x24
 80072fa:	4b0d      	ldr	r3, [pc, #52]	; (8007330 <std+0x5c>)
 80072fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80072fe:	4b0d      	ldr	r3, [pc, #52]	; (8007334 <std+0x60>)
 8007300:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007302:	4b0d      	ldr	r3, [pc, #52]	; (8007338 <std+0x64>)
 8007304:	6323      	str	r3, [r4, #48]	; 0x30
 8007306:	4b0d      	ldr	r3, [pc, #52]	; (800733c <std+0x68>)
 8007308:	6224      	str	r4, [r4, #32]
 800730a:	429c      	cmp	r4, r3
 800730c:	d006      	beq.n	800731c <std+0x48>
 800730e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007312:	4294      	cmp	r4, r2
 8007314:	d002      	beq.n	800731c <std+0x48>
 8007316:	33d0      	adds	r3, #208	; 0xd0
 8007318:	429c      	cmp	r4, r3
 800731a:	d105      	bne.n	8007328 <std+0x54>
 800731c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007324:	f000 b978 	b.w	8007618 <__retarget_lock_init_recursive>
 8007328:	bd10      	pop	{r4, pc}
 800732a:	bf00      	nop
 800732c:	08007499 	.word	0x08007499
 8007330:	080074bb 	.word	0x080074bb
 8007334:	080074f3 	.word	0x080074f3
 8007338:	08007517 	.word	0x08007517
 800733c:	20000444 	.word	0x20000444

08007340 <stdio_exit_handler>:
 8007340:	4a02      	ldr	r2, [pc, #8]	; (800734c <stdio_exit_handler+0xc>)
 8007342:	4903      	ldr	r1, [pc, #12]	; (8007350 <stdio_exit_handler+0x10>)
 8007344:	4803      	ldr	r0, [pc, #12]	; (8007354 <stdio_exit_handler+0x14>)
 8007346:	f000 b869 	b.w	800741c <_fwalk_sglue>
 800734a:	bf00      	nop
 800734c:	2000000c 	.word	0x2000000c
 8007350:	08008fc9 	.word	0x08008fc9
 8007354:	20000018 	.word	0x20000018

08007358 <cleanup_stdio>:
 8007358:	6841      	ldr	r1, [r0, #4]
 800735a:	4b0c      	ldr	r3, [pc, #48]	; (800738c <cleanup_stdio+0x34>)
 800735c:	4299      	cmp	r1, r3
 800735e:	b510      	push	{r4, lr}
 8007360:	4604      	mov	r4, r0
 8007362:	d001      	beq.n	8007368 <cleanup_stdio+0x10>
 8007364:	f001 fe30 	bl	8008fc8 <_fflush_r>
 8007368:	68a1      	ldr	r1, [r4, #8]
 800736a:	4b09      	ldr	r3, [pc, #36]	; (8007390 <cleanup_stdio+0x38>)
 800736c:	4299      	cmp	r1, r3
 800736e:	d002      	beq.n	8007376 <cleanup_stdio+0x1e>
 8007370:	4620      	mov	r0, r4
 8007372:	f001 fe29 	bl	8008fc8 <_fflush_r>
 8007376:	68e1      	ldr	r1, [r4, #12]
 8007378:	4b06      	ldr	r3, [pc, #24]	; (8007394 <cleanup_stdio+0x3c>)
 800737a:	4299      	cmp	r1, r3
 800737c:	d004      	beq.n	8007388 <cleanup_stdio+0x30>
 800737e:	4620      	mov	r0, r4
 8007380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007384:	f001 be20 	b.w	8008fc8 <_fflush_r>
 8007388:	bd10      	pop	{r4, pc}
 800738a:	bf00      	nop
 800738c:	20000444 	.word	0x20000444
 8007390:	200004ac 	.word	0x200004ac
 8007394:	20000514 	.word	0x20000514

08007398 <global_stdio_init.part.0>:
 8007398:	b510      	push	{r4, lr}
 800739a:	4b0b      	ldr	r3, [pc, #44]	; (80073c8 <global_stdio_init.part.0+0x30>)
 800739c:	4c0b      	ldr	r4, [pc, #44]	; (80073cc <global_stdio_init.part.0+0x34>)
 800739e:	4a0c      	ldr	r2, [pc, #48]	; (80073d0 <global_stdio_init.part.0+0x38>)
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	4620      	mov	r0, r4
 80073a4:	2200      	movs	r2, #0
 80073a6:	2104      	movs	r1, #4
 80073a8:	f7ff ff94 	bl	80072d4 <std>
 80073ac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80073b0:	2201      	movs	r2, #1
 80073b2:	2109      	movs	r1, #9
 80073b4:	f7ff ff8e 	bl	80072d4 <std>
 80073b8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80073bc:	2202      	movs	r2, #2
 80073be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073c2:	2112      	movs	r1, #18
 80073c4:	f7ff bf86 	b.w	80072d4 <std>
 80073c8:	2000057c 	.word	0x2000057c
 80073cc:	20000444 	.word	0x20000444
 80073d0:	08007341 	.word	0x08007341

080073d4 <__sfp_lock_acquire>:
 80073d4:	4801      	ldr	r0, [pc, #4]	; (80073dc <__sfp_lock_acquire+0x8>)
 80073d6:	f000 b920 	b.w	800761a <__retarget_lock_acquire_recursive>
 80073da:	bf00      	nop
 80073dc:	20000585 	.word	0x20000585

080073e0 <__sfp_lock_release>:
 80073e0:	4801      	ldr	r0, [pc, #4]	; (80073e8 <__sfp_lock_release+0x8>)
 80073e2:	f000 b91b 	b.w	800761c <__retarget_lock_release_recursive>
 80073e6:	bf00      	nop
 80073e8:	20000585 	.word	0x20000585

080073ec <__sinit>:
 80073ec:	b510      	push	{r4, lr}
 80073ee:	4604      	mov	r4, r0
 80073f0:	f7ff fff0 	bl	80073d4 <__sfp_lock_acquire>
 80073f4:	6a23      	ldr	r3, [r4, #32]
 80073f6:	b11b      	cbz	r3, 8007400 <__sinit+0x14>
 80073f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073fc:	f7ff bff0 	b.w	80073e0 <__sfp_lock_release>
 8007400:	4b04      	ldr	r3, [pc, #16]	; (8007414 <__sinit+0x28>)
 8007402:	6223      	str	r3, [r4, #32]
 8007404:	4b04      	ldr	r3, [pc, #16]	; (8007418 <__sinit+0x2c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1f5      	bne.n	80073f8 <__sinit+0xc>
 800740c:	f7ff ffc4 	bl	8007398 <global_stdio_init.part.0>
 8007410:	e7f2      	b.n	80073f8 <__sinit+0xc>
 8007412:	bf00      	nop
 8007414:	08007359 	.word	0x08007359
 8007418:	2000057c 	.word	0x2000057c

0800741c <_fwalk_sglue>:
 800741c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007420:	4607      	mov	r7, r0
 8007422:	4688      	mov	r8, r1
 8007424:	4614      	mov	r4, r2
 8007426:	2600      	movs	r6, #0
 8007428:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800742c:	f1b9 0901 	subs.w	r9, r9, #1
 8007430:	d505      	bpl.n	800743e <_fwalk_sglue+0x22>
 8007432:	6824      	ldr	r4, [r4, #0]
 8007434:	2c00      	cmp	r4, #0
 8007436:	d1f7      	bne.n	8007428 <_fwalk_sglue+0xc>
 8007438:	4630      	mov	r0, r6
 800743a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800743e:	89ab      	ldrh	r3, [r5, #12]
 8007440:	2b01      	cmp	r3, #1
 8007442:	d907      	bls.n	8007454 <_fwalk_sglue+0x38>
 8007444:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007448:	3301      	adds	r3, #1
 800744a:	d003      	beq.n	8007454 <_fwalk_sglue+0x38>
 800744c:	4629      	mov	r1, r5
 800744e:	4638      	mov	r0, r7
 8007450:	47c0      	blx	r8
 8007452:	4306      	orrs	r6, r0
 8007454:	3568      	adds	r5, #104	; 0x68
 8007456:	e7e9      	b.n	800742c <_fwalk_sglue+0x10>

08007458 <siprintf>:
 8007458:	b40e      	push	{r1, r2, r3}
 800745a:	b500      	push	{lr}
 800745c:	b09c      	sub	sp, #112	; 0x70
 800745e:	ab1d      	add	r3, sp, #116	; 0x74
 8007460:	9002      	str	r0, [sp, #8]
 8007462:	9006      	str	r0, [sp, #24]
 8007464:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007468:	4809      	ldr	r0, [pc, #36]	; (8007490 <siprintf+0x38>)
 800746a:	9107      	str	r1, [sp, #28]
 800746c:	9104      	str	r1, [sp, #16]
 800746e:	4909      	ldr	r1, [pc, #36]	; (8007494 <siprintf+0x3c>)
 8007470:	f853 2b04 	ldr.w	r2, [r3], #4
 8007474:	9105      	str	r1, [sp, #20]
 8007476:	6800      	ldr	r0, [r0, #0]
 8007478:	9301      	str	r3, [sp, #4]
 800747a:	a902      	add	r1, sp, #8
 800747c:	f001 fc20 	bl	8008cc0 <_svfiprintf_r>
 8007480:	9b02      	ldr	r3, [sp, #8]
 8007482:	2200      	movs	r2, #0
 8007484:	701a      	strb	r2, [r3, #0]
 8007486:	b01c      	add	sp, #112	; 0x70
 8007488:	f85d eb04 	ldr.w	lr, [sp], #4
 800748c:	b003      	add	sp, #12
 800748e:	4770      	bx	lr
 8007490:	20000064 	.word	0x20000064
 8007494:	ffff0208 	.word	0xffff0208

08007498 <__sread>:
 8007498:	b510      	push	{r4, lr}
 800749a:	460c      	mov	r4, r1
 800749c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a0:	f000 f86c 	bl	800757c <_read_r>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	bfab      	itete	ge
 80074a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80074aa:	89a3      	ldrhlt	r3, [r4, #12]
 80074ac:	181b      	addge	r3, r3, r0
 80074ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80074b2:	bfac      	ite	ge
 80074b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80074b6:	81a3      	strhlt	r3, [r4, #12]
 80074b8:	bd10      	pop	{r4, pc}

080074ba <__swrite>:
 80074ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074be:	461f      	mov	r7, r3
 80074c0:	898b      	ldrh	r3, [r1, #12]
 80074c2:	05db      	lsls	r3, r3, #23
 80074c4:	4605      	mov	r5, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	4616      	mov	r6, r2
 80074ca:	d505      	bpl.n	80074d8 <__swrite+0x1e>
 80074cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d0:	2302      	movs	r3, #2
 80074d2:	2200      	movs	r2, #0
 80074d4:	f000 f840 	bl	8007558 <_lseek_r>
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	4632      	mov	r2, r6
 80074e6:	463b      	mov	r3, r7
 80074e8:	4628      	mov	r0, r5
 80074ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074ee:	f000 b857 	b.w	80075a0 <_write_r>

080074f2 <__sseek>:
 80074f2:	b510      	push	{r4, lr}
 80074f4:	460c      	mov	r4, r1
 80074f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074fa:	f000 f82d 	bl	8007558 <_lseek_r>
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	bf15      	itete	ne
 8007504:	6560      	strne	r0, [r4, #84]	; 0x54
 8007506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800750a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800750e:	81a3      	strheq	r3, [r4, #12]
 8007510:	bf18      	it	ne
 8007512:	81a3      	strhne	r3, [r4, #12]
 8007514:	bd10      	pop	{r4, pc}

08007516 <__sclose>:
 8007516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800751a:	f000 b80d 	b.w	8007538 <_close_r>

0800751e <memset>:
 800751e:	4402      	add	r2, r0
 8007520:	4603      	mov	r3, r0
 8007522:	4293      	cmp	r3, r2
 8007524:	d100      	bne.n	8007528 <memset+0xa>
 8007526:	4770      	bx	lr
 8007528:	f803 1b01 	strb.w	r1, [r3], #1
 800752c:	e7f9      	b.n	8007522 <memset+0x4>
	...

08007530 <_localeconv_r>:
 8007530:	4800      	ldr	r0, [pc, #0]	; (8007534 <_localeconv_r+0x4>)
 8007532:	4770      	bx	lr
 8007534:	20000158 	.word	0x20000158

08007538 <_close_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4d06      	ldr	r5, [pc, #24]	; (8007554 <_close_r+0x1c>)
 800753c:	2300      	movs	r3, #0
 800753e:	4604      	mov	r4, r0
 8007540:	4608      	mov	r0, r1
 8007542:	602b      	str	r3, [r5, #0]
 8007544:	f7fb fabd 	bl	8002ac2 <_close>
 8007548:	1c43      	adds	r3, r0, #1
 800754a:	d102      	bne.n	8007552 <_close_r+0x1a>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	b103      	cbz	r3, 8007552 <_close_r+0x1a>
 8007550:	6023      	str	r3, [r4, #0]
 8007552:	bd38      	pop	{r3, r4, r5, pc}
 8007554:	20000580 	.word	0x20000580

08007558 <_lseek_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d07      	ldr	r5, [pc, #28]	; (8007578 <_lseek_r+0x20>)
 800755c:	4604      	mov	r4, r0
 800755e:	4608      	mov	r0, r1
 8007560:	4611      	mov	r1, r2
 8007562:	2200      	movs	r2, #0
 8007564:	602a      	str	r2, [r5, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	f7fb fad2 	bl	8002b10 <_lseek>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	d102      	bne.n	8007576 <_lseek_r+0x1e>
 8007570:	682b      	ldr	r3, [r5, #0]
 8007572:	b103      	cbz	r3, 8007576 <_lseek_r+0x1e>
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	20000580 	.word	0x20000580

0800757c <_read_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4d07      	ldr	r5, [pc, #28]	; (800759c <_read_r+0x20>)
 8007580:	4604      	mov	r4, r0
 8007582:	4608      	mov	r0, r1
 8007584:	4611      	mov	r1, r2
 8007586:	2200      	movs	r2, #0
 8007588:	602a      	str	r2, [r5, #0]
 800758a:	461a      	mov	r2, r3
 800758c:	f7fb fa60 	bl	8002a50 <_read>
 8007590:	1c43      	adds	r3, r0, #1
 8007592:	d102      	bne.n	800759a <_read_r+0x1e>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	b103      	cbz	r3, 800759a <_read_r+0x1e>
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	20000580 	.word	0x20000580

080075a0 <_write_r>:
 80075a0:	b538      	push	{r3, r4, r5, lr}
 80075a2:	4d07      	ldr	r5, [pc, #28]	; (80075c0 <_write_r+0x20>)
 80075a4:	4604      	mov	r4, r0
 80075a6:	4608      	mov	r0, r1
 80075a8:	4611      	mov	r1, r2
 80075aa:	2200      	movs	r2, #0
 80075ac:	602a      	str	r2, [r5, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	f7fb fa6b 	bl	8002a8a <_write>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d102      	bne.n	80075be <_write_r+0x1e>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	b103      	cbz	r3, 80075be <_write_r+0x1e>
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	20000580 	.word	0x20000580

080075c4 <__errno>:
 80075c4:	4b01      	ldr	r3, [pc, #4]	; (80075cc <__errno+0x8>)
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	20000064 	.word	0x20000064

080075d0 <__libc_init_array>:
 80075d0:	b570      	push	{r4, r5, r6, lr}
 80075d2:	4d0d      	ldr	r5, [pc, #52]	; (8007608 <__libc_init_array+0x38>)
 80075d4:	4c0d      	ldr	r4, [pc, #52]	; (800760c <__libc_init_array+0x3c>)
 80075d6:	1b64      	subs	r4, r4, r5
 80075d8:	10a4      	asrs	r4, r4, #2
 80075da:	2600      	movs	r6, #0
 80075dc:	42a6      	cmp	r6, r4
 80075de:	d109      	bne.n	80075f4 <__libc_init_array+0x24>
 80075e0:	4d0b      	ldr	r5, [pc, #44]	; (8007610 <__libc_init_array+0x40>)
 80075e2:	4c0c      	ldr	r4, [pc, #48]	; (8007614 <__libc_init_array+0x44>)
 80075e4:	f002 f894 	bl	8009710 <_init>
 80075e8:	1b64      	subs	r4, r4, r5
 80075ea:	10a4      	asrs	r4, r4, #2
 80075ec:	2600      	movs	r6, #0
 80075ee:	42a6      	cmp	r6, r4
 80075f0:	d105      	bne.n	80075fe <__libc_init_array+0x2e>
 80075f2:	bd70      	pop	{r4, r5, r6, pc}
 80075f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80075f8:	4798      	blx	r3
 80075fa:	3601      	adds	r6, #1
 80075fc:	e7ee      	b.n	80075dc <__libc_init_array+0xc>
 80075fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007602:	4798      	blx	r3
 8007604:	3601      	adds	r6, #1
 8007606:	e7f2      	b.n	80075ee <__libc_init_array+0x1e>
 8007608:	08009b14 	.word	0x08009b14
 800760c:	08009b14 	.word	0x08009b14
 8007610:	08009b14 	.word	0x08009b14
 8007614:	08009b18 	.word	0x08009b18

08007618 <__retarget_lock_init_recursive>:
 8007618:	4770      	bx	lr

0800761a <__retarget_lock_acquire_recursive>:
 800761a:	4770      	bx	lr

0800761c <__retarget_lock_release_recursive>:
 800761c:	4770      	bx	lr

0800761e <quorem>:
 800761e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007622:	6903      	ldr	r3, [r0, #16]
 8007624:	690c      	ldr	r4, [r1, #16]
 8007626:	42a3      	cmp	r3, r4
 8007628:	4607      	mov	r7, r0
 800762a:	db7e      	blt.n	800772a <quorem+0x10c>
 800762c:	3c01      	subs	r4, #1
 800762e:	f101 0814 	add.w	r8, r1, #20
 8007632:	f100 0514 	add.w	r5, r0, #20
 8007636:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800763a:	9301      	str	r3, [sp, #4]
 800763c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007640:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007644:	3301      	adds	r3, #1
 8007646:	429a      	cmp	r2, r3
 8007648:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800764c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007650:	fbb2 f6f3 	udiv	r6, r2, r3
 8007654:	d331      	bcc.n	80076ba <quorem+0x9c>
 8007656:	f04f 0e00 	mov.w	lr, #0
 800765a:	4640      	mov	r0, r8
 800765c:	46ac      	mov	ip, r5
 800765e:	46f2      	mov	sl, lr
 8007660:	f850 2b04 	ldr.w	r2, [r0], #4
 8007664:	b293      	uxth	r3, r2
 8007666:	fb06 e303 	mla	r3, r6, r3, lr
 800766a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800766e:	0c1a      	lsrs	r2, r3, #16
 8007670:	b29b      	uxth	r3, r3
 8007672:	ebaa 0303 	sub.w	r3, sl, r3
 8007676:	f8dc a000 	ldr.w	sl, [ip]
 800767a:	fa13 f38a 	uxtah	r3, r3, sl
 800767e:	fb06 220e 	mla	r2, r6, lr, r2
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	9b00      	ldr	r3, [sp, #0]
 8007686:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800768a:	b292      	uxth	r2, r2
 800768c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007690:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007694:	f8bd 3000 	ldrh.w	r3, [sp]
 8007698:	4581      	cmp	r9, r0
 800769a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800769e:	f84c 3b04 	str.w	r3, [ip], #4
 80076a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80076a6:	d2db      	bcs.n	8007660 <quorem+0x42>
 80076a8:	f855 300b 	ldr.w	r3, [r5, fp]
 80076ac:	b92b      	cbnz	r3, 80076ba <quorem+0x9c>
 80076ae:	9b01      	ldr	r3, [sp, #4]
 80076b0:	3b04      	subs	r3, #4
 80076b2:	429d      	cmp	r5, r3
 80076b4:	461a      	mov	r2, r3
 80076b6:	d32c      	bcc.n	8007712 <quorem+0xf4>
 80076b8:	613c      	str	r4, [r7, #16]
 80076ba:	4638      	mov	r0, r7
 80076bc:	f001 f9a6 	bl	8008a0c <__mcmp>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	db22      	blt.n	800770a <quorem+0xec>
 80076c4:	3601      	adds	r6, #1
 80076c6:	4629      	mov	r1, r5
 80076c8:	2000      	movs	r0, #0
 80076ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80076ce:	f8d1 c000 	ldr.w	ip, [r1]
 80076d2:	b293      	uxth	r3, r2
 80076d4:	1ac3      	subs	r3, r0, r3
 80076d6:	0c12      	lsrs	r2, r2, #16
 80076d8:	fa13 f38c 	uxtah	r3, r3, ip
 80076dc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80076e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076ea:	45c1      	cmp	r9, r8
 80076ec:	f841 3b04 	str.w	r3, [r1], #4
 80076f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076f4:	d2e9      	bcs.n	80076ca <quorem+0xac>
 80076f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076fe:	b922      	cbnz	r2, 800770a <quorem+0xec>
 8007700:	3b04      	subs	r3, #4
 8007702:	429d      	cmp	r5, r3
 8007704:	461a      	mov	r2, r3
 8007706:	d30a      	bcc.n	800771e <quorem+0x100>
 8007708:	613c      	str	r4, [r7, #16]
 800770a:	4630      	mov	r0, r6
 800770c:	b003      	add	sp, #12
 800770e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007712:	6812      	ldr	r2, [r2, #0]
 8007714:	3b04      	subs	r3, #4
 8007716:	2a00      	cmp	r2, #0
 8007718:	d1ce      	bne.n	80076b8 <quorem+0x9a>
 800771a:	3c01      	subs	r4, #1
 800771c:	e7c9      	b.n	80076b2 <quorem+0x94>
 800771e:	6812      	ldr	r2, [r2, #0]
 8007720:	3b04      	subs	r3, #4
 8007722:	2a00      	cmp	r2, #0
 8007724:	d1f0      	bne.n	8007708 <quorem+0xea>
 8007726:	3c01      	subs	r4, #1
 8007728:	e7eb      	b.n	8007702 <quorem+0xe4>
 800772a:	2000      	movs	r0, #0
 800772c:	e7ee      	b.n	800770c <quorem+0xee>
	...

08007730 <_dtoa_r>:
 8007730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	ed2d 8b04 	vpush	{d8-d9}
 8007738:	69c5      	ldr	r5, [r0, #28]
 800773a:	b093      	sub	sp, #76	; 0x4c
 800773c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007740:	ec57 6b10 	vmov	r6, r7, d0
 8007744:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007748:	9107      	str	r1, [sp, #28]
 800774a:	4604      	mov	r4, r0
 800774c:	920a      	str	r2, [sp, #40]	; 0x28
 800774e:	930d      	str	r3, [sp, #52]	; 0x34
 8007750:	b975      	cbnz	r5, 8007770 <_dtoa_r+0x40>
 8007752:	2010      	movs	r0, #16
 8007754:	f000 fe2a 	bl	80083ac <malloc>
 8007758:	4602      	mov	r2, r0
 800775a:	61e0      	str	r0, [r4, #28]
 800775c:	b920      	cbnz	r0, 8007768 <_dtoa_r+0x38>
 800775e:	4bae      	ldr	r3, [pc, #696]	; (8007a18 <_dtoa_r+0x2e8>)
 8007760:	21ef      	movs	r1, #239	; 0xef
 8007762:	48ae      	ldr	r0, [pc, #696]	; (8007a1c <_dtoa_r+0x2ec>)
 8007764:	f001 fc90 	bl	8009088 <__assert_func>
 8007768:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800776c:	6005      	str	r5, [r0, #0]
 800776e:	60c5      	str	r5, [r0, #12]
 8007770:	69e3      	ldr	r3, [r4, #28]
 8007772:	6819      	ldr	r1, [r3, #0]
 8007774:	b151      	cbz	r1, 800778c <_dtoa_r+0x5c>
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	604a      	str	r2, [r1, #4]
 800777a:	2301      	movs	r3, #1
 800777c:	4093      	lsls	r3, r2
 800777e:	608b      	str	r3, [r1, #8]
 8007780:	4620      	mov	r0, r4
 8007782:	f000 ff07 	bl	8008594 <_Bfree>
 8007786:	69e3      	ldr	r3, [r4, #28]
 8007788:	2200      	movs	r2, #0
 800778a:	601a      	str	r2, [r3, #0]
 800778c:	1e3b      	subs	r3, r7, #0
 800778e:	bfbb      	ittet	lt
 8007790:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007794:	9303      	strlt	r3, [sp, #12]
 8007796:	2300      	movge	r3, #0
 8007798:	2201      	movlt	r2, #1
 800779a:	bfac      	ite	ge
 800779c:	f8c8 3000 	strge.w	r3, [r8]
 80077a0:	f8c8 2000 	strlt.w	r2, [r8]
 80077a4:	4b9e      	ldr	r3, [pc, #632]	; (8007a20 <_dtoa_r+0x2f0>)
 80077a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80077aa:	ea33 0308 	bics.w	r3, r3, r8
 80077ae:	d11b      	bne.n	80077e8 <_dtoa_r+0xb8>
 80077b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077b2:	f242 730f 	movw	r3, #9999	; 0x270f
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80077bc:	4333      	orrs	r3, r6
 80077be:	f000 8593 	beq.w	80082e8 <_dtoa_r+0xbb8>
 80077c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077c4:	b963      	cbnz	r3, 80077e0 <_dtoa_r+0xb0>
 80077c6:	4b97      	ldr	r3, [pc, #604]	; (8007a24 <_dtoa_r+0x2f4>)
 80077c8:	e027      	b.n	800781a <_dtoa_r+0xea>
 80077ca:	4b97      	ldr	r3, [pc, #604]	; (8007a28 <_dtoa_r+0x2f8>)
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	3308      	adds	r3, #8
 80077d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	9800      	ldr	r0, [sp, #0]
 80077d6:	b013      	add	sp, #76	; 0x4c
 80077d8:	ecbd 8b04 	vpop	{d8-d9}
 80077dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e0:	4b90      	ldr	r3, [pc, #576]	; (8007a24 <_dtoa_r+0x2f4>)
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	3303      	adds	r3, #3
 80077e6:	e7f3      	b.n	80077d0 <_dtoa_r+0xa0>
 80077e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077ec:	2200      	movs	r2, #0
 80077ee:	ec51 0b17 	vmov	r0, r1, d7
 80077f2:	eeb0 8a47 	vmov.f32	s16, s14
 80077f6:	eef0 8a67 	vmov.f32	s17, s15
 80077fa:	2300      	movs	r3, #0
 80077fc:	f7f9 f984 	bl	8000b08 <__aeabi_dcmpeq>
 8007800:	4681      	mov	r9, r0
 8007802:	b160      	cbz	r0, 800781e <_dtoa_r+0xee>
 8007804:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007806:	2301      	movs	r3, #1
 8007808:	6013      	str	r3, [r2, #0]
 800780a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 8568 	beq.w	80082e2 <_dtoa_r+0xbb2>
 8007812:	4b86      	ldr	r3, [pc, #536]	; (8007a2c <_dtoa_r+0x2fc>)
 8007814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007816:	6013      	str	r3, [r2, #0]
 8007818:	3b01      	subs	r3, #1
 800781a:	9300      	str	r3, [sp, #0]
 800781c:	e7da      	b.n	80077d4 <_dtoa_r+0xa4>
 800781e:	aa10      	add	r2, sp, #64	; 0x40
 8007820:	a911      	add	r1, sp, #68	; 0x44
 8007822:	4620      	mov	r0, r4
 8007824:	eeb0 0a48 	vmov.f32	s0, s16
 8007828:	eef0 0a68 	vmov.f32	s1, s17
 800782c:	f001 f994 	bl	8008b58 <__d2b>
 8007830:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007834:	4682      	mov	sl, r0
 8007836:	2d00      	cmp	r5, #0
 8007838:	d07f      	beq.n	800793a <_dtoa_r+0x20a>
 800783a:	ee18 3a90 	vmov	r3, s17
 800783e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007842:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007846:	ec51 0b18 	vmov	r0, r1, d8
 800784a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800784e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007852:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007856:	4619      	mov	r1, r3
 8007858:	2200      	movs	r2, #0
 800785a:	4b75      	ldr	r3, [pc, #468]	; (8007a30 <_dtoa_r+0x300>)
 800785c:	f7f8 fd34 	bl	80002c8 <__aeabi_dsub>
 8007860:	a367      	add	r3, pc, #412	; (adr r3, 8007a00 <_dtoa_r+0x2d0>)
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	f7f8 fee7 	bl	8000638 <__aeabi_dmul>
 800786a:	a367      	add	r3, pc, #412	; (adr r3, 8007a08 <_dtoa_r+0x2d8>)
 800786c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007870:	f7f8 fd2c 	bl	80002cc <__adddf3>
 8007874:	4606      	mov	r6, r0
 8007876:	4628      	mov	r0, r5
 8007878:	460f      	mov	r7, r1
 800787a:	f7f8 fe73 	bl	8000564 <__aeabi_i2d>
 800787e:	a364      	add	r3, pc, #400	; (adr r3, 8007a10 <_dtoa_r+0x2e0>)
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fed8 	bl	8000638 <__aeabi_dmul>
 8007888:	4602      	mov	r2, r0
 800788a:	460b      	mov	r3, r1
 800788c:	4630      	mov	r0, r6
 800788e:	4639      	mov	r1, r7
 8007890:	f7f8 fd1c 	bl	80002cc <__adddf3>
 8007894:	4606      	mov	r6, r0
 8007896:	460f      	mov	r7, r1
 8007898:	f7f9 f97e 	bl	8000b98 <__aeabi_d2iz>
 800789c:	2200      	movs	r2, #0
 800789e:	4683      	mov	fp, r0
 80078a0:	2300      	movs	r3, #0
 80078a2:	4630      	mov	r0, r6
 80078a4:	4639      	mov	r1, r7
 80078a6:	f7f9 f939 	bl	8000b1c <__aeabi_dcmplt>
 80078aa:	b148      	cbz	r0, 80078c0 <_dtoa_r+0x190>
 80078ac:	4658      	mov	r0, fp
 80078ae:	f7f8 fe59 	bl	8000564 <__aeabi_i2d>
 80078b2:	4632      	mov	r2, r6
 80078b4:	463b      	mov	r3, r7
 80078b6:	f7f9 f927 	bl	8000b08 <__aeabi_dcmpeq>
 80078ba:	b908      	cbnz	r0, 80078c0 <_dtoa_r+0x190>
 80078bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078c0:	f1bb 0f16 	cmp.w	fp, #22
 80078c4:	d857      	bhi.n	8007976 <_dtoa_r+0x246>
 80078c6:	4b5b      	ldr	r3, [pc, #364]	; (8007a34 <_dtoa_r+0x304>)
 80078c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d0:	ec51 0b18 	vmov	r0, r1, d8
 80078d4:	f7f9 f922 	bl	8000b1c <__aeabi_dcmplt>
 80078d8:	2800      	cmp	r0, #0
 80078da:	d04e      	beq.n	800797a <_dtoa_r+0x24a>
 80078dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078e0:	2300      	movs	r3, #0
 80078e2:	930c      	str	r3, [sp, #48]	; 0x30
 80078e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078e6:	1b5b      	subs	r3, r3, r5
 80078e8:	1e5a      	subs	r2, r3, #1
 80078ea:	bf45      	ittet	mi
 80078ec:	f1c3 0301 	rsbmi	r3, r3, #1
 80078f0:	9305      	strmi	r3, [sp, #20]
 80078f2:	2300      	movpl	r3, #0
 80078f4:	2300      	movmi	r3, #0
 80078f6:	9206      	str	r2, [sp, #24]
 80078f8:	bf54      	ite	pl
 80078fa:	9305      	strpl	r3, [sp, #20]
 80078fc:	9306      	strmi	r3, [sp, #24]
 80078fe:	f1bb 0f00 	cmp.w	fp, #0
 8007902:	db3c      	blt.n	800797e <_dtoa_r+0x24e>
 8007904:	9b06      	ldr	r3, [sp, #24]
 8007906:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800790a:	445b      	add	r3, fp
 800790c:	9306      	str	r3, [sp, #24]
 800790e:	2300      	movs	r3, #0
 8007910:	9308      	str	r3, [sp, #32]
 8007912:	9b07      	ldr	r3, [sp, #28]
 8007914:	2b09      	cmp	r3, #9
 8007916:	d868      	bhi.n	80079ea <_dtoa_r+0x2ba>
 8007918:	2b05      	cmp	r3, #5
 800791a:	bfc4      	itt	gt
 800791c:	3b04      	subgt	r3, #4
 800791e:	9307      	strgt	r3, [sp, #28]
 8007920:	9b07      	ldr	r3, [sp, #28]
 8007922:	f1a3 0302 	sub.w	r3, r3, #2
 8007926:	bfcc      	ite	gt
 8007928:	2500      	movgt	r5, #0
 800792a:	2501      	movle	r5, #1
 800792c:	2b03      	cmp	r3, #3
 800792e:	f200 8085 	bhi.w	8007a3c <_dtoa_r+0x30c>
 8007932:	e8df f003 	tbb	[pc, r3]
 8007936:	3b2e      	.short	0x3b2e
 8007938:	5839      	.short	0x5839
 800793a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800793e:	441d      	add	r5, r3
 8007940:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007944:	2b20      	cmp	r3, #32
 8007946:	bfc1      	itttt	gt
 8007948:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800794c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007950:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007954:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007958:	bfd6      	itet	le
 800795a:	f1c3 0320 	rsble	r3, r3, #32
 800795e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007962:	fa06 f003 	lslle.w	r0, r6, r3
 8007966:	f7f8 fded 	bl	8000544 <__aeabi_ui2d>
 800796a:	2201      	movs	r2, #1
 800796c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007970:	3d01      	subs	r5, #1
 8007972:	920e      	str	r2, [sp, #56]	; 0x38
 8007974:	e76f      	b.n	8007856 <_dtoa_r+0x126>
 8007976:	2301      	movs	r3, #1
 8007978:	e7b3      	b.n	80078e2 <_dtoa_r+0x1b2>
 800797a:	900c      	str	r0, [sp, #48]	; 0x30
 800797c:	e7b2      	b.n	80078e4 <_dtoa_r+0x1b4>
 800797e:	9b05      	ldr	r3, [sp, #20]
 8007980:	eba3 030b 	sub.w	r3, r3, fp
 8007984:	9305      	str	r3, [sp, #20]
 8007986:	f1cb 0300 	rsb	r3, fp, #0
 800798a:	9308      	str	r3, [sp, #32]
 800798c:	2300      	movs	r3, #0
 800798e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007990:	e7bf      	b.n	8007912 <_dtoa_r+0x1e2>
 8007992:	2300      	movs	r3, #0
 8007994:	9309      	str	r3, [sp, #36]	; 0x24
 8007996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007998:	2b00      	cmp	r3, #0
 800799a:	dc52      	bgt.n	8007a42 <_dtoa_r+0x312>
 800799c:	2301      	movs	r3, #1
 800799e:	9301      	str	r3, [sp, #4]
 80079a0:	9304      	str	r3, [sp, #16]
 80079a2:	461a      	mov	r2, r3
 80079a4:	920a      	str	r2, [sp, #40]	; 0x28
 80079a6:	e00b      	b.n	80079c0 <_dtoa_r+0x290>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e7f3      	b.n	8007994 <_dtoa_r+0x264>
 80079ac:	2300      	movs	r3, #0
 80079ae:	9309      	str	r3, [sp, #36]	; 0x24
 80079b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b2:	445b      	add	r3, fp
 80079b4:	9301      	str	r3, [sp, #4]
 80079b6:	3301      	adds	r3, #1
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	9304      	str	r3, [sp, #16]
 80079bc:	bfb8      	it	lt
 80079be:	2301      	movlt	r3, #1
 80079c0:	69e0      	ldr	r0, [r4, #28]
 80079c2:	2100      	movs	r1, #0
 80079c4:	2204      	movs	r2, #4
 80079c6:	f102 0614 	add.w	r6, r2, #20
 80079ca:	429e      	cmp	r6, r3
 80079cc:	d93d      	bls.n	8007a4a <_dtoa_r+0x31a>
 80079ce:	6041      	str	r1, [r0, #4]
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 fd9f 	bl	8008514 <_Balloc>
 80079d6:	9000      	str	r0, [sp, #0]
 80079d8:	2800      	cmp	r0, #0
 80079da:	d139      	bne.n	8007a50 <_dtoa_r+0x320>
 80079dc:	4b16      	ldr	r3, [pc, #88]	; (8007a38 <_dtoa_r+0x308>)
 80079de:	4602      	mov	r2, r0
 80079e0:	f240 11af 	movw	r1, #431	; 0x1af
 80079e4:	e6bd      	b.n	8007762 <_dtoa_r+0x32>
 80079e6:	2301      	movs	r3, #1
 80079e8:	e7e1      	b.n	80079ae <_dtoa_r+0x27e>
 80079ea:	2501      	movs	r5, #1
 80079ec:	2300      	movs	r3, #0
 80079ee:	9307      	str	r3, [sp, #28]
 80079f0:	9509      	str	r5, [sp, #36]	; 0x24
 80079f2:	f04f 33ff 	mov.w	r3, #4294967295
 80079f6:	9301      	str	r3, [sp, #4]
 80079f8:	9304      	str	r3, [sp, #16]
 80079fa:	2200      	movs	r2, #0
 80079fc:	2312      	movs	r3, #18
 80079fe:	e7d1      	b.n	80079a4 <_dtoa_r+0x274>
 8007a00:	636f4361 	.word	0x636f4361
 8007a04:	3fd287a7 	.word	0x3fd287a7
 8007a08:	8b60c8b3 	.word	0x8b60c8b3
 8007a0c:	3fc68a28 	.word	0x3fc68a28
 8007a10:	509f79fb 	.word	0x509f79fb
 8007a14:	3fd34413 	.word	0x3fd34413
 8007a18:	080097d9 	.word	0x080097d9
 8007a1c:	080097f0 	.word	0x080097f0
 8007a20:	7ff00000 	.word	0x7ff00000
 8007a24:	080097d5 	.word	0x080097d5
 8007a28:	080097cc 	.word	0x080097cc
 8007a2c:	080097a9 	.word	0x080097a9
 8007a30:	3ff80000 	.word	0x3ff80000
 8007a34:	080098e0 	.word	0x080098e0
 8007a38:	08009848 	.word	0x08009848
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a40:	e7d7      	b.n	80079f2 <_dtoa_r+0x2c2>
 8007a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a44:	9301      	str	r3, [sp, #4]
 8007a46:	9304      	str	r3, [sp, #16]
 8007a48:	e7ba      	b.n	80079c0 <_dtoa_r+0x290>
 8007a4a:	3101      	adds	r1, #1
 8007a4c:	0052      	lsls	r2, r2, #1
 8007a4e:	e7ba      	b.n	80079c6 <_dtoa_r+0x296>
 8007a50:	69e3      	ldr	r3, [r4, #28]
 8007a52:	9a00      	ldr	r2, [sp, #0]
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	9b04      	ldr	r3, [sp, #16]
 8007a58:	2b0e      	cmp	r3, #14
 8007a5a:	f200 80a8 	bhi.w	8007bae <_dtoa_r+0x47e>
 8007a5e:	2d00      	cmp	r5, #0
 8007a60:	f000 80a5 	beq.w	8007bae <_dtoa_r+0x47e>
 8007a64:	f1bb 0f00 	cmp.w	fp, #0
 8007a68:	dd38      	ble.n	8007adc <_dtoa_r+0x3ac>
 8007a6a:	4bc0      	ldr	r3, [pc, #768]	; (8007d6c <_dtoa_r+0x63c>)
 8007a6c:	f00b 020f 	and.w	r2, fp, #15
 8007a70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a74:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007a78:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007a7c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007a80:	d019      	beq.n	8007ab6 <_dtoa_r+0x386>
 8007a82:	4bbb      	ldr	r3, [pc, #748]	; (8007d70 <_dtoa_r+0x640>)
 8007a84:	ec51 0b18 	vmov	r0, r1, d8
 8007a88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a8c:	f7f8 fefe 	bl	800088c <__aeabi_ddiv>
 8007a90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a94:	f008 080f 	and.w	r8, r8, #15
 8007a98:	2503      	movs	r5, #3
 8007a9a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007d70 <_dtoa_r+0x640>
 8007a9e:	f1b8 0f00 	cmp.w	r8, #0
 8007aa2:	d10a      	bne.n	8007aba <_dtoa_r+0x38a>
 8007aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa8:	4632      	mov	r2, r6
 8007aaa:	463b      	mov	r3, r7
 8007aac:	f7f8 feee 	bl	800088c <__aeabi_ddiv>
 8007ab0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ab4:	e02b      	b.n	8007b0e <_dtoa_r+0x3de>
 8007ab6:	2502      	movs	r5, #2
 8007ab8:	e7ef      	b.n	8007a9a <_dtoa_r+0x36a>
 8007aba:	f018 0f01 	tst.w	r8, #1
 8007abe:	d008      	beq.n	8007ad2 <_dtoa_r+0x3a2>
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	4639      	mov	r1, r7
 8007ac4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007ac8:	f7f8 fdb6 	bl	8000638 <__aeabi_dmul>
 8007acc:	3501      	adds	r5, #1
 8007ace:	4606      	mov	r6, r0
 8007ad0:	460f      	mov	r7, r1
 8007ad2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007ad6:	f109 0908 	add.w	r9, r9, #8
 8007ada:	e7e0      	b.n	8007a9e <_dtoa_r+0x36e>
 8007adc:	f000 809f 	beq.w	8007c1e <_dtoa_r+0x4ee>
 8007ae0:	f1cb 0600 	rsb	r6, fp, #0
 8007ae4:	4ba1      	ldr	r3, [pc, #644]	; (8007d6c <_dtoa_r+0x63c>)
 8007ae6:	4fa2      	ldr	r7, [pc, #648]	; (8007d70 <_dtoa_r+0x640>)
 8007ae8:	f006 020f 	and.w	r2, r6, #15
 8007aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	ec51 0b18 	vmov	r0, r1, d8
 8007af8:	f7f8 fd9e 	bl	8000638 <__aeabi_dmul>
 8007afc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b00:	1136      	asrs	r6, r6, #4
 8007b02:	2300      	movs	r3, #0
 8007b04:	2502      	movs	r5, #2
 8007b06:	2e00      	cmp	r6, #0
 8007b08:	d17e      	bne.n	8007c08 <_dtoa_r+0x4d8>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1d0      	bne.n	8007ab0 <_dtoa_r+0x380>
 8007b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b10:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 8084 	beq.w	8007c22 <_dtoa_r+0x4f2>
 8007b1a:	4b96      	ldr	r3, [pc, #600]	; (8007d74 <_dtoa_r+0x644>)
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	4640      	mov	r0, r8
 8007b20:	4649      	mov	r1, r9
 8007b22:	f7f8 fffb 	bl	8000b1c <__aeabi_dcmplt>
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d07b      	beq.n	8007c22 <_dtoa_r+0x4f2>
 8007b2a:	9b04      	ldr	r3, [sp, #16]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d078      	beq.n	8007c22 <_dtoa_r+0x4f2>
 8007b30:	9b01      	ldr	r3, [sp, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	dd39      	ble.n	8007baa <_dtoa_r+0x47a>
 8007b36:	4b90      	ldr	r3, [pc, #576]	; (8007d78 <_dtoa_r+0x648>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	4640      	mov	r0, r8
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	f7f8 fd7b 	bl	8000638 <__aeabi_dmul>
 8007b42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b46:	9e01      	ldr	r6, [sp, #4]
 8007b48:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007b4c:	3501      	adds	r5, #1
 8007b4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007b52:	4628      	mov	r0, r5
 8007b54:	f7f8 fd06 	bl	8000564 <__aeabi_i2d>
 8007b58:	4642      	mov	r2, r8
 8007b5a:	464b      	mov	r3, r9
 8007b5c:	f7f8 fd6c 	bl	8000638 <__aeabi_dmul>
 8007b60:	4b86      	ldr	r3, [pc, #536]	; (8007d7c <_dtoa_r+0x64c>)
 8007b62:	2200      	movs	r2, #0
 8007b64:	f7f8 fbb2 	bl	80002cc <__adddf3>
 8007b68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007b6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b70:	9303      	str	r3, [sp, #12]
 8007b72:	2e00      	cmp	r6, #0
 8007b74:	d158      	bne.n	8007c28 <_dtoa_r+0x4f8>
 8007b76:	4b82      	ldr	r3, [pc, #520]	; (8007d80 <_dtoa_r+0x650>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4640      	mov	r0, r8
 8007b7c:	4649      	mov	r1, r9
 8007b7e:	f7f8 fba3 	bl	80002c8 <__aeabi_dsub>
 8007b82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b86:	4680      	mov	r8, r0
 8007b88:	4689      	mov	r9, r1
 8007b8a:	f7f8 ffe5 	bl	8000b58 <__aeabi_dcmpgt>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f040 8296 	bne.w	80080c0 <_dtoa_r+0x990>
 8007b94:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007b98:	4640      	mov	r0, r8
 8007b9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b9e:	4649      	mov	r1, r9
 8007ba0:	f7f8 ffbc 	bl	8000b1c <__aeabi_dcmplt>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	f040 8289 	bne.w	80080bc <_dtoa_r+0x98c>
 8007baa:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007bae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f2c0 814e 	blt.w	8007e52 <_dtoa_r+0x722>
 8007bb6:	f1bb 0f0e 	cmp.w	fp, #14
 8007bba:	f300 814a 	bgt.w	8007e52 <_dtoa_r+0x722>
 8007bbe:	4b6b      	ldr	r3, [pc, #428]	; (8007d6c <_dtoa_r+0x63c>)
 8007bc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	f280 80dc 	bge.w	8007d88 <_dtoa_r+0x658>
 8007bd0:	9b04      	ldr	r3, [sp, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f300 80d8 	bgt.w	8007d88 <_dtoa_r+0x658>
 8007bd8:	f040 826f 	bne.w	80080ba <_dtoa_r+0x98a>
 8007bdc:	4b68      	ldr	r3, [pc, #416]	; (8007d80 <_dtoa_r+0x650>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	4640      	mov	r0, r8
 8007be2:	4649      	mov	r1, r9
 8007be4:	f7f8 fd28 	bl	8000638 <__aeabi_dmul>
 8007be8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bec:	f7f8 ffaa 	bl	8000b44 <__aeabi_dcmpge>
 8007bf0:	9e04      	ldr	r6, [sp, #16]
 8007bf2:	4637      	mov	r7, r6
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	f040 8245 	bne.w	8008084 <_dtoa_r+0x954>
 8007bfa:	9d00      	ldr	r5, [sp, #0]
 8007bfc:	2331      	movs	r3, #49	; 0x31
 8007bfe:	f805 3b01 	strb.w	r3, [r5], #1
 8007c02:	f10b 0b01 	add.w	fp, fp, #1
 8007c06:	e241      	b.n	800808c <_dtoa_r+0x95c>
 8007c08:	07f2      	lsls	r2, r6, #31
 8007c0a:	d505      	bpl.n	8007c18 <_dtoa_r+0x4e8>
 8007c0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c10:	f7f8 fd12 	bl	8000638 <__aeabi_dmul>
 8007c14:	3501      	adds	r5, #1
 8007c16:	2301      	movs	r3, #1
 8007c18:	1076      	asrs	r6, r6, #1
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	e773      	b.n	8007b06 <_dtoa_r+0x3d6>
 8007c1e:	2502      	movs	r5, #2
 8007c20:	e775      	b.n	8007b0e <_dtoa_r+0x3de>
 8007c22:	9e04      	ldr	r6, [sp, #16]
 8007c24:	465f      	mov	r7, fp
 8007c26:	e792      	b.n	8007b4e <_dtoa_r+0x41e>
 8007c28:	9900      	ldr	r1, [sp, #0]
 8007c2a:	4b50      	ldr	r3, [pc, #320]	; (8007d6c <_dtoa_r+0x63c>)
 8007c2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c30:	4431      	add	r1, r6
 8007c32:	9102      	str	r1, [sp, #8]
 8007c34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c36:	eeb0 9a47 	vmov.f32	s18, s14
 8007c3a:	eef0 9a67 	vmov.f32	s19, s15
 8007c3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007c42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c46:	2900      	cmp	r1, #0
 8007c48:	d044      	beq.n	8007cd4 <_dtoa_r+0x5a4>
 8007c4a:	494e      	ldr	r1, [pc, #312]	; (8007d84 <_dtoa_r+0x654>)
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	f7f8 fe1d 	bl	800088c <__aeabi_ddiv>
 8007c52:	ec53 2b19 	vmov	r2, r3, d9
 8007c56:	f7f8 fb37 	bl	80002c8 <__aeabi_dsub>
 8007c5a:	9d00      	ldr	r5, [sp, #0]
 8007c5c:	ec41 0b19 	vmov	d9, r0, r1
 8007c60:	4649      	mov	r1, r9
 8007c62:	4640      	mov	r0, r8
 8007c64:	f7f8 ff98 	bl	8000b98 <__aeabi_d2iz>
 8007c68:	4606      	mov	r6, r0
 8007c6a:	f7f8 fc7b 	bl	8000564 <__aeabi_i2d>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	4640      	mov	r0, r8
 8007c74:	4649      	mov	r1, r9
 8007c76:	f7f8 fb27 	bl	80002c8 <__aeabi_dsub>
 8007c7a:	3630      	adds	r6, #48	; 0x30
 8007c7c:	f805 6b01 	strb.w	r6, [r5], #1
 8007c80:	ec53 2b19 	vmov	r2, r3, d9
 8007c84:	4680      	mov	r8, r0
 8007c86:	4689      	mov	r9, r1
 8007c88:	f7f8 ff48 	bl	8000b1c <__aeabi_dcmplt>
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	d164      	bne.n	8007d5a <_dtoa_r+0x62a>
 8007c90:	4642      	mov	r2, r8
 8007c92:	464b      	mov	r3, r9
 8007c94:	4937      	ldr	r1, [pc, #220]	; (8007d74 <_dtoa_r+0x644>)
 8007c96:	2000      	movs	r0, #0
 8007c98:	f7f8 fb16 	bl	80002c8 <__aeabi_dsub>
 8007c9c:	ec53 2b19 	vmov	r2, r3, d9
 8007ca0:	f7f8 ff3c 	bl	8000b1c <__aeabi_dcmplt>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	f040 80b6 	bne.w	8007e16 <_dtoa_r+0x6e6>
 8007caa:	9b02      	ldr	r3, [sp, #8]
 8007cac:	429d      	cmp	r5, r3
 8007cae:	f43f af7c 	beq.w	8007baa <_dtoa_r+0x47a>
 8007cb2:	4b31      	ldr	r3, [pc, #196]	; (8007d78 <_dtoa_r+0x648>)
 8007cb4:	ec51 0b19 	vmov	r0, r1, d9
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f7f8 fcbd 	bl	8000638 <__aeabi_dmul>
 8007cbe:	4b2e      	ldr	r3, [pc, #184]	; (8007d78 <_dtoa_r+0x648>)
 8007cc0:	ec41 0b19 	vmov	d9, r0, r1
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	4649      	mov	r1, r9
 8007cca:	f7f8 fcb5 	bl	8000638 <__aeabi_dmul>
 8007cce:	4680      	mov	r8, r0
 8007cd0:	4689      	mov	r9, r1
 8007cd2:	e7c5      	b.n	8007c60 <_dtoa_r+0x530>
 8007cd4:	ec51 0b17 	vmov	r0, r1, d7
 8007cd8:	f7f8 fcae 	bl	8000638 <__aeabi_dmul>
 8007cdc:	9b02      	ldr	r3, [sp, #8]
 8007cde:	9d00      	ldr	r5, [sp, #0]
 8007ce0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ce2:	ec41 0b19 	vmov	d9, r0, r1
 8007ce6:	4649      	mov	r1, r9
 8007ce8:	4640      	mov	r0, r8
 8007cea:	f7f8 ff55 	bl	8000b98 <__aeabi_d2iz>
 8007cee:	4606      	mov	r6, r0
 8007cf0:	f7f8 fc38 	bl	8000564 <__aeabi_i2d>
 8007cf4:	3630      	adds	r6, #48	; 0x30
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4640      	mov	r0, r8
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	f7f8 fae3 	bl	80002c8 <__aeabi_dsub>
 8007d02:	f805 6b01 	strb.w	r6, [r5], #1
 8007d06:	9b02      	ldr	r3, [sp, #8]
 8007d08:	429d      	cmp	r5, r3
 8007d0a:	4680      	mov	r8, r0
 8007d0c:	4689      	mov	r9, r1
 8007d0e:	f04f 0200 	mov.w	r2, #0
 8007d12:	d124      	bne.n	8007d5e <_dtoa_r+0x62e>
 8007d14:	4b1b      	ldr	r3, [pc, #108]	; (8007d84 <_dtoa_r+0x654>)
 8007d16:	ec51 0b19 	vmov	r0, r1, d9
 8007d1a:	f7f8 fad7 	bl	80002cc <__adddf3>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	4640      	mov	r0, r8
 8007d24:	4649      	mov	r1, r9
 8007d26:	f7f8 ff17 	bl	8000b58 <__aeabi_dcmpgt>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	d173      	bne.n	8007e16 <_dtoa_r+0x6e6>
 8007d2e:	ec53 2b19 	vmov	r2, r3, d9
 8007d32:	4914      	ldr	r1, [pc, #80]	; (8007d84 <_dtoa_r+0x654>)
 8007d34:	2000      	movs	r0, #0
 8007d36:	f7f8 fac7 	bl	80002c8 <__aeabi_dsub>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4640      	mov	r0, r8
 8007d40:	4649      	mov	r1, r9
 8007d42:	f7f8 feeb 	bl	8000b1c <__aeabi_dcmplt>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f43f af2f 	beq.w	8007baa <_dtoa_r+0x47a>
 8007d4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d4e:	1e6b      	subs	r3, r5, #1
 8007d50:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d56:	2b30      	cmp	r3, #48	; 0x30
 8007d58:	d0f8      	beq.n	8007d4c <_dtoa_r+0x61c>
 8007d5a:	46bb      	mov	fp, r7
 8007d5c:	e04a      	b.n	8007df4 <_dtoa_r+0x6c4>
 8007d5e:	4b06      	ldr	r3, [pc, #24]	; (8007d78 <_dtoa_r+0x648>)
 8007d60:	f7f8 fc6a 	bl	8000638 <__aeabi_dmul>
 8007d64:	4680      	mov	r8, r0
 8007d66:	4689      	mov	r9, r1
 8007d68:	e7bd      	b.n	8007ce6 <_dtoa_r+0x5b6>
 8007d6a:	bf00      	nop
 8007d6c:	080098e0 	.word	0x080098e0
 8007d70:	080098b8 	.word	0x080098b8
 8007d74:	3ff00000 	.word	0x3ff00000
 8007d78:	40240000 	.word	0x40240000
 8007d7c:	401c0000 	.word	0x401c0000
 8007d80:	40140000 	.word	0x40140000
 8007d84:	3fe00000 	.word	0x3fe00000
 8007d88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d8c:	9d00      	ldr	r5, [sp, #0]
 8007d8e:	4642      	mov	r2, r8
 8007d90:	464b      	mov	r3, r9
 8007d92:	4630      	mov	r0, r6
 8007d94:	4639      	mov	r1, r7
 8007d96:	f7f8 fd79 	bl	800088c <__aeabi_ddiv>
 8007d9a:	f7f8 fefd 	bl	8000b98 <__aeabi_d2iz>
 8007d9e:	9001      	str	r0, [sp, #4]
 8007da0:	f7f8 fbe0 	bl	8000564 <__aeabi_i2d>
 8007da4:	4642      	mov	r2, r8
 8007da6:	464b      	mov	r3, r9
 8007da8:	f7f8 fc46 	bl	8000638 <__aeabi_dmul>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4630      	mov	r0, r6
 8007db2:	4639      	mov	r1, r7
 8007db4:	f7f8 fa88 	bl	80002c8 <__aeabi_dsub>
 8007db8:	9e01      	ldr	r6, [sp, #4]
 8007dba:	9f04      	ldr	r7, [sp, #16]
 8007dbc:	3630      	adds	r6, #48	; 0x30
 8007dbe:	f805 6b01 	strb.w	r6, [r5], #1
 8007dc2:	9e00      	ldr	r6, [sp, #0]
 8007dc4:	1bae      	subs	r6, r5, r6
 8007dc6:	42b7      	cmp	r7, r6
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	d134      	bne.n	8007e38 <_dtoa_r+0x708>
 8007dce:	f7f8 fa7d 	bl	80002cc <__adddf3>
 8007dd2:	4642      	mov	r2, r8
 8007dd4:	464b      	mov	r3, r9
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	460f      	mov	r7, r1
 8007dda:	f7f8 febd 	bl	8000b58 <__aeabi_dcmpgt>
 8007dde:	b9c8      	cbnz	r0, 8007e14 <_dtoa_r+0x6e4>
 8007de0:	4642      	mov	r2, r8
 8007de2:	464b      	mov	r3, r9
 8007de4:	4630      	mov	r0, r6
 8007de6:	4639      	mov	r1, r7
 8007de8:	f7f8 fe8e 	bl	8000b08 <__aeabi_dcmpeq>
 8007dec:	b110      	cbz	r0, 8007df4 <_dtoa_r+0x6c4>
 8007dee:	9b01      	ldr	r3, [sp, #4]
 8007df0:	07db      	lsls	r3, r3, #31
 8007df2:	d40f      	bmi.n	8007e14 <_dtoa_r+0x6e4>
 8007df4:	4651      	mov	r1, sl
 8007df6:	4620      	mov	r0, r4
 8007df8:	f000 fbcc 	bl	8008594 <_Bfree>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e00:	702b      	strb	r3, [r5, #0]
 8007e02:	f10b 0301 	add.w	r3, fp, #1
 8007e06:	6013      	str	r3, [r2, #0]
 8007e08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f43f ace2 	beq.w	80077d4 <_dtoa_r+0xa4>
 8007e10:	601d      	str	r5, [r3, #0]
 8007e12:	e4df      	b.n	80077d4 <_dtoa_r+0xa4>
 8007e14:	465f      	mov	r7, fp
 8007e16:	462b      	mov	r3, r5
 8007e18:	461d      	mov	r5, r3
 8007e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e1e:	2a39      	cmp	r2, #57	; 0x39
 8007e20:	d106      	bne.n	8007e30 <_dtoa_r+0x700>
 8007e22:	9a00      	ldr	r2, [sp, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d1f7      	bne.n	8007e18 <_dtoa_r+0x6e8>
 8007e28:	9900      	ldr	r1, [sp, #0]
 8007e2a:	2230      	movs	r2, #48	; 0x30
 8007e2c:	3701      	adds	r7, #1
 8007e2e:	700a      	strb	r2, [r1, #0]
 8007e30:	781a      	ldrb	r2, [r3, #0]
 8007e32:	3201      	adds	r2, #1
 8007e34:	701a      	strb	r2, [r3, #0]
 8007e36:	e790      	b.n	8007d5a <_dtoa_r+0x62a>
 8007e38:	4ba3      	ldr	r3, [pc, #652]	; (80080c8 <_dtoa_r+0x998>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f7f8 fbfc 	bl	8000638 <__aeabi_dmul>
 8007e40:	2200      	movs	r2, #0
 8007e42:	2300      	movs	r3, #0
 8007e44:	4606      	mov	r6, r0
 8007e46:	460f      	mov	r7, r1
 8007e48:	f7f8 fe5e 	bl	8000b08 <__aeabi_dcmpeq>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	d09e      	beq.n	8007d8e <_dtoa_r+0x65e>
 8007e50:	e7d0      	b.n	8007df4 <_dtoa_r+0x6c4>
 8007e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e54:	2a00      	cmp	r2, #0
 8007e56:	f000 80ca 	beq.w	8007fee <_dtoa_r+0x8be>
 8007e5a:	9a07      	ldr	r2, [sp, #28]
 8007e5c:	2a01      	cmp	r2, #1
 8007e5e:	f300 80ad 	bgt.w	8007fbc <_dtoa_r+0x88c>
 8007e62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e64:	2a00      	cmp	r2, #0
 8007e66:	f000 80a5 	beq.w	8007fb4 <_dtoa_r+0x884>
 8007e6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007e6e:	9e08      	ldr	r6, [sp, #32]
 8007e70:	9d05      	ldr	r5, [sp, #20]
 8007e72:	9a05      	ldr	r2, [sp, #20]
 8007e74:	441a      	add	r2, r3
 8007e76:	9205      	str	r2, [sp, #20]
 8007e78:	9a06      	ldr	r2, [sp, #24]
 8007e7a:	2101      	movs	r1, #1
 8007e7c:	441a      	add	r2, r3
 8007e7e:	4620      	mov	r0, r4
 8007e80:	9206      	str	r2, [sp, #24]
 8007e82:	f000 fc3d 	bl	8008700 <__i2b>
 8007e86:	4607      	mov	r7, r0
 8007e88:	b165      	cbz	r5, 8007ea4 <_dtoa_r+0x774>
 8007e8a:	9b06      	ldr	r3, [sp, #24]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	dd09      	ble.n	8007ea4 <_dtoa_r+0x774>
 8007e90:	42ab      	cmp	r3, r5
 8007e92:	9a05      	ldr	r2, [sp, #20]
 8007e94:	bfa8      	it	ge
 8007e96:	462b      	movge	r3, r5
 8007e98:	1ad2      	subs	r2, r2, r3
 8007e9a:	9205      	str	r2, [sp, #20]
 8007e9c:	9a06      	ldr	r2, [sp, #24]
 8007e9e:	1aed      	subs	r5, r5, r3
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	9306      	str	r3, [sp, #24]
 8007ea4:	9b08      	ldr	r3, [sp, #32]
 8007ea6:	b1f3      	cbz	r3, 8007ee6 <_dtoa_r+0x7b6>
 8007ea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 80a3 	beq.w	8007ff6 <_dtoa_r+0x8c6>
 8007eb0:	2e00      	cmp	r6, #0
 8007eb2:	dd10      	ble.n	8007ed6 <_dtoa_r+0x7a6>
 8007eb4:	4639      	mov	r1, r7
 8007eb6:	4632      	mov	r2, r6
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f000 fce1 	bl	8008880 <__pow5mult>
 8007ebe:	4652      	mov	r2, sl
 8007ec0:	4601      	mov	r1, r0
 8007ec2:	4607      	mov	r7, r0
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f000 fc31 	bl	800872c <__multiply>
 8007eca:	4651      	mov	r1, sl
 8007ecc:	4680      	mov	r8, r0
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f000 fb60 	bl	8008594 <_Bfree>
 8007ed4:	46c2      	mov	sl, r8
 8007ed6:	9b08      	ldr	r3, [sp, #32]
 8007ed8:	1b9a      	subs	r2, r3, r6
 8007eda:	d004      	beq.n	8007ee6 <_dtoa_r+0x7b6>
 8007edc:	4651      	mov	r1, sl
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f000 fcce 	bl	8008880 <__pow5mult>
 8007ee4:	4682      	mov	sl, r0
 8007ee6:	2101      	movs	r1, #1
 8007ee8:	4620      	mov	r0, r4
 8007eea:	f000 fc09 	bl	8008700 <__i2b>
 8007eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	f340 8081 	ble.w	8007ffa <_dtoa_r+0x8ca>
 8007ef8:	461a      	mov	r2, r3
 8007efa:	4601      	mov	r1, r0
 8007efc:	4620      	mov	r0, r4
 8007efe:	f000 fcbf 	bl	8008880 <__pow5mult>
 8007f02:	9b07      	ldr	r3, [sp, #28]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	4606      	mov	r6, r0
 8007f08:	dd7a      	ble.n	8008000 <_dtoa_r+0x8d0>
 8007f0a:	f04f 0800 	mov.w	r8, #0
 8007f0e:	6933      	ldr	r3, [r6, #16]
 8007f10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007f14:	6918      	ldr	r0, [r3, #16]
 8007f16:	f000 fba5 	bl	8008664 <__hi0bits>
 8007f1a:	f1c0 0020 	rsb	r0, r0, #32
 8007f1e:	9b06      	ldr	r3, [sp, #24]
 8007f20:	4418      	add	r0, r3
 8007f22:	f010 001f 	ands.w	r0, r0, #31
 8007f26:	f000 8094 	beq.w	8008052 <_dtoa_r+0x922>
 8007f2a:	f1c0 0320 	rsb	r3, r0, #32
 8007f2e:	2b04      	cmp	r3, #4
 8007f30:	f340 8085 	ble.w	800803e <_dtoa_r+0x90e>
 8007f34:	9b05      	ldr	r3, [sp, #20]
 8007f36:	f1c0 001c 	rsb	r0, r0, #28
 8007f3a:	4403      	add	r3, r0
 8007f3c:	9305      	str	r3, [sp, #20]
 8007f3e:	9b06      	ldr	r3, [sp, #24]
 8007f40:	4403      	add	r3, r0
 8007f42:	4405      	add	r5, r0
 8007f44:	9306      	str	r3, [sp, #24]
 8007f46:	9b05      	ldr	r3, [sp, #20]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	dd05      	ble.n	8007f58 <_dtoa_r+0x828>
 8007f4c:	4651      	mov	r1, sl
 8007f4e:	461a      	mov	r2, r3
 8007f50:	4620      	mov	r0, r4
 8007f52:	f000 fcef 	bl	8008934 <__lshift>
 8007f56:	4682      	mov	sl, r0
 8007f58:	9b06      	ldr	r3, [sp, #24]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	dd05      	ble.n	8007f6a <_dtoa_r+0x83a>
 8007f5e:	4631      	mov	r1, r6
 8007f60:	461a      	mov	r2, r3
 8007f62:	4620      	mov	r0, r4
 8007f64:	f000 fce6 	bl	8008934 <__lshift>
 8007f68:	4606      	mov	r6, r0
 8007f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d072      	beq.n	8008056 <_dtoa_r+0x926>
 8007f70:	4631      	mov	r1, r6
 8007f72:	4650      	mov	r0, sl
 8007f74:	f000 fd4a 	bl	8008a0c <__mcmp>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	da6c      	bge.n	8008056 <_dtoa_r+0x926>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4651      	mov	r1, sl
 8007f80:	220a      	movs	r2, #10
 8007f82:	4620      	mov	r0, r4
 8007f84:	f000 fb28 	bl	80085d8 <__multadd>
 8007f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f8e:	4682      	mov	sl, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 81b0 	beq.w	80082f6 <_dtoa_r+0xbc6>
 8007f96:	2300      	movs	r3, #0
 8007f98:	4639      	mov	r1, r7
 8007f9a:	220a      	movs	r2, #10
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	f000 fb1b 	bl	80085d8 <__multadd>
 8007fa2:	9b01      	ldr	r3, [sp, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	4607      	mov	r7, r0
 8007fa8:	f300 8096 	bgt.w	80080d8 <_dtoa_r+0x9a8>
 8007fac:	9b07      	ldr	r3, [sp, #28]
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	dc59      	bgt.n	8008066 <_dtoa_r+0x936>
 8007fb2:	e091      	b.n	80080d8 <_dtoa_r+0x9a8>
 8007fb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007fba:	e758      	b.n	8007e6e <_dtoa_r+0x73e>
 8007fbc:	9b04      	ldr	r3, [sp, #16]
 8007fbe:	1e5e      	subs	r6, r3, #1
 8007fc0:	9b08      	ldr	r3, [sp, #32]
 8007fc2:	42b3      	cmp	r3, r6
 8007fc4:	bfbf      	itttt	lt
 8007fc6:	9b08      	ldrlt	r3, [sp, #32]
 8007fc8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007fca:	9608      	strlt	r6, [sp, #32]
 8007fcc:	1af3      	sublt	r3, r6, r3
 8007fce:	bfb4      	ite	lt
 8007fd0:	18d2      	addlt	r2, r2, r3
 8007fd2:	1b9e      	subge	r6, r3, r6
 8007fd4:	9b04      	ldr	r3, [sp, #16]
 8007fd6:	bfbc      	itt	lt
 8007fd8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007fda:	2600      	movlt	r6, #0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	bfb7      	itett	lt
 8007fe0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007fe4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007fe8:	1a9d      	sublt	r5, r3, r2
 8007fea:	2300      	movlt	r3, #0
 8007fec:	e741      	b.n	8007e72 <_dtoa_r+0x742>
 8007fee:	9e08      	ldr	r6, [sp, #32]
 8007ff0:	9d05      	ldr	r5, [sp, #20]
 8007ff2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ff4:	e748      	b.n	8007e88 <_dtoa_r+0x758>
 8007ff6:	9a08      	ldr	r2, [sp, #32]
 8007ff8:	e770      	b.n	8007edc <_dtoa_r+0x7ac>
 8007ffa:	9b07      	ldr	r3, [sp, #28]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	dc19      	bgt.n	8008034 <_dtoa_r+0x904>
 8008000:	9b02      	ldr	r3, [sp, #8]
 8008002:	b9bb      	cbnz	r3, 8008034 <_dtoa_r+0x904>
 8008004:	9b03      	ldr	r3, [sp, #12]
 8008006:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800800a:	b99b      	cbnz	r3, 8008034 <_dtoa_r+0x904>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008012:	0d1b      	lsrs	r3, r3, #20
 8008014:	051b      	lsls	r3, r3, #20
 8008016:	b183      	cbz	r3, 800803a <_dtoa_r+0x90a>
 8008018:	9b05      	ldr	r3, [sp, #20]
 800801a:	3301      	adds	r3, #1
 800801c:	9305      	str	r3, [sp, #20]
 800801e:	9b06      	ldr	r3, [sp, #24]
 8008020:	3301      	adds	r3, #1
 8008022:	9306      	str	r3, [sp, #24]
 8008024:	f04f 0801 	mov.w	r8, #1
 8008028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800802a:	2b00      	cmp	r3, #0
 800802c:	f47f af6f 	bne.w	8007f0e <_dtoa_r+0x7de>
 8008030:	2001      	movs	r0, #1
 8008032:	e774      	b.n	8007f1e <_dtoa_r+0x7ee>
 8008034:	f04f 0800 	mov.w	r8, #0
 8008038:	e7f6      	b.n	8008028 <_dtoa_r+0x8f8>
 800803a:	4698      	mov	r8, r3
 800803c:	e7f4      	b.n	8008028 <_dtoa_r+0x8f8>
 800803e:	d082      	beq.n	8007f46 <_dtoa_r+0x816>
 8008040:	9a05      	ldr	r2, [sp, #20]
 8008042:	331c      	adds	r3, #28
 8008044:	441a      	add	r2, r3
 8008046:	9205      	str	r2, [sp, #20]
 8008048:	9a06      	ldr	r2, [sp, #24]
 800804a:	441a      	add	r2, r3
 800804c:	441d      	add	r5, r3
 800804e:	9206      	str	r2, [sp, #24]
 8008050:	e779      	b.n	8007f46 <_dtoa_r+0x816>
 8008052:	4603      	mov	r3, r0
 8008054:	e7f4      	b.n	8008040 <_dtoa_r+0x910>
 8008056:	9b04      	ldr	r3, [sp, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	dc37      	bgt.n	80080cc <_dtoa_r+0x99c>
 800805c:	9b07      	ldr	r3, [sp, #28]
 800805e:	2b02      	cmp	r3, #2
 8008060:	dd34      	ble.n	80080cc <_dtoa_r+0x99c>
 8008062:	9b04      	ldr	r3, [sp, #16]
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	9b01      	ldr	r3, [sp, #4]
 8008068:	b963      	cbnz	r3, 8008084 <_dtoa_r+0x954>
 800806a:	4631      	mov	r1, r6
 800806c:	2205      	movs	r2, #5
 800806e:	4620      	mov	r0, r4
 8008070:	f000 fab2 	bl	80085d8 <__multadd>
 8008074:	4601      	mov	r1, r0
 8008076:	4606      	mov	r6, r0
 8008078:	4650      	mov	r0, sl
 800807a:	f000 fcc7 	bl	8008a0c <__mcmp>
 800807e:	2800      	cmp	r0, #0
 8008080:	f73f adbb 	bgt.w	8007bfa <_dtoa_r+0x4ca>
 8008084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008086:	9d00      	ldr	r5, [sp, #0]
 8008088:	ea6f 0b03 	mvn.w	fp, r3
 800808c:	f04f 0800 	mov.w	r8, #0
 8008090:	4631      	mov	r1, r6
 8008092:	4620      	mov	r0, r4
 8008094:	f000 fa7e 	bl	8008594 <_Bfree>
 8008098:	2f00      	cmp	r7, #0
 800809a:	f43f aeab 	beq.w	8007df4 <_dtoa_r+0x6c4>
 800809e:	f1b8 0f00 	cmp.w	r8, #0
 80080a2:	d005      	beq.n	80080b0 <_dtoa_r+0x980>
 80080a4:	45b8      	cmp	r8, r7
 80080a6:	d003      	beq.n	80080b0 <_dtoa_r+0x980>
 80080a8:	4641      	mov	r1, r8
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 fa72 	bl	8008594 <_Bfree>
 80080b0:	4639      	mov	r1, r7
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 fa6e 	bl	8008594 <_Bfree>
 80080b8:	e69c      	b.n	8007df4 <_dtoa_r+0x6c4>
 80080ba:	2600      	movs	r6, #0
 80080bc:	4637      	mov	r7, r6
 80080be:	e7e1      	b.n	8008084 <_dtoa_r+0x954>
 80080c0:	46bb      	mov	fp, r7
 80080c2:	4637      	mov	r7, r6
 80080c4:	e599      	b.n	8007bfa <_dtoa_r+0x4ca>
 80080c6:	bf00      	nop
 80080c8:	40240000 	.word	0x40240000
 80080cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 80c8 	beq.w	8008264 <_dtoa_r+0xb34>
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	9301      	str	r3, [sp, #4]
 80080d8:	2d00      	cmp	r5, #0
 80080da:	dd05      	ble.n	80080e8 <_dtoa_r+0x9b8>
 80080dc:	4639      	mov	r1, r7
 80080de:	462a      	mov	r2, r5
 80080e0:	4620      	mov	r0, r4
 80080e2:	f000 fc27 	bl	8008934 <__lshift>
 80080e6:	4607      	mov	r7, r0
 80080e8:	f1b8 0f00 	cmp.w	r8, #0
 80080ec:	d05b      	beq.n	80081a6 <_dtoa_r+0xa76>
 80080ee:	6879      	ldr	r1, [r7, #4]
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 fa0f 	bl	8008514 <_Balloc>
 80080f6:	4605      	mov	r5, r0
 80080f8:	b928      	cbnz	r0, 8008106 <_dtoa_r+0x9d6>
 80080fa:	4b83      	ldr	r3, [pc, #524]	; (8008308 <_dtoa_r+0xbd8>)
 80080fc:	4602      	mov	r2, r0
 80080fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008102:	f7ff bb2e 	b.w	8007762 <_dtoa_r+0x32>
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	3202      	adds	r2, #2
 800810a:	0092      	lsls	r2, r2, #2
 800810c:	f107 010c 	add.w	r1, r7, #12
 8008110:	300c      	adds	r0, #12
 8008112:	f000 ffab 	bl	800906c <memcpy>
 8008116:	2201      	movs	r2, #1
 8008118:	4629      	mov	r1, r5
 800811a:	4620      	mov	r0, r4
 800811c:	f000 fc0a 	bl	8008934 <__lshift>
 8008120:	9b00      	ldr	r3, [sp, #0]
 8008122:	3301      	adds	r3, #1
 8008124:	9304      	str	r3, [sp, #16]
 8008126:	e9dd 2300 	ldrd	r2, r3, [sp]
 800812a:	4413      	add	r3, r2
 800812c:	9308      	str	r3, [sp, #32]
 800812e:	9b02      	ldr	r3, [sp, #8]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	46b8      	mov	r8, r7
 8008136:	9306      	str	r3, [sp, #24]
 8008138:	4607      	mov	r7, r0
 800813a:	9b04      	ldr	r3, [sp, #16]
 800813c:	4631      	mov	r1, r6
 800813e:	3b01      	subs	r3, #1
 8008140:	4650      	mov	r0, sl
 8008142:	9301      	str	r3, [sp, #4]
 8008144:	f7ff fa6b 	bl	800761e <quorem>
 8008148:	4641      	mov	r1, r8
 800814a:	9002      	str	r0, [sp, #8]
 800814c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008150:	4650      	mov	r0, sl
 8008152:	f000 fc5b 	bl	8008a0c <__mcmp>
 8008156:	463a      	mov	r2, r7
 8008158:	9005      	str	r0, [sp, #20]
 800815a:	4631      	mov	r1, r6
 800815c:	4620      	mov	r0, r4
 800815e:	f000 fc71 	bl	8008a44 <__mdiff>
 8008162:	68c2      	ldr	r2, [r0, #12]
 8008164:	4605      	mov	r5, r0
 8008166:	bb02      	cbnz	r2, 80081aa <_dtoa_r+0xa7a>
 8008168:	4601      	mov	r1, r0
 800816a:	4650      	mov	r0, sl
 800816c:	f000 fc4e 	bl	8008a0c <__mcmp>
 8008170:	4602      	mov	r2, r0
 8008172:	4629      	mov	r1, r5
 8008174:	4620      	mov	r0, r4
 8008176:	9209      	str	r2, [sp, #36]	; 0x24
 8008178:	f000 fa0c 	bl	8008594 <_Bfree>
 800817c:	9b07      	ldr	r3, [sp, #28]
 800817e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008180:	9d04      	ldr	r5, [sp, #16]
 8008182:	ea43 0102 	orr.w	r1, r3, r2
 8008186:	9b06      	ldr	r3, [sp, #24]
 8008188:	4319      	orrs	r1, r3
 800818a:	d110      	bne.n	80081ae <_dtoa_r+0xa7e>
 800818c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008190:	d029      	beq.n	80081e6 <_dtoa_r+0xab6>
 8008192:	9b05      	ldr	r3, [sp, #20]
 8008194:	2b00      	cmp	r3, #0
 8008196:	dd02      	ble.n	800819e <_dtoa_r+0xa6e>
 8008198:	9b02      	ldr	r3, [sp, #8]
 800819a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800819e:	9b01      	ldr	r3, [sp, #4]
 80081a0:	f883 9000 	strb.w	r9, [r3]
 80081a4:	e774      	b.n	8008090 <_dtoa_r+0x960>
 80081a6:	4638      	mov	r0, r7
 80081a8:	e7ba      	b.n	8008120 <_dtoa_r+0x9f0>
 80081aa:	2201      	movs	r2, #1
 80081ac:	e7e1      	b.n	8008172 <_dtoa_r+0xa42>
 80081ae:	9b05      	ldr	r3, [sp, #20]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	db04      	blt.n	80081be <_dtoa_r+0xa8e>
 80081b4:	9907      	ldr	r1, [sp, #28]
 80081b6:	430b      	orrs	r3, r1
 80081b8:	9906      	ldr	r1, [sp, #24]
 80081ba:	430b      	orrs	r3, r1
 80081bc:	d120      	bne.n	8008200 <_dtoa_r+0xad0>
 80081be:	2a00      	cmp	r2, #0
 80081c0:	dded      	ble.n	800819e <_dtoa_r+0xa6e>
 80081c2:	4651      	mov	r1, sl
 80081c4:	2201      	movs	r2, #1
 80081c6:	4620      	mov	r0, r4
 80081c8:	f000 fbb4 	bl	8008934 <__lshift>
 80081cc:	4631      	mov	r1, r6
 80081ce:	4682      	mov	sl, r0
 80081d0:	f000 fc1c 	bl	8008a0c <__mcmp>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	dc03      	bgt.n	80081e0 <_dtoa_r+0xab0>
 80081d8:	d1e1      	bne.n	800819e <_dtoa_r+0xa6e>
 80081da:	f019 0f01 	tst.w	r9, #1
 80081de:	d0de      	beq.n	800819e <_dtoa_r+0xa6e>
 80081e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80081e4:	d1d8      	bne.n	8008198 <_dtoa_r+0xa68>
 80081e6:	9a01      	ldr	r2, [sp, #4]
 80081e8:	2339      	movs	r3, #57	; 0x39
 80081ea:	7013      	strb	r3, [r2, #0]
 80081ec:	462b      	mov	r3, r5
 80081ee:	461d      	mov	r5, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80081f6:	2a39      	cmp	r2, #57	; 0x39
 80081f8:	d06c      	beq.n	80082d4 <_dtoa_r+0xba4>
 80081fa:	3201      	adds	r2, #1
 80081fc:	701a      	strb	r2, [r3, #0]
 80081fe:	e747      	b.n	8008090 <_dtoa_r+0x960>
 8008200:	2a00      	cmp	r2, #0
 8008202:	dd07      	ble.n	8008214 <_dtoa_r+0xae4>
 8008204:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008208:	d0ed      	beq.n	80081e6 <_dtoa_r+0xab6>
 800820a:	9a01      	ldr	r2, [sp, #4]
 800820c:	f109 0301 	add.w	r3, r9, #1
 8008210:	7013      	strb	r3, [r2, #0]
 8008212:	e73d      	b.n	8008090 <_dtoa_r+0x960>
 8008214:	9b04      	ldr	r3, [sp, #16]
 8008216:	9a08      	ldr	r2, [sp, #32]
 8008218:	f803 9c01 	strb.w	r9, [r3, #-1]
 800821c:	4293      	cmp	r3, r2
 800821e:	d043      	beq.n	80082a8 <_dtoa_r+0xb78>
 8008220:	4651      	mov	r1, sl
 8008222:	2300      	movs	r3, #0
 8008224:	220a      	movs	r2, #10
 8008226:	4620      	mov	r0, r4
 8008228:	f000 f9d6 	bl	80085d8 <__multadd>
 800822c:	45b8      	cmp	r8, r7
 800822e:	4682      	mov	sl, r0
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	f04f 020a 	mov.w	r2, #10
 8008238:	4641      	mov	r1, r8
 800823a:	4620      	mov	r0, r4
 800823c:	d107      	bne.n	800824e <_dtoa_r+0xb1e>
 800823e:	f000 f9cb 	bl	80085d8 <__multadd>
 8008242:	4680      	mov	r8, r0
 8008244:	4607      	mov	r7, r0
 8008246:	9b04      	ldr	r3, [sp, #16]
 8008248:	3301      	adds	r3, #1
 800824a:	9304      	str	r3, [sp, #16]
 800824c:	e775      	b.n	800813a <_dtoa_r+0xa0a>
 800824e:	f000 f9c3 	bl	80085d8 <__multadd>
 8008252:	4639      	mov	r1, r7
 8008254:	4680      	mov	r8, r0
 8008256:	2300      	movs	r3, #0
 8008258:	220a      	movs	r2, #10
 800825a:	4620      	mov	r0, r4
 800825c:	f000 f9bc 	bl	80085d8 <__multadd>
 8008260:	4607      	mov	r7, r0
 8008262:	e7f0      	b.n	8008246 <_dtoa_r+0xb16>
 8008264:	9b04      	ldr	r3, [sp, #16]
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	9d00      	ldr	r5, [sp, #0]
 800826a:	4631      	mov	r1, r6
 800826c:	4650      	mov	r0, sl
 800826e:	f7ff f9d6 	bl	800761e <quorem>
 8008272:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008276:	9b00      	ldr	r3, [sp, #0]
 8008278:	f805 9b01 	strb.w	r9, [r5], #1
 800827c:	1aea      	subs	r2, r5, r3
 800827e:	9b01      	ldr	r3, [sp, #4]
 8008280:	4293      	cmp	r3, r2
 8008282:	dd07      	ble.n	8008294 <_dtoa_r+0xb64>
 8008284:	4651      	mov	r1, sl
 8008286:	2300      	movs	r3, #0
 8008288:	220a      	movs	r2, #10
 800828a:	4620      	mov	r0, r4
 800828c:	f000 f9a4 	bl	80085d8 <__multadd>
 8008290:	4682      	mov	sl, r0
 8008292:	e7ea      	b.n	800826a <_dtoa_r+0xb3a>
 8008294:	9b01      	ldr	r3, [sp, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	bfc8      	it	gt
 800829a:	461d      	movgt	r5, r3
 800829c:	9b00      	ldr	r3, [sp, #0]
 800829e:	bfd8      	it	le
 80082a0:	2501      	movle	r5, #1
 80082a2:	441d      	add	r5, r3
 80082a4:	f04f 0800 	mov.w	r8, #0
 80082a8:	4651      	mov	r1, sl
 80082aa:	2201      	movs	r2, #1
 80082ac:	4620      	mov	r0, r4
 80082ae:	f000 fb41 	bl	8008934 <__lshift>
 80082b2:	4631      	mov	r1, r6
 80082b4:	4682      	mov	sl, r0
 80082b6:	f000 fba9 	bl	8008a0c <__mcmp>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	dc96      	bgt.n	80081ec <_dtoa_r+0xabc>
 80082be:	d102      	bne.n	80082c6 <_dtoa_r+0xb96>
 80082c0:	f019 0f01 	tst.w	r9, #1
 80082c4:	d192      	bne.n	80081ec <_dtoa_r+0xabc>
 80082c6:	462b      	mov	r3, r5
 80082c8:	461d      	mov	r5, r3
 80082ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082ce:	2a30      	cmp	r2, #48	; 0x30
 80082d0:	d0fa      	beq.n	80082c8 <_dtoa_r+0xb98>
 80082d2:	e6dd      	b.n	8008090 <_dtoa_r+0x960>
 80082d4:	9a00      	ldr	r2, [sp, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d189      	bne.n	80081ee <_dtoa_r+0xabe>
 80082da:	f10b 0b01 	add.w	fp, fp, #1
 80082de:	2331      	movs	r3, #49	; 0x31
 80082e0:	e796      	b.n	8008210 <_dtoa_r+0xae0>
 80082e2:	4b0a      	ldr	r3, [pc, #40]	; (800830c <_dtoa_r+0xbdc>)
 80082e4:	f7ff ba99 	b.w	800781a <_dtoa_r+0xea>
 80082e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f47f aa6d 	bne.w	80077ca <_dtoa_r+0x9a>
 80082f0:	4b07      	ldr	r3, [pc, #28]	; (8008310 <_dtoa_r+0xbe0>)
 80082f2:	f7ff ba92 	b.w	800781a <_dtoa_r+0xea>
 80082f6:	9b01      	ldr	r3, [sp, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	dcb5      	bgt.n	8008268 <_dtoa_r+0xb38>
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	2b02      	cmp	r3, #2
 8008300:	f73f aeb1 	bgt.w	8008066 <_dtoa_r+0x936>
 8008304:	e7b0      	b.n	8008268 <_dtoa_r+0xb38>
 8008306:	bf00      	nop
 8008308:	08009848 	.word	0x08009848
 800830c:	080097a8 	.word	0x080097a8
 8008310:	080097cc 	.word	0x080097cc

08008314 <_free_r>:
 8008314:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008316:	2900      	cmp	r1, #0
 8008318:	d044      	beq.n	80083a4 <_free_r+0x90>
 800831a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800831e:	9001      	str	r0, [sp, #4]
 8008320:	2b00      	cmp	r3, #0
 8008322:	f1a1 0404 	sub.w	r4, r1, #4
 8008326:	bfb8      	it	lt
 8008328:	18e4      	addlt	r4, r4, r3
 800832a:	f000 f8e7 	bl	80084fc <__malloc_lock>
 800832e:	4a1e      	ldr	r2, [pc, #120]	; (80083a8 <_free_r+0x94>)
 8008330:	9801      	ldr	r0, [sp, #4]
 8008332:	6813      	ldr	r3, [r2, #0]
 8008334:	b933      	cbnz	r3, 8008344 <_free_r+0x30>
 8008336:	6063      	str	r3, [r4, #4]
 8008338:	6014      	str	r4, [r2, #0]
 800833a:	b003      	add	sp, #12
 800833c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008340:	f000 b8e2 	b.w	8008508 <__malloc_unlock>
 8008344:	42a3      	cmp	r3, r4
 8008346:	d908      	bls.n	800835a <_free_r+0x46>
 8008348:	6825      	ldr	r5, [r4, #0]
 800834a:	1961      	adds	r1, r4, r5
 800834c:	428b      	cmp	r3, r1
 800834e:	bf01      	itttt	eq
 8008350:	6819      	ldreq	r1, [r3, #0]
 8008352:	685b      	ldreq	r3, [r3, #4]
 8008354:	1949      	addeq	r1, r1, r5
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	e7ed      	b.n	8008336 <_free_r+0x22>
 800835a:	461a      	mov	r2, r3
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	b10b      	cbz	r3, 8008364 <_free_r+0x50>
 8008360:	42a3      	cmp	r3, r4
 8008362:	d9fa      	bls.n	800835a <_free_r+0x46>
 8008364:	6811      	ldr	r1, [r2, #0]
 8008366:	1855      	adds	r5, r2, r1
 8008368:	42a5      	cmp	r5, r4
 800836a:	d10b      	bne.n	8008384 <_free_r+0x70>
 800836c:	6824      	ldr	r4, [r4, #0]
 800836e:	4421      	add	r1, r4
 8008370:	1854      	adds	r4, r2, r1
 8008372:	42a3      	cmp	r3, r4
 8008374:	6011      	str	r1, [r2, #0]
 8008376:	d1e0      	bne.n	800833a <_free_r+0x26>
 8008378:	681c      	ldr	r4, [r3, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	6053      	str	r3, [r2, #4]
 800837e:	440c      	add	r4, r1
 8008380:	6014      	str	r4, [r2, #0]
 8008382:	e7da      	b.n	800833a <_free_r+0x26>
 8008384:	d902      	bls.n	800838c <_free_r+0x78>
 8008386:	230c      	movs	r3, #12
 8008388:	6003      	str	r3, [r0, #0]
 800838a:	e7d6      	b.n	800833a <_free_r+0x26>
 800838c:	6825      	ldr	r5, [r4, #0]
 800838e:	1961      	adds	r1, r4, r5
 8008390:	428b      	cmp	r3, r1
 8008392:	bf04      	itt	eq
 8008394:	6819      	ldreq	r1, [r3, #0]
 8008396:	685b      	ldreq	r3, [r3, #4]
 8008398:	6063      	str	r3, [r4, #4]
 800839a:	bf04      	itt	eq
 800839c:	1949      	addeq	r1, r1, r5
 800839e:	6021      	streq	r1, [r4, #0]
 80083a0:	6054      	str	r4, [r2, #4]
 80083a2:	e7ca      	b.n	800833a <_free_r+0x26>
 80083a4:	b003      	add	sp, #12
 80083a6:	bd30      	pop	{r4, r5, pc}
 80083a8:	20000588 	.word	0x20000588

080083ac <malloc>:
 80083ac:	4b02      	ldr	r3, [pc, #8]	; (80083b8 <malloc+0xc>)
 80083ae:	4601      	mov	r1, r0
 80083b0:	6818      	ldr	r0, [r3, #0]
 80083b2:	f000 b823 	b.w	80083fc <_malloc_r>
 80083b6:	bf00      	nop
 80083b8:	20000064 	.word	0x20000064

080083bc <sbrk_aligned>:
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	4e0e      	ldr	r6, [pc, #56]	; (80083f8 <sbrk_aligned+0x3c>)
 80083c0:	460c      	mov	r4, r1
 80083c2:	6831      	ldr	r1, [r6, #0]
 80083c4:	4605      	mov	r5, r0
 80083c6:	b911      	cbnz	r1, 80083ce <sbrk_aligned+0x12>
 80083c8:	f000 fe40 	bl	800904c <_sbrk_r>
 80083cc:	6030      	str	r0, [r6, #0]
 80083ce:	4621      	mov	r1, r4
 80083d0:	4628      	mov	r0, r5
 80083d2:	f000 fe3b 	bl	800904c <_sbrk_r>
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	d00a      	beq.n	80083f0 <sbrk_aligned+0x34>
 80083da:	1cc4      	adds	r4, r0, #3
 80083dc:	f024 0403 	bic.w	r4, r4, #3
 80083e0:	42a0      	cmp	r0, r4
 80083e2:	d007      	beq.n	80083f4 <sbrk_aligned+0x38>
 80083e4:	1a21      	subs	r1, r4, r0
 80083e6:	4628      	mov	r0, r5
 80083e8:	f000 fe30 	bl	800904c <_sbrk_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	d101      	bne.n	80083f4 <sbrk_aligned+0x38>
 80083f0:	f04f 34ff 	mov.w	r4, #4294967295
 80083f4:	4620      	mov	r0, r4
 80083f6:	bd70      	pop	{r4, r5, r6, pc}
 80083f8:	2000058c 	.word	0x2000058c

080083fc <_malloc_r>:
 80083fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008400:	1ccd      	adds	r5, r1, #3
 8008402:	f025 0503 	bic.w	r5, r5, #3
 8008406:	3508      	adds	r5, #8
 8008408:	2d0c      	cmp	r5, #12
 800840a:	bf38      	it	cc
 800840c:	250c      	movcc	r5, #12
 800840e:	2d00      	cmp	r5, #0
 8008410:	4607      	mov	r7, r0
 8008412:	db01      	blt.n	8008418 <_malloc_r+0x1c>
 8008414:	42a9      	cmp	r1, r5
 8008416:	d905      	bls.n	8008424 <_malloc_r+0x28>
 8008418:	230c      	movs	r3, #12
 800841a:	603b      	str	r3, [r7, #0]
 800841c:	2600      	movs	r6, #0
 800841e:	4630      	mov	r0, r6
 8008420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008424:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80084f8 <_malloc_r+0xfc>
 8008428:	f000 f868 	bl	80084fc <__malloc_lock>
 800842c:	f8d8 3000 	ldr.w	r3, [r8]
 8008430:	461c      	mov	r4, r3
 8008432:	bb5c      	cbnz	r4, 800848c <_malloc_r+0x90>
 8008434:	4629      	mov	r1, r5
 8008436:	4638      	mov	r0, r7
 8008438:	f7ff ffc0 	bl	80083bc <sbrk_aligned>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	4604      	mov	r4, r0
 8008440:	d155      	bne.n	80084ee <_malloc_r+0xf2>
 8008442:	f8d8 4000 	ldr.w	r4, [r8]
 8008446:	4626      	mov	r6, r4
 8008448:	2e00      	cmp	r6, #0
 800844a:	d145      	bne.n	80084d8 <_malloc_r+0xdc>
 800844c:	2c00      	cmp	r4, #0
 800844e:	d048      	beq.n	80084e2 <_malloc_r+0xe6>
 8008450:	6823      	ldr	r3, [r4, #0]
 8008452:	4631      	mov	r1, r6
 8008454:	4638      	mov	r0, r7
 8008456:	eb04 0903 	add.w	r9, r4, r3
 800845a:	f000 fdf7 	bl	800904c <_sbrk_r>
 800845e:	4581      	cmp	r9, r0
 8008460:	d13f      	bne.n	80084e2 <_malloc_r+0xe6>
 8008462:	6821      	ldr	r1, [r4, #0]
 8008464:	1a6d      	subs	r5, r5, r1
 8008466:	4629      	mov	r1, r5
 8008468:	4638      	mov	r0, r7
 800846a:	f7ff ffa7 	bl	80083bc <sbrk_aligned>
 800846e:	3001      	adds	r0, #1
 8008470:	d037      	beq.n	80084e2 <_malloc_r+0xe6>
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	442b      	add	r3, r5
 8008476:	6023      	str	r3, [r4, #0]
 8008478:	f8d8 3000 	ldr.w	r3, [r8]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d038      	beq.n	80084f2 <_malloc_r+0xf6>
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	42a2      	cmp	r2, r4
 8008484:	d12b      	bne.n	80084de <_malloc_r+0xe2>
 8008486:	2200      	movs	r2, #0
 8008488:	605a      	str	r2, [r3, #4]
 800848a:	e00f      	b.n	80084ac <_malloc_r+0xb0>
 800848c:	6822      	ldr	r2, [r4, #0]
 800848e:	1b52      	subs	r2, r2, r5
 8008490:	d41f      	bmi.n	80084d2 <_malloc_r+0xd6>
 8008492:	2a0b      	cmp	r2, #11
 8008494:	d917      	bls.n	80084c6 <_malloc_r+0xca>
 8008496:	1961      	adds	r1, r4, r5
 8008498:	42a3      	cmp	r3, r4
 800849a:	6025      	str	r5, [r4, #0]
 800849c:	bf18      	it	ne
 800849e:	6059      	strne	r1, [r3, #4]
 80084a0:	6863      	ldr	r3, [r4, #4]
 80084a2:	bf08      	it	eq
 80084a4:	f8c8 1000 	streq.w	r1, [r8]
 80084a8:	5162      	str	r2, [r4, r5]
 80084aa:	604b      	str	r3, [r1, #4]
 80084ac:	4638      	mov	r0, r7
 80084ae:	f104 060b 	add.w	r6, r4, #11
 80084b2:	f000 f829 	bl	8008508 <__malloc_unlock>
 80084b6:	f026 0607 	bic.w	r6, r6, #7
 80084ba:	1d23      	adds	r3, r4, #4
 80084bc:	1af2      	subs	r2, r6, r3
 80084be:	d0ae      	beq.n	800841e <_malloc_r+0x22>
 80084c0:	1b9b      	subs	r3, r3, r6
 80084c2:	50a3      	str	r3, [r4, r2]
 80084c4:	e7ab      	b.n	800841e <_malloc_r+0x22>
 80084c6:	42a3      	cmp	r3, r4
 80084c8:	6862      	ldr	r2, [r4, #4]
 80084ca:	d1dd      	bne.n	8008488 <_malloc_r+0x8c>
 80084cc:	f8c8 2000 	str.w	r2, [r8]
 80084d0:	e7ec      	b.n	80084ac <_malloc_r+0xb0>
 80084d2:	4623      	mov	r3, r4
 80084d4:	6864      	ldr	r4, [r4, #4]
 80084d6:	e7ac      	b.n	8008432 <_malloc_r+0x36>
 80084d8:	4634      	mov	r4, r6
 80084da:	6876      	ldr	r6, [r6, #4]
 80084dc:	e7b4      	b.n	8008448 <_malloc_r+0x4c>
 80084de:	4613      	mov	r3, r2
 80084e0:	e7cc      	b.n	800847c <_malloc_r+0x80>
 80084e2:	230c      	movs	r3, #12
 80084e4:	603b      	str	r3, [r7, #0]
 80084e6:	4638      	mov	r0, r7
 80084e8:	f000 f80e 	bl	8008508 <__malloc_unlock>
 80084ec:	e797      	b.n	800841e <_malloc_r+0x22>
 80084ee:	6025      	str	r5, [r4, #0]
 80084f0:	e7dc      	b.n	80084ac <_malloc_r+0xb0>
 80084f2:	605b      	str	r3, [r3, #4]
 80084f4:	deff      	udf	#255	; 0xff
 80084f6:	bf00      	nop
 80084f8:	20000588 	.word	0x20000588

080084fc <__malloc_lock>:
 80084fc:	4801      	ldr	r0, [pc, #4]	; (8008504 <__malloc_lock+0x8>)
 80084fe:	f7ff b88c 	b.w	800761a <__retarget_lock_acquire_recursive>
 8008502:	bf00      	nop
 8008504:	20000584 	.word	0x20000584

08008508 <__malloc_unlock>:
 8008508:	4801      	ldr	r0, [pc, #4]	; (8008510 <__malloc_unlock+0x8>)
 800850a:	f7ff b887 	b.w	800761c <__retarget_lock_release_recursive>
 800850e:	bf00      	nop
 8008510:	20000584 	.word	0x20000584

08008514 <_Balloc>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	69c6      	ldr	r6, [r0, #28]
 8008518:	4604      	mov	r4, r0
 800851a:	460d      	mov	r5, r1
 800851c:	b976      	cbnz	r6, 800853c <_Balloc+0x28>
 800851e:	2010      	movs	r0, #16
 8008520:	f7ff ff44 	bl	80083ac <malloc>
 8008524:	4602      	mov	r2, r0
 8008526:	61e0      	str	r0, [r4, #28]
 8008528:	b920      	cbnz	r0, 8008534 <_Balloc+0x20>
 800852a:	4b18      	ldr	r3, [pc, #96]	; (800858c <_Balloc+0x78>)
 800852c:	4818      	ldr	r0, [pc, #96]	; (8008590 <_Balloc+0x7c>)
 800852e:	216b      	movs	r1, #107	; 0x6b
 8008530:	f000 fdaa 	bl	8009088 <__assert_func>
 8008534:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008538:	6006      	str	r6, [r0, #0]
 800853a:	60c6      	str	r6, [r0, #12]
 800853c:	69e6      	ldr	r6, [r4, #28]
 800853e:	68f3      	ldr	r3, [r6, #12]
 8008540:	b183      	cbz	r3, 8008564 <_Balloc+0x50>
 8008542:	69e3      	ldr	r3, [r4, #28]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800854a:	b9b8      	cbnz	r0, 800857c <_Balloc+0x68>
 800854c:	2101      	movs	r1, #1
 800854e:	fa01 f605 	lsl.w	r6, r1, r5
 8008552:	1d72      	adds	r2, r6, #5
 8008554:	0092      	lsls	r2, r2, #2
 8008556:	4620      	mov	r0, r4
 8008558:	f000 fdb4 	bl	80090c4 <_calloc_r>
 800855c:	b160      	cbz	r0, 8008578 <_Balloc+0x64>
 800855e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008562:	e00e      	b.n	8008582 <_Balloc+0x6e>
 8008564:	2221      	movs	r2, #33	; 0x21
 8008566:	2104      	movs	r1, #4
 8008568:	4620      	mov	r0, r4
 800856a:	f000 fdab 	bl	80090c4 <_calloc_r>
 800856e:	69e3      	ldr	r3, [r4, #28]
 8008570:	60f0      	str	r0, [r6, #12]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e4      	bne.n	8008542 <_Balloc+0x2e>
 8008578:	2000      	movs	r0, #0
 800857a:	bd70      	pop	{r4, r5, r6, pc}
 800857c:	6802      	ldr	r2, [r0, #0]
 800857e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008582:	2300      	movs	r3, #0
 8008584:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008588:	e7f7      	b.n	800857a <_Balloc+0x66>
 800858a:	bf00      	nop
 800858c:	080097d9 	.word	0x080097d9
 8008590:	08009859 	.word	0x08009859

08008594 <_Bfree>:
 8008594:	b570      	push	{r4, r5, r6, lr}
 8008596:	69c6      	ldr	r6, [r0, #28]
 8008598:	4605      	mov	r5, r0
 800859a:	460c      	mov	r4, r1
 800859c:	b976      	cbnz	r6, 80085bc <_Bfree+0x28>
 800859e:	2010      	movs	r0, #16
 80085a0:	f7ff ff04 	bl	80083ac <malloc>
 80085a4:	4602      	mov	r2, r0
 80085a6:	61e8      	str	r0, [r5, #28]
 80085a8:	b920      	cbnz	r0, 80085b4 <_Bfree+0x20>
 80085aa:	4b09      	ldr	r3, [pc, #36]	; (80085d0 <_Bfree+0x3c>)
 80085ac:	4809      	ldr	r0, [pc, #36]	; (80085d4 <_Bfree+0x40>)
 80085ae:	218f      	movs	r1, #143	; 0x8f
 80085b0:	f000 fd6a 	bl	8009088 <__assert_func>
 80085b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085b8:	6006      	str	r6, [r0, #0]
 80085ba:	60c6      	str	r6, [r0, #12]
 80085bc:	b13c      	cbz	r4, 80085ce <_Bfree+0x3a>
 80085be:	69eb      	ldr	r3, [r5, #28]
 80085c0:	6862      	ldr	r2, [r4, #4]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085c8:	6021      	str	r1, [r4, #0]
 80085ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80085ce:	bd70      	pop	{r4, r5, r6, pc}
 80085d0:	080097d9 	.word	0x080097d9
 80085d4:	08009859 	.word	0x08009859

080085d8 <__multadd>:
 80085d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085dc:	690d      	ldr	r5, [r1, #16]
 80085de:	4607      	mov	r7, r0
 80085e0:	460c      	mov	r4, r1
 80085e2:	461e      	mov	r6, r3
 80085e4:	f101 0c14 	add.w	ip, r1, #20
 80085e8:	2000      	movs	r0, #0
 80085ea:	f8dc 3000 	ldr.w	r3, [ip]
 80085ee:	b299      	uxth	r1, r3
 80085f0:	fb02 6101 	mla	r1, r2, r1, r6
 80085f4:	0c1e      	lsrs	r6, r3, #16
 80085f6:	0c0b      	lsrs	r3, r1, #16
 80085f8:	fb02 3306 	mla	r3, r2, r6, r3
 80085fc:	b289      	uxth	r1, r1
 80085fe:	3001      	adds	r0, #1
 8008600:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008604:	4285      	cmp	r5, r0
 8008606:	f84c 1b04 	str.w	r1, [ip], #4
 800860a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800860e:	dcec      	bgt.n	80085ea <__multadd+0x12>
 8008610:	b30e      	cbz	r6, 8008656 <__multadd+0x7e>
 8008612:	68a3      	ldr	r3, [r4, #8]
 8008614:	42ab      	cmp	r3, r5
 8008616:	dc19      	bgt.n	800864c <__multadd+0x74>
 8008618:	6861      	ldr	r1, [r4, #4]
 800861a:	4638      	mov	r0, r7
 800861c:	3101      	adds	r1, #1
 800861e:	f7ff ff79 	bl	8008514 <_Balloc>
 8008622:	4680      	mov	r8, r0
 8008624:	b928      	cbnz	r0, 8008632 <__multadd+0x5a>
 8008626:	4602      	mov	r2, r0
 8008628:	4b0c      	ldr	r3, [pc, #48]	; (800865c <__multadd+0x84>)
 800862a:	480d      	ldr	r0, [pc, #52]	; (8008660 <__multadd+0x88>)
 800862c:	21ba      	movs	r1, #186	; 0xba
 800862e:	f000 fd2b 	bl	8009088 <__assert_func>
 8008632:	6922      	ldr	r2, [r4, #16]
 8008634:	3202      	adds	r2, #2
 8008636:	f104 010c 	add.w	r1, r4, #12
 800863a:	0092      	lsls	r2, r2, #2
 800863c:	300c      	adds	r0, #12
 800863e:	f000 fd15 	bl	800906c <memcpy>
 8008642:	4621      	mov	r1, r4
 8008644:	4638      	mov	r0, r7
 8008646:	f7ff ffa5 	bl	8008594 <_Bfree>
 800864a:	4644      	mov	r4, r8
 800864c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008650:	3501      	adds	r5, #1
 8008652:	615e      	str	r6, [r3, #20]
 8008654:	6125      	str	r5, [r4, #16]
 8008656:	4620      	mov	r0, r4
 8008658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800865c:	08009848 	.word	0x08009848
 8008660:	08009859 	.word	0x08009859

08008664 <__hi0bits>:
 8008664:	0c03      	lsrs	r3, r0, #16
 8008666:	041b      	lsls	r3, r3, #16
 8008668:	b9d3      	cbnz	r3, 80086a0 <__hi0bits+0x3c>
 800866a:	0400      	lsls	r0, r0, #16
 800866c:	2310      	movs	r3, #16
 800866e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008672:	bf04      	itt	eq
 8008674:	0200      	lsleq	r0, r0, #8
 8008676:	3308      	addeq	r3, #8
 8008678:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800867c:	bf04      	itt	eq
 800867e:	0100      	lsleq	r0, r0, #4
 8008680:	3304      	addeq	r3, #4
 8008682:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008686:	bf04      	itt	eq
 8008688:	0080      	lsleq	r0, r0, #2
 800868a:	3302      	addeq	r3, #2
 800868c:	2800      	cmp	r0, #0
 800868e:	db05      	blt.n	800869c <__hi0bits+0x38>
 8008690:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008694:	f103 0301 	add.w	r3, r3, #1
 8008698:	bf08      	it	eq
 800869a:	2320      	moveq	r3, #32
 800869c:	4618      	mov	r0, r3
 800869e:	4770      	bx	lr
 80086a0:	2300      	movs	r3, #0
 80086a2:	e7e4      	b.n	800866e <__hi0bits+0xa>

080086a4 <__lo0bits>:
 80086a4:	6803      	ldr	r3, [r0, #0]
 80086a6:	f013 0207 	ands.w	r2, r3, #7
 80086aa:	d00c      	beq.n	80086c6 <__lo0bits+0x22>
 80086ac:	07d9      	lsls	r1, r3, #31
 80086ae:	d422      	bmi.n	80086f6 <__lo0bits+0x52>
 80086b0:	079a      	lsls	r2, r3, #30
 80086b2:	bf49      	itett	mi
 80086b4:	085b      	lsrmi	r3, r3, #1
 80086b6:	089b      	lsrpl	r3, r3, #2
 80086b8:	6003      	strmi	r3, [r0, #0]
 80086ba:	2201      	movmi	r2, #1
 80086bc:	bf5c      	itt	pl
 80086be:	6003      	strpl	r3, [r0, #0]
 80086c0:	2202      	movpl	r2, #2
 80086c2:	4610      	mov	r0, r2
 80086c4:	4770      	bx	lr
 80086c6:	b299      	uxth	r1, r3
 80086c8:	b909      	cbnz	r1, 80086ce <__lo0bits+0x2a>
 80086ca:	0c1b      	lsrs	r3, r3, #16
 80086cc:	2210      	movs	r2, #16
 80086ce:	b2d9      	uxtb	r1, r3
 80086d0:	b909      	cbnz	r1, 80086d6 <__lo0bits+0x32>
 80086d2:	3208      	adds	r2, #8
 80086d4:	0a1b      	lsrs	r3, r3, #8
 80086d6:	0719      	lsls	r1, r3, #28
 80086d8:	bf04      	itt	eq
 80086da:	091b      	lsreq	r3, r3, #4
 80086dc:	3204      	addeq	r2, #4
 80086de:	0799      	lsls	r1, r3, #30
 80086e0:	bf04      	itt	eq
 80086e2:	089b      	lsreq	r3, r3, #2
 80086e4:	3202      	addeq	r2, #2
 80086e6:	07d9      	lsls	r1, r3, #31
 80086e8:	d403      	bmi.n	80086f2 <__lo0bits+0x4e>
 80086ea:	085b      	lsrs	r3, r3, #1
 80086ec:	f102 0201 	add.w	r2, r2, #1
 80086f0:	d003      	beq.n	80086fa <__lo0bits+0x56>
 80086f2:	6003      	str	r3, [r0, #0]
 80086f4:	e7e5      	b.n	80086c2 <__lo0bits+0x1e>
 80086f6:	2200      	movs	r2, #0
 80086f8:	e7e3      	b.n	80086c2 <__lo0bits+0x1e>
 80086fa:	2220      	movs	r2, #32
 80086fc:	e7e1      	b.n	80086c2 <__lo0bits+0x1e>
	...

08008700 <__i2b>:
 8008700:	b510      	push	{r4, lr}
 8008702:	460c      	mov	r4, r1
 8008704:	2101      	movs	r1, #1
 8008706:	f7ff ff05 	bl	8008514 <_Balloc>
 800870a:	4602      	mov	r2, r0
 800870c:	b928      	cbnz	r0, 800871a <__i2b+0x1a>
 800870e:	4b05      	ldr	r3, [pc, #20]	; (8008724 <__i2b+0x24>)
 8008710:	4805      	ldr	r0, [pc, #20]	; (8008728 <__i2b+0x28>)
 8008712:	f240 1145 	movw	r1, #325	; 0x145
 8008716:	f000 fcb7 	bl	8009088 <__assert_func>
 800871a:	2301      	movs	r3, #1
 800871c:	6144      	str	r4, [r0, #20]
 800871e:	6103      	str	r3, [r0, #16]
 8008720:	bd10      	pop	{r4, pc}
 8008722:	bf00      	nop
 8008724:	08009848 	.word	0x08009848
 8008728:	08009859 	.word	0x08009859

0800872c <__multiply>:
 800872c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008730:	4691      	mov	r9, r2
 8008732:	690a      	ldr	r2, [r1, #16]
 8008734:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008738:	429a      	cmp	r2, r3
 800873a:	bfb8      	it	lt
 800873c:	460b      	movlt	r3, r1
 800873e:	460c      	mov	r4, r1
 8008740:	bfbc      	itt	lt
 8008742:	464c      	movlt	r4, r9
 8008744:	4699      	movlt	r9, r3
 8008746:	6927      	ldr	r7, [r4, #16]
 8008748:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800874c:	68a3      	ldr	r3, [r4, #8]
 800874e:	6861      	ldr	r1, [r4, #4]
 8008750:	eb07 060a 	add.w	r6, r7, sl
 8008754:	42b3      	cmp	r3, r6
 8008756:	b085      	sub	sp, #20
 8008758:	bfb8      	it	lt
 800875a:	3101      	addlt	r1, #1
 800875c:	f7ff feda 	bl	8008514 <_Balloc>
 8008760:	b930      	cbnz	r0, 8008770 <__multiply+0x44>
 8008762:	4602      	mov	r2, r0
 8008764:	4b44      	ldr	r3, [pc, #272]	; (8008878 <__multiply+0x14c>)
 8008766:	4845      	ldr	r0, [pc, #276]	; (800887c <__multiply+0x150>)
 8008768:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800876c:	f000 fc8c 	bl	8009088 <__assert_func>
 8008770:	f100 0514 	add.w	r5, r0, #20
 8008774:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008778:	462b      	mov	r3, r5
 800877a:	2200      	movs	r2, #0
 800877c:	4543      	cmp	r3, r8
 800877e:	d321      	bcc.n	80087c4 <__multiply+0x98>
 8008780:	f104 0314 	add.w	r3, r4, #20
 8008784:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008788:	f109 0314 	add.w	r3, r9, #20
 800878c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008790:	9202      	str	r2, [sp, #8]
 8008792:	1b3a      	subs	r2, r7, r4
 8008794:	3a15      	subs	r2, #21
 8008796:	f022 0203 	bic.w	r2, r2, #3
 800879a:	3204      	adds	r2, #4
 800879c:	f104 0115 	add.w	r1, r4, #21
 80087a0:	428f      	cmp	r7, r1
 80087a2:	bf38      	it	cc
 80087a4:	2204      	movcc	r2, #4
 80087a6:	9201      	str	r2, [sp, #4]
 80087a8:	9a02      	ldr	r2, [sp, #8]
 80087aa:	9303      	str	r3, [sp, #12]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d80c      	bhi.n	80087ca <__multiply+0x9e>
 80087b0:	2e00      	cmp	r6, #0
 80087b2:	dd03      	ble.n	80087bc <__multiply+0x90>
 80087b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d05b      	beq.n	8008874 <__multiply+0x148>
 80087bc:	6106      	str	r6, [r0, #16]
 80087be:	b005      	add	sp, #20
 80087c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c4:	f843 2b04 	str.w	r2, [r3], #4
 80087c8:	e7d8      	b.n	800877c <__multiply+0x50>
 80087ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80087ce:	f1ba 0f00 	cmp.w	sl, #0
 80087d2:	d024      	beq.n	800881e <__multiply+0xf2>
 80087d4:	f104 0e14 	add.w	lr, r4, #20
 80087d8:	46a9      	mov	r9, r5
 80087da:	f04f 0c00 	mov.w	ip, #0
 80087de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80087e2:	f8d9 1000 	ldr.w	r1, [r9]
 80087e6:	fa1f fb82 	uxth.w	fp, r2
 80087ea:	b289      	uxth	r1, r1
 80087ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80087f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80087f4:	f8d9 2000 	ldr.w	r2, [r9]
 80087f8:	4461      	add	r1, ip
 80087fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8008802:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008806:	b289      	uxth	r1, r1
 8008808:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800880c:	4577      	cmp	r7, lr
 800880e:	f849 1b04 	str.w	r1, [r9], #4
 8008812:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008816:	d8e2      	bhi.n	80087de <__multiply+0xb2>
 8008818:	9a01      	ldr	r2, [sp, #4]
 800881a:	f845 c002 	str.w	ip, [r5, r2]
 800881e:	9a03      	ldr	r2, [sp, #12]
 8008820:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008824:	3304      	adds	r3, #4
 8008826:	f1b9 0f00 	cmp.w	r9, #0
 800882a:	d021      	beq.n	8008870 <__multiply+0x144>
 800882c:	6829      	ldr	r1, [r5, #0]
 800882e:	f104 0c14 	add.w	ip, r4, #20
 8008832:	46ae      	mov	lr, r5
 8008834:	f04f 0a00 	mov.w	sl, #0
 8008838:	f8bc b000 	ldrh.w	fp, [ip]
 800883c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008840:	fb09 220b 	mla	r2, r9, fp, r2
 8008844:	4452      	add	r2, sl
 8008846:	b289      	uxth	r1, r1
 8008848:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800884c:	f84e 1b04 	str.w	r1, [lr], #4
 8008850:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008854:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008858:	f8be 1000 	ldrh.w	r1, [lr]
 800885c:	fb09 110a 	mla	r1, r9, sl, r1
 8008860:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008864:	4567      	cmp	r7, ip
 8008866:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800886a:	d8e5      	bhi.n	8008838 <__multiply+0x10c>
 800886c:	9a01      	ldr	r2, [sp, #4]
 800886e:	50a9      	str	r1, [r5, r2]
 8008870:	3504      	adds	r5, #4
 8008872:	e799      	b.n	80087a8 <__multiply+0x7c>
 8008874:	3e01      	subs	r6, #1
 8008876:	e79b      	b.n	80087b0 <__multiply+0x84>
 8008878:	08009848 	.word	0x08009848
 800887c:	08009859 	.word	0x08009859

08008880 <__pow5mult>:
 8008880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008884:	4615      	mov	r5, r2
 8008886:	f012 0203 	ands.w	r2, r2, #3
 800888a:	4606      	mov	r6, r0
 800888c:	460f      	mov	r7, r1
 800888e:	d007      	beq.n	80088a0 <__pow5mult+0x20>
 8008890:	4c25      	ldr	r4, [pc, #148]	; (8008928 <__pow5mult+0xa8>)
 8008892:	3a01      	subs	r2, #1
 8008894:	2300      	movs	r3, #0
 8008896:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800889a:	f7ff fe9d 	bl	80085d8 <__multadd>
 800889e:	4607      	mov	r7, r0
 80088a0:	10ad      	asrs	r5, r5, #2
 80088a2:	d03d      	beq.n	8008920 <__pow5mult+0xa0>
 80088a4:	69f4      	ldr	r4, [r6, #28]
 80088a6:	b97c      	cbnz	r4, 80088c8 <__pow5mult+0x48>
 80088a8:	2010      	movs	r0, #16
 80088aa:	f7ff fd7f 	bl	80083ac <malloc>
 80088ae:	4602      	mov	r2, r0
 80088b0:	61f0      	str	r0, [r6, #28]
 80088b2:	b928      	cbnz	r0, 80088c0 <__pow5mult+0x40>
 80088b4:	4b1d      	ldr	r3, [pc, #116]	; (800892c <__pow5mult+0xac>)
 80088b6:	481e      	ldr	r0, [pc, #120]	; (8008930 <__pow5mult+0xb0>)
 80088b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80088bc:	f000 fbe4 	bl	8009088 <__assert_func>
 80088c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088c4:	6004      	str	r4, [r0, #0]
 80088c6:	60c4      	str	r4, [r0, #12]
 80088c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80088cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088d0:	b94c      	cbnz	r4, 80088e6 <__pow5mult+0x66>
 80088d2:	f240 2171 	movw	r1, #625	; 0x271
 80088d6:	4630      	mov	r0, r6
 80088d8:	f7ff ff12 	bl	8008700 <__i2b>
 80088dc:	2300      	movs	r3, #0
 80088de:	f8c8 0008 	str.w	r0, [r8, #8]
 80088e2:	4604      	mov	r4, r0
 80088e4:	6003      	str	r3, [r0, #0]
 80088e6:	f04f 0900 	mov.w	r9, #0
 80088ea:	07eb      	lsls	r3, r5, #31
 80088ec:	d50a      	bpl.n	8008904 <__pow5mult+0x84>
 80088ee:	4639      	mov	r1, r7
 80088f0:	4622      	mov	r2, r4
 80088f2:	4630      	mov	r0, r6
 80088f4:	f7ff ff1a 	bl	800872c <__multiply>
 80088f8:	4639      	mov	r1, r7
 80088fa:	4680      	mov	r8, r0
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff fe49 	bl	8008594 <_Bfree>
 8008902:	4647      	mov	r7, r8
 8008904:	106d      	asrs	r5, r5, #1
 8008906:	d00b      	beq.n	8008920 <__pow5mult+0xa0>
 8008908:	6820      	ldr	r0, [r4, #0]
 800890a:	b938      	cbnz	r0, 800891c <__pow5mult+0x9c>
 800890c:	4622      	mov	r2, r4
 800890e:	4621      	mov	r1, r4
 8008910:	4630      	mov	r0, r6
 8008912:	f7ff ff0b 	bl	800872c <__multiply>
 8008916:	6020      	str	r0, [r4, #0]
 8008918:	f8c0 9000 	str.w	r9, [r0]
 800891c:	4604      	mov	r4, r0
 800891e:	e7e4      	b.n	80088ea <__pow5mult+0x6a>
 8008920:	4638      	mov	r0, r7
 8008922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008926:	bf00      	nop
 8008928:	080099a8 	.word	0x080099a8
 800892c:	080097d9 	.word	0x080097d9
 8008930:	08009859 	.word	0x08009859

08008934 <__lshift>:
 8008934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008938:	460c      	mov	r4, r1
 800893a:	6849      	ldr	r1, [r1, #4]
 800893c:	6923      	ldr	r3, [r4, #16]
 800893e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008942:	68a3      	ldr	r3, [r4, #8]
 8008944:	4607      	mov	r7, r0
 8008946:	4691      	mov	r9, r2
 8008948:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800894c:	f108 0601 	add.w	r6, r8, #1
 8008950:	42b3      	cmp	r3, r6
 8008952:	db0b      	blt.n	800896c <__lshift+0x38>
 8008954:	4638      	mov	r0, r7
 8008956:	f7ff fddd 	bl	8008514 <_Balloc>
 800895a:	4605      	mov	r5, r0
 800895c:	b948      	cbnz	r0, 8008972 <__lshift+0x3e>
 800895e:	4602      	mov	r2, r0
 8008960:	4b28      	ldr	r3, [pc, #160]	; (8008a04 <__lshift+0xd0>)
 8008962:	4829      	ldr	r0, [pc, #164]	; (8008a08 <__lshift+0xd4>)
 8008964:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008968:	f000 fb8e 	bl	8009088 <__assert_func>
 800896c:	3101      	adds	r1, #1
 800896e:	005b      	lsls	r3, r3, #1
 8008970:	e7ee      	b.n	8008950 <__lshift+0x1c>
 8008972:	2300      	movs	r3, #0
 8008974:	f100 0114 	add.w	r1, r0, #20
 8008978:	f100 0210 	add.w	r2, r0, #16
 800897c:	4618      	mov	r0, r3
 800897e:	4553      	cmp	r3, sl
 8008980:	db33      	blt.n	80089ea <__lshift+0xb6>
 8008982:	6920      	ldr	r0, [r4, #16]
 8008984:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008988:	f104 0314 	add.w	r3, r4, #20
 800898c:	f019 091f 	ands.w	r9, r9, #31
 8008990:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008994:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008998:	d02b      	beq.n	80089f2 <__lshift+0xbe>
 800899a:	f1c9 0e20 	rsb	lr, r9, #32
 800899e:	468a      	mov	sl, r1
 80089a0:	2200      	movs	r2, #0
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	fa00 f009 	lsl.w	r0, r0, r9
 80089a8:	4310      	orrs	r0, r2
 80089aa:	f84a 0b04 	str.w	r0, [sl], #4
 80089ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80089b2:	459c      	cmp	ip, r3
 80089b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80089b8:	d8f3      	bhi.n	80089a2 <__lshift+0x6e>
 80089ba:	ebac 0304 	sub.w	r3, ip, r4
 80089be:	3b15      	subs	r3, #21
 80089c0:	f023 0303 	bic.w	r3, r3, #3
 80089c4:	3304      	adds	r3, #4
 80089c6:	f104 0015 	add.w	r0, r4, #21
 80089ca:	4584      	cmp	ip, r0
 80089cc:	bf38      	it	cc
 80089ce:	2304      	movcc	r3, #4
 80089d0:	50ca      	str	r2, [r1, r3]
 80089d2:	b10a      	cbz	r2, 80089d8 <__lshift+0xa4>
 80089d4:	f108 0602 	add.w	r6, r8, #2
 80089d8:	3e01      	subs	r6, #1
 80089da:	4638      	mov	r0, r7
 80089dc:	612e      	str	r6, [r5, #16]
 80089de:	4621      	mov	r1, r4
 80089e0:	f7ff fdd8 	bl	8008594 <_Bfree>
 80089e4:	4628      	mov	r0, r5
 80089e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80089ee:	3301      	adds	r3, #1
 80089f0:	e7c5      	b.n	800897e <__lshift+0x4a>
 80089f2:	3904      	subs	r1, #4
 80089f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80089f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80089fc:	459c      	cmp	ip, r3
 80089fe:	d8f9      	bhi.n	80089f4 <__lshift+0xc0>
 8008a00:	e7ea      	b.n	80089d8 <__lshift+0xa4>
 8008a02:	bf00      	nop
 8008a04:	08009848 	.word	0x08009848
 8008a08:	08009859 	.word	0x08009859

08008a0c <__mcmp>:
 8008a0c:	b530      	push	{r4, r5, lr}
 8008a0e:	6902      	ldr	r2, [r0, #16]
 8008a10:	690c      	ldr	r4, [r1, #16]
 8008a12:	1b12      	subs	r2, r2, r4
 8008a14:	d10e      	bne.n	8008a34 <__mcmp+0x28>
 8008a16:	f100 0314 	add.w	r3, r0, #20
 8008a1a:	3114      	adds	r1, #20
 8008a1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a2c:	42a5      	cmp	r5, r4
 8008a2e:	d003      	beq.n	8008a38 <__mcmp+0x2c>
 8008a30:	d305      	bcc.n	8008a3e <__mcmp+0x32>
 8008a32:	2201      	movs	r2, #1
 8008a34:	4610      	mov	r0, r2
 8008a36:	bd30      	pop	{r4, r5, pc}
 8008a38:	4283      	cmp	r3, r0
 8008a3a:	d3f3      	bcc.n	8008a24 <__mcmp+0x18>
 8008a3c:	e7fa      	b.n	8008a34 <__mcmp+0x28>
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a42:	e7f7      	b.n	8008a34 <__mcmp+0x28>

08008a44 <__mdiff>:
 8008a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a48:	460c      	mov	r4, r1
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	4620      	mov	r0, r4
 8008a50:	4690      	mov	r8, r2
 8008a52:	f7ff ffdb 	bl	8008a0c <__mcmp>
 8008a56:	1e05      	subs	r5, r0, #0
 8008a58:	d110      	bne.n	8008a7c <__mdiff+0x38>
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7ff fd59 	bl	8008514 <_Balloc>
 8008a62:	b930      	cbnz	r0, 8008a72 <__mdiff+0x2e>
 8008a64:	4b3a      	ldr	r3, [pc, #232]	; (8008b50 <__mdiff+0x10c>)
 8008a66:	4602      	mov	r2, r0
 8008a68:	f240 2137 	movw	r1, #567	; 0x237
 8008a6c:	4839      	ldr	r0, [pc, #228]	; (8008b54 <__mdiff+0x110>)
 8008a6e:	f000 fb0b 	bl	8009088 <__assert_func>
 8008a72:	2301      	movs	r3, #1
 8008a74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7c:	bfa4      	itt	ge
 8008a7e:	4643      	movge	r3, r8
 8008a80:	46a0      	movge	r8, r4
 8008a82:	4630      	mov	r0, r6
 8008a84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a88:	bfa6      	itte	ge
 8008a8a:	461c      	movge	r4, r3
 8008a8c:	2500      	movge	r5, #0
 8008a8e:	2501      	movlt	r5, #1
 8008a90:	f7ff fd40 	bl	8008514 <_Balloc>
 8008a94:	b920      	cbnz	r0, 8008aa0 <__mdiff+0x5c>
 8008a96:	4b2e      	ldr	r3, [pc, #184]	; (8008b50 <__mdiff+0x10c>)
 8008a98:	4602      	mov	r2, r0
 8008a9a:	f240 2145 	movw	r1, #581	; 0x245
 8008a9e:	e7e5      	b.n	8008a6c <__mdiff+0x28>
 8008aa0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008aa4:	6926      	ldr	r6, [r4, #16]
 8008aa6:	60c5      	str	r5, [r0, #12]
 8008aa8:	f104 0914 	add.w	r9, r4, #20
 8008aac:	f108 0514 	add.w	r5, r8, #20
 8008ab0:	f100 0e14 	add.w	lr, r0, #20
 8008ab4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008ab8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008abc:	f108 0210 	add.w	r2, r8, #16
 8008ac0:	46f2      	mov	sl, lr
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ac8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008acc:	fa11 f88b 	uxtah	r8, r1, fp
 8008ad0:	b299      	uxth	r1, r3
 8008ad2:	0c1b      	lsrs	r3, r3, #16
 8008ad4:	eba8 0801 	sub.w	r8, r8, r1
 8008ad8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008adc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008ae0:	fa1f f888 	uxth.w	r8, r8
 8008ae4:	1419      	asrs	r1, r3, #16
 8008ae6:	454e      	cmp	r6, r9
 8008ae8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008aec:	f84a 3b04 	str.w	r3, [sl], #4
 8008af0:	d8e8      	bhi.n	8008ac4 <__mdiff+0x80>
 8008af2:	1b33      	subs	r3, r6, r4
 8008af4:	3b15      	subs	r3, #21
 8008af6:	f023 0303 	bic.w	r3, r3, #3
 8008afa:	3304      	adds	r3, #4
 8008afc:	3415      	adds	r4, #21
 8008afe:	42a6      	cmp	r6, r4
 8008b00:	bf38      	it	cc
 8008b02:	2304      	movcc	r3, #4
 8008b04:	441d      	add	r5, r3
 8008b06:	4473      	add	r3, lr
 8008b08:	469e      	mov	lr, r3
 8008b0a:	462e      	mov	r6, r5
 8008b0c:	4566      	cmp	r6, ip
 8008b0e:	d30e      	bcc.n	8008b2e <__mdiff+0xea>
 8008b10:	f10c 0203 	add.w	r2, ip, #3
 8008b14:	1b52      	subs	r2, r2, r5
 8008b16:	f022 0203 	bic.w	r2, r2, #3
 8008b1a:	3d03      	subs	r5, #3
 8008b1c:	45ac      	cmp	ip, r5
 8008b1e:	bf38      	it	cc
 8008b20:	2200      	movcc	r2, #0
 8008b22:	4413      	add	r3, r2
 8008b24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008b28:	b17a      	cbz	r2, 8008b4a <__mdiff+0x106>
 8008b2a:	6107      	str	r7, [r0, #16]
 8008b2c:	e7a4      	b.n	8008a78 <__mdiff+0x34>
 8008b2e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008b32:	fa11 f288 	uxtah	r2, r1, r8
 8008b36:	1414      	asrs	r4, r2, #16
 8008b38:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008b3c:	b292      	uxth	r2, r2
 8008b3e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008b42:	f84e 2b04 	str.w	r2, [lr], #4
 8008b46:	1421      	asrs	r1, r4, #16
 8008b48:	e7e0      	b.n	8008b0c <__mdiff+0xc8>
 8008b4a:	3f01      	subs	r7, #1
 8008b4c:	e7ea      	b.n	8008b24 <__mdiff+0xe0>
 8008b4e:	bf00      	nop
 8008b50:	08009848 	.word	0x08009848
 8008b54:	08009859 	.word	0x08009859

08008b58 <__d2b>:
 8008b58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b5c:	460f      	mov	r7, r1
 8008b5e:	2101      	movs	r1, #1
 8008b60:	ec59 8b10 	vmov	r8, r9, d0
 8008b64:	4616      	mov	r6, r2
 8008b66:	f7ff fcd5 	bl	8008514 <_Balloc>
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	b930      	cbnz	r0, 8008b7c <__d2b+0x24>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	4b24      	ldr	r3, [pc, #144]	; (8008c04 <__d2b+0xac>)
 8008b72:	4825      	ldr	r0, [pc, #148]	; (8008c08 <__d2b+0xb0>)
 8008b74:	f240 310f 	movw	r1, #783	; 0x30f
 8008b78:	f000 fa86 	bl	8009088 <__assert_func>
 8008b7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b84:	bb2d      	cbnz	r5, 8008bd2 <__d2b+0x7a>
 8008b86:	9301      	str	r3, [sp, #4]
 8008b88:	f1b8 0300 	subs.w	r3, r8, #0
 8008b8c:	d026      	beq.n	8008bdc <__d2b+0x84>
 8008b8e:	4668      	mov	r0, sp
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	f7ff fd87 	bl	80086a4 <__lo0bits>
 8008b96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b9a:	b1e8      	cbz	r0, 8008bd8 <__d2b+0x80>
 8008b9c:	f1c0 0320 	rsb	r3, r0, #32
 8008ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba4:	430b      	orrs	r3, r1
 8008ba6:	40c2      	lsrs	r2, r0
 8008ba8:	6163      	str	r3, [r4, #20]
 8008baa:	9201      	str	r2, [sp, #4]
 8008bac:	9b01      	ldr	r3, [sp, #4]
 8008bae:	61a3      	str	r3, [r4, #24]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	bf14      	ite	ne
 8008bb4:	2202      	movne	r2, #2
 8008bb6:	2201      	moveq	r2, #1
 8008bb8:	6122      	str	r2, [r4, #16]
 8008bba:	b1bd      	cbz	r5, 8008bec <__d2b+0x94>
 8008bbc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008bc0:	4405      	add	r5, r0
 8008bc2:	603d      	str	r5, [r7, #0]
 8008bc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bc8:	6030      	str	r0, [r6, #0]
 8008bca:	4620      	mov	r0, r4
 8008bcc:	b003      	add	sp, #12
 8008bce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bd6:	e7d6      	b.n	8008b86 <__d2b+0x2e>
 8008bd8:	6161      	str	r1, [r4, #20]
 8008bda:	e7e7      	b.n	8008bac <__d2b+0x54>
 8008bdc:	a801      	add	r0, sp, #4
 8008bde:	f7ff fd61 	bl	80086a4 <__lo0bits>
 8008be2:	9b01      	ldr	r3, [sp, #4]
 8008be4:	6163      	str	r3, [r4, #20]
 8008be6:	3020      	adds	r0, #32
 8008be8:	2201      	movs	r2, #1
 8008bea:	e7e5      	b.n	8008bb8 <__d2b+0x60>
 8008bec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008bf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008bf4:	6038      	str	r0, [r7, #0]
 8008bf6:	6918      	ldr	r0, [r3, #16]
 8008bf8:	f7ff fd34 	bl	8008664 <__hi0bits>
 8008bfc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c00:	e7e2      	b.n	8008bc8 <__d2b+0x70>
 8008c02:	bf00      	nop
 8008c04:	08009848 	.word	0x08009848
 8008c08:	08009859 	.word	0x08009859

08008c0c <__ssputs_r>:
 8008c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c10:	688e      	ldr	r6, [r1, #8]
 8008c12:	461f      	mov	r7, r3
 8008c14:	42be      	cmp	r6, r7
 8008c16:	680b      	ldr	r3, [r1, #0]
 8008c18:	4682      	mov	sl, r0
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	4690      	mov	r8, r2
 8008c1e:	d82c      	bhi.n	8008c7a <__ssputs_r+0x6e>
 8008c20:	898a      	ldrh	r2, [r1, #12]
 8008c22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c26:	d026      	beq.n	8008c76 <__ssputs_r+0x6a>
 8008c28:	6965      	ldr	r5, [r4, #20]
 8008c2a:	6909      	ldr	r1, [r1, #16]
 8008c2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c30:	eba3 0901 	sub.w	r9, r3, r1
 8008c34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c38:	1c7b      	adds	r3, r7, #1
 8008c3a:	444b      	add	r3, r9
 8008c3c:	106d      	asrs	r5, r5, #1
 8008c3e:	429d      	cmp	r5, r3
 8008c40:	bf38      	it	cc
 8008c42:	461d      	movcc	r5, r3
 8008c44:	0553      	lsls	r3, r2, #21
 8008c46:	d527      	bpl.n	8008c98 <__ssputs_r+0x8c>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	f7ff fbd7 	bl	80083fc <_malloc_r>
 8008c4e:	4606      	mov	r6, r0
 8008c50:	b360      	cbz	r0, 8008cac <__ssputs_r+0xa0>
 8008c52:	6921      	ldr	r1, [r4, #16]
 8008c54:	464a      	mov	r2, r9
 8008c56:	f000 fa09 	bl	800906c <memcpy>
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c64:	81a3      	strh	r3, [r4, #12]
 8008c66:	6126      	str	r6, [r4, #16]
 8008c68:	6165      	str	r5, [r4, #20]
 8008c6a:	444e      	add	r6, r9
 8008c6c:	eba5 0509 	sub.w	r5, r5, r9
 8008c70:	6026      	str	r6, [r4, #0]
 8008c72:	60a5      	str	r5, [r4, #8]
 8008c74:	463e      	mov	r6, r7
 8008c76:	42be      	cmp	r6, r7
 8008c78:	d900      	bls.n	8008c7c <__ssputs_r+0x70>
 8008c7a:	463e      	mov	r6, r7
 8008c7c:	6820      	ldr	r0, [r4, #0]
 8008c7e:	4632      	mov	r2, r6
 8008c80:	4641      	mov	r1, r8
 8008c82:	f000 f9c9 	bl	8009018 <memmove>
 8008c86:	68a3      	ldr	r3, [r4, #8]
 8008c88:	1b9b      	subs	r3, r3, r6
 8008c8a:	60a3      	str	r3, [r4, #8]
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	4433      	add	r3, r6
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	2000      	movs	r0, #0
 8008c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c98:	462a      	mov	r2, r5
 8008c9a:	f000 fa3b 	bl	8009114 <_realloc_r>
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d1e0      	bne.n	8008c66 <__ssputs_r+0x5a>
 8008ca4:	6921      	ldr	r1, [r4, #16]
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	f7ff fb34 	bl	8008314 <_free_r>
 8008cac:	230c      	movs	r3, #12
 8008cae:	f8ca 3000 	str.w	r3, [sl]
 8008cb2:	89a3      	ldrh	r3, [r4, #12]
 8008cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cb8:	81a3      	strh	r3, [r4, #12]
 8008cba:	f04f 30ff 	mov.w	r0, #4294967295
 8008cbe:	e7e9      	b.n	8008c94 <__ssputs_r+0x88>

08008cc0 <_svfiprintf_r>:
 8008cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc4:	4698      	mov	r8, r3
 8008cc6:	898b      	ldrh	r3, [r1, #12]
 8008cc8:	061b      	lsls	r3, r3, #24
 8008cca:	b09d      	sub	sp, #116	; 0x74
 8008ccc:	4607      	mov	r7, r0
 8008cce:	460d      	mov	r5, r1
 8008cd0:	4614      	mov	r4, r2
 8008cd2:	d50e      	bpl.n	8008cf2 <_svfiprintf_r+0x32>
 8008cd4:	690b      	ldr	r3, [r1, #16]
 8008cd6:	b963      	cbnz	r3, 8008cf2 <_svfiprintf_r+0x32>
 8008cd8:	2140      	movs	r1, #64	; 0x40
 8008cda:	f7ff fb8f 	bl	80083fc <_malloc_r>
 8008cde:	6028      	str	r0, [r5, #0]
 8008ce0:	6128      	str	r0, [r5, #16]
 8008ce2:	b920      	cbnz	r0, 8008cee <_svfiprintf_r+0x2e>
 8008ce4:	230c      	movs	r3, #12
 8008ce6:	603b      	str	r3, [r7, #0]
 8008ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cec:	e0d0      	b.n	8008e90 <_svfiprintf_r+0x1d0>
 8008cee:	2340      	movs	r3, #64	; 0x40
 8008cf0:	616b      	str	r3, [r5, #20]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf6:	2320      	movs	r3, #32
 8008cf8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d00:	2330      	movs	r3, #48	; 0x30
 8008d02:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ea8 <_svfiprintf_r+0x1e8>
 8008d06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d0a:	f04f 0901 	mov.w	r9, #1
 8008d0e:	4623      	mov	r3, r4
 8008d10:	469a      	mov	sl, r3
 8008d12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d16:	b10a      	cbz	r2, 8008d1c <_svfiprintf_r+0x5c>
 8008d18:	2a25      	cmp	r2, #37	; 0x25
 8008d1a:	d1f9      	bne.n	8008d10 <_svfiprintf_r+0x50>
 8008d1c:	ebba 0b04 	subs.w	fp, sl, r4
 8008d20:	d00b      	beq.n	8008d3a <_svfiprintf_r+0x7a>
 8008d22:	465b      	mov	r3, fp
 8008d24:	4622      	mov	r2, r4
 8008d26:	4629      	mov	r1, r5
 8008d28:	4638      	mov	r0, r7
 8008d2a:	f7ff ff6f 	bl	8008c0c <__ssputs_r>
 8008d2e:	3001      	adds	r0, #1
 8008d30:	f000 80a9 	beq.w	8008e86 <_svfiprintf_r+0x1c6>
 8008d34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d36:	445a      	add	r2, fp
 8008d38:	9209      	str	r2, [sp, #36]	; 0x24
 8008d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f000 80a1 	beq.w	8008e86 <_svfiprintf_r+0x1c6>
 8008d44:	2300      	movs	r3, #0
 8008d46:	f04f 32ff 	mov.w	r2, #4294967295
 8008d4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d4e:	f10a 0a01 	add.w	sl, sl, #1
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	9307      	str	r3, [sp, #28]
 8008d56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d5a:	931a      	str	r3, [sp, #104]	; 0x68
 8008d5c:	4654      	mov	r4, sl
 8008d5e:	2205      	movs	r2, #5
 8008d60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d64:	4850      	ldr	r0, [pc, #320]	; (8008ea8 <_svfiprintf_r+0x1e8>)
 8008d66:	f7f7 fa53 	bl	8000210 <memchr>
 8008d6a:	9a04      	ldr	r2, [sp, #16]
 8008d6c:	b9d8      	cbnz	r0, 8008da6 <_svfiprintf_r+0xe6>
 8008d6e:	06d0      	lsls	r0, r2, #27
 8008d70:	bf44      	itt	mi
 8008d72:	2320      	movmi	r3, #32
 8008d74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d78:	0711      	lsls	r1, r2, #28
 8008d7a:	bf44      	itt	mi
 8008d7c:	232b      	movmi	r3, #43	; 0x2b
 8008d7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d82:	f89a 3000 	ldrb.w	r3, [sl]
 8008d86:	2b2a      	cmp	r3, #42	; 0x2a
 8008d88:	d015      	beq.n	8008db6 <_svfiprintf_r+0xf6>
 8008d8a:	9a07      	ldr	r2, [sp, #28]
 8008d8c:	4654      	mov	r4, sl
 8008d8e:	2000      	movs	r0, #0
 8008d90:	f04f 0c0a 	mov.w	ip, #10
 8008d94:	4621      	mov	r1, r4
 8008d96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d9a:	3b30      	subs	r3, #48	; 0x30
 8008d9c:	2b09      	cmp	r3, #9
 8008d9e:	d94d      	bls.n	8008e3c <_svfiprintf_r+0x17c>
 8008da0:	b1b0      	cbz	r0, 8008dd0 <_svfiprintf_r+0x110>
 8008da2:	9207      	str	r2, [sp, #28]
 8008da4:	e014      	b.n	8008dd0 <_svfiprintf_r+0x110>
 8008da6:	eba0 0308 	sub.w	r3, r0, r8
 8008daa:	fa09 f303 	lsl.w	r3, r9, r3
 8008dae:	4313      	orrs	r3, r2
 8008db0:	9304      	str	r3, [sp, #16]
 8008db2:	46a2      	mov	sl, r4
 8008db4:	e7d2      	b.n	8008d5c <_svfiprintf_r+0x9c>
 8008db6:	9b03      	ldr	r3, [sp, #12]
 8008db8:	1d19      	adds	r1, r3, #4
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	9103      	str	r1, [sp, #12]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	bfbb      	ittet	lt
 8008dc2:	425b      	neglt	r3, r3
 8008dc4:	f042 0202 	orrlt.w	r2, r2, #2
 8008dc8:	9307      	strge	r3, [sp, #28]
 8008dca:	9307      	strlt	r3, [sp, #28]
 8008dcc:	bfb8      	it	lt
 8008dce:	9204      	strlt	r2, [sp, #16]
 8008dd0:	7823      	ldrb	r3, [r4, #0]
 8008dd2:	2b2e      	cmp	r3, #46	; 0x2e
 8008dd4:	d10c      	bne.n	8008df0 <_svfiprintf_r+0x130>
 8008dd6:	7863      	ldrb	r3, [r4, #1]
 8008dd8:	2b2a      	cmp	r3, #42	; 0x2a
 8008dda:	d134      	bne.n	8008e46 <_svfiprintf_r+0x186>
 8008ddc:	9b03      	ldr	r3, [sp, #12]
 8008dde:	1d1a      	adds	r2, r3, #4
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	9203      	str	r2, [sp, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	bfb8      	it	lt
 8008de8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008dec:	3402      	adds	r4, #2
 8008dee:	9305      	str	r3, [sp, #20]
 8008df0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008eb8 <_svfiprintf_r+0x1f8>
 8008df4:	7821      	ldrb	r1, [r4, #0]
 8008df6:	2203      	movs	r2, #3
 8008df8:	4650      	mov	r0, sl
 8008dfa:	f7f7 fa09 	bl	8000210 <memchr>
 8008dfe:	b138      	cbz	r0, 8008e10 <_svfiprintf_r+0x150>
 8008e00:	9b04      	ldr	r3, [sp, #16]
 8008e02:	eba0 000a 	sub.w	r0, r0, sl
 8008e06:	2240      	movs	r2, #64	; 0x40
 8008e08:	4082      	lsls	r2, r0
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	3401      	adds	r4, #1
 8008e0e:	9304      	str	r3, [sp, #16]
 8008e10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e14:	4825      	ldr	r0, [pc, #148]	; (8008eac <_svfiprintf_r+0x1ec>)
 8008e16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e1a:	2206      	movs	r2, #6
 8008e1c:	f7f7 f9f8 	bl	8000210 <memchr>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d038      	beq.n	8008e96 <_svfiprintf_r+0x1d6>
 8008e24:	4b22      	ldr	r3, [pc, #136]	; (8008eb0 <_svfiprintf_r+0x1f0>)
 8008e26:	bb1b      	cbnz	r3, 8008e70 <_svfiprintf_r+0x1b0>
 8008e28:	9b03      	ldr	r3, [sp, #12]
 8008e2a:	3307      	adds	r3, #7
 8008e2c:	f023 0307 	bic.w	r3, r3, #7
 8008e30:	3308      	adds	r3, #8
 8008e32:	9303      	str	r3, [sp, #12]
 8008e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e36:	4433      	add	r3, r6
 8008e38:	9309      	str	r3, [sp, #36]	; 0x24
 8008e3a:	e768      	b.n	8008d0e <_svfiprintf_r+0x4e>
 8008e3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e40:	460c      	mov	r4, r1
 8008e42:	2001      	movs	r0, #1
 8008e44:	e7a6      	b.n	8008d94 <_svfiprintf_r+0xd4>
 8008e46:	2300      	movs	r3, #0
 8008e48:	3401      	adds	r4, #1
 8008e4a:	9305      	str	r3, [sp, #20]
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	f04f 0c0a 	mov.w	ip, #10
 8008e52:	4620      	mov	r0, r4
 8008e54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e58:	3a30      	subs	r2, #48	; 0x30
 8008e5a:	2a09      	cmp	r2, #9
 8008e5c:	d903      	bls.n	8008e66 <_svfiprintf_r+0x1a6>
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d0c6      	beq.n	8008df0 <_svfiprintf_r+0x130>
 8008e62:	9105      	str	r1, [sp, #20]
 8008e64:	e7c4      	b.n	8008df0 <_svfiprintf_r+0x130>
 8008e66:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e7f0      	b.n	8008e52 <_svfiprintf_r+0x192>
 8008e70:	ab03      	add	r3, sp, #12
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	462a      	mov	r2, r5
 8008e76:	4b0f      	ldr	r3, [pc, #60]	; (8008eb4 <_svfiprintf_r+0x1f4>)
 8008e78:	a904      	add	r1, sp, #16
 8008e7a:	4638      	mov	r0, r7
 8008e7c:	f7fd fe64 	bl	8006b48 <_printf_float>
 8008e80:	1c42      	adds	r2, r0, #1
 8008e82:	4606      	mov	r6, r0
 8008e84:	d1d6      	bne.n	8008e34 <_svfiprintf_r+0x174>
 8008e86:	89ab      	ldrh	r3, [r5, #12]
 8008e88:	065b      	lsls	r3, r3, #25
 8008e8a:	f53f af2d 	bmi.w	8008ce8 <_svfiprintf_r+0x28>
 8008e8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e90:	b01d      	add	sp, #116	; 0x74
 8008e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e96:	ab03      	add	r3, sp, #12
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	462a      	mov	r2, r5
 8008e9c:	4b05      	ldr	r3, [pc, #20]	; (8008eb4 <_svfiprintf_r+0x1f4>)
 8008e9e:	a904      	add	r1, sp, #16
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	f7fe f8f5 	bl	8007090 <_printf_i>
 8008ea6:	e7eb      	b.n	8008e80 <_svfiprintf_r+0x1c0>
 8008ea8:	080099b4 	.word	0x080099b4
 8008eac:	080099be 	.word	0x080099be
 8008eb0:	08006b49 	.word	0x08006b49
 8008eb4:	08008c0d 	.word	0x08008c0d
 8008eb8:	080099ba 	.word	0x080099ba

08008ebc <__sflush_r>:
 8008ebc:	898a      	ldrh	r2, [r1, #12]
 8008ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	0710      	lsls	r0, r2, #28
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	d458      	bmi.n	8008f7c <__sflush_r+0xc0>
 8008eca:	684b      	ldr	r3, [r1, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	dc05      	bgt.n	8008edc <__sflush_r+0x20>
 8008ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	dc02      	bgt.n	8008edc <__sflush_r+0x20>
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ede:	2e00      	cmp	r6, #0
 8008ee0:	d0f9      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ee8:	682f      	ldr	r7, [r5, #0]
 8008eea:	6a21      	ldr	r1, [r4, #32]
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	d032      	beq.n	8008f56 <__sflush_r+0x9a>
 8008ef0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	075a      	lsls	r2, r3, #29
 8008ef6:	d505      	bpl.n	8008f04 <__sflush_r+0x48>
 8008ef8:	6863      	ldr	r3, [r4, #4]
 8008efa:	1ac0      	subs	r0, r0, r3
 8008efc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008efe:	b10b      	cbz	r3, 8008f04 <__sflush_r+0x48>
 8008f00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f02:	1ac0      	subs	r0, r0, r3
 8008f04:	2300      	movs	r3, #0
 8008f06:	4602      	mov	r2, r0
 8008f08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f0a:	6a21      	ldr	r1, [r4, #32]
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	47b0      	blx	r6
 8008f10:	1c43      	adds	r3, r0, #1
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	d106      	bne.n	8008f24 <__sflush_r+0x68>
 8008f16:	6829      	ldr	r1, [r5, #0]
 8008f18:	291d      	cmp	r1, #29
 8008f1a:	d82b      	bhi.n	8008f74 <__sflush_r+0xb8>
 8008f1c:	4a29      	ldr	r2, [pc, #164]	; (8008fc4 <__sflush_r+0x108>)
 8008f1e:	410a      	asrs	r2, r1
 8008f20:	07d6      	lsls	r6, r2, #31
 8008f22:	d427      	bmi.n	8008f74 <__sflush_r+0xb8>
 8008f24:	2200      	movs	r2, #0
 8008f26:	6062      	str	r2, [r4, #4]
 8008f28:	04d9      	lsls	r1, r3, #19
 8008f2a:	6922      	ldr	r2, [r4, #16]
 8008f2c:	6022      	str	r2, [r4, #0]
 8008f2e:	d504      	bpl.n	8008f3a <__sflush_r+0x7e>
 8008f30:	1c42      	adds	r2, r0, #1
 8008f32:	d101      	bne.n	8008f38 <__sflush_r+0x7c>
 8008f34:	682b      	ldr	r3, [r5, #0]
 8008f36:	b903      	cbnz	r3, 8008f3a <__sflush_r+0x7e>
 8008f38:	6560      	str	r0, [r4, #84]	; 0x54
 8008f3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f3c:	602f      	str	r7, [r5, #0]
 8008f3e:	2900      	cmp	r1, #0
 8008f40:	d0c9      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008f42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f46:	4299      	cmp	r1, r3
 8008f48:	d002      	beq.n	8008f50 <__sflush_r+0x94>
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f7ff f9e2 	bl	8008314 <_free_r>
 8008f50:	2000      	movs	r0, #0
 8008f52:	6360      	str	r0, [r4, #52]	; 0x34
 8008f54:	e7c0      	b.n	8008ed8 <__sflush_r+0x1c>
 8008f56:	2301      	movs	r3, #1
 8008f58:	4628      	mov	r0, r5
 8008f5a:	47b0      	blx	r6
 8008f5c:	1c41      	adds	r1, r0, #1
 8008f5e:	d1c8      	bne.n	8008ef2 <__sflush_r+0x36>
 8008f60:	682b      	ldr	r3, [r5, #0]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d0c5      	beq.n	8008ef2 <__sflush_r+0x36>
 8008f66:	2b1d      	cmp	r3, #29
 8008f68:	d001      	beq.n	8008f6e <__sflush_r+0xb2>
 8008f6a:	2b16      	cmp	r3, #22
 8008f6c:	d101      	bne.n	8008f72 <__sflush_r+0xb6>
 8008f6e:	602f      	str	r7, [r5, #0]
 8008f70:	e7b1      	b.n	8008ed6 <__sflush_r+0x1a>
 8008f72:	89a3      	ldrh	r3, [r4, #12]
 8008f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f78:	81a3      	strh	r3, [r4, #12]
 8008f7a:	e7ad      	b.n	8008ed8 <__sflush_r+0x1c>
 8008f7c:	690f      	ldr	r7, [r1, #16]
 8008f7e:	2f00      	cmp	r7, #0
 8008f80:	d0a9      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008f82:	0793      	lsls	r3, r2, #30
 8008f84:	680e      	ldr	r6, [r1, #0]
 8008f86:	bf08      	it	eq
 8008f88:	694b      	ldreq	r3, [r1, #20]
 8008f8a:	600f      	str	r7, [r1, #0]
 8008f8c:	bf18      	it	ne
 8008f8e:	2300      	movne	r3, #0
 8008f90:	eba6 0807 	sub.w	r8, r6, r7
 8008f94:	608b      	str	r3, [r1, #8]
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	dd9c      	ble.n	8008ed6 <__sflush_r+0x1a>
 8008f9c:	6a21      	ldr	r1, [r4, #32]
 8008f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fa0:	4643      	mov	r3, r8
 8008fa2:	463a      	mov	r2, r7
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	47b0      	blx	r6
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	dc06      	bgt.n	8008fba <__sflush_r+0xfe>
 8008fac:	89a3      	ldrh	r3, [r4, #12]
 8008fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fb2:	81a3      	strh	r3, [r4, #12]
 8008fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb8:	e78e      	b.n	8008ed8 <__sflush_r+0x1c>
 8008fba:	4407      	add	r7, r0
 8008fbc:	eba8 0800 	sub.w	r8, r8, r0
 8008fc0:	e7e9      	b.n	8008f96 <__sflush_r+0xda>
 8008fc2:	bf00      	nop
 8008fc4:	dfbffffe 	.word	0xdfbffffe

08008fc8 <_fflush_r>:
 8008fc8:	b538      	push	{r3, r4, r5, lr}
 8008fca:	690b      	ldr	r3, [r1, #16]
 8008fcc:	4605      	mov	r5, r0
 8008fce:	460c      	mov	r4, r1
 8008fd0:	b913      	cbnz	r3, 8008fd8 <_fflush_r+0x10>
 8008fd2:	2500      	movs	r5, #0
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	b118      	cbz	r0, 8008fe2 <_fflush_r+0x1a>
 8008fda:	6a03      	ldr	r3, [r0, #32]
 8008fdc:	b90b      	cbnz	r3, 8008fe2 <_fflush_r+0x1a>
 8008fde:	f7fe fa05 	bl	80073ec <__sinit>
 8008fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d0f3      	beq.n	8008fd2 <_fflush_r+0xa>
 8008fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fec:	07d0      	lsls	r0, r2, #31
 8008fee:	d404      	bmi.n	8008ffa <_fflush_r+0x32>
 8008ff0:	0599      	lsls	r1, r3, #22
 8008ff2:	d402      	bmi.n	8008ffa <_fflush_r+0x32>
 8008ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ff6:	f7fe fb10 	bl	800761a <__retarget_lock_acquire_recursive>
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	f7ff ff5d 	bl	8008ebc <__sflush_r>
 8009002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009004:	07da      	lsls	r2, r3, #31
 8009006:	4605      	mov	r5, r0
 8009008:	d4e4      	bmi.n	8008fd4 <_fflush_r+0xc>
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	059b      	lsls	r3, r3, #22
 800900e:	d4e1      	bmi.n	8008fd4 <_fflush_r+0xc>
 8009010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009012:	f7fe fb03 	bl	800761c <__retarget_lock_release_recursive>
 8009016:	e7dd      	b.n	8008fd4 <_fflush_r+0xc>

08009018 <memmove>:
 8009018:	4288      	cmp	r0, r1
 800901a:	b510      	push	{r4, lr}
 800901c:	eb01 0402 	add.w	r4, r1, r2
 8009020:	d902      	bls.n	8009028 <memmove+0x10>
 8009022:	4284      	cmp	r4, r0
 8009024:	4623      	mov	r3, r4
 8009026:	d807      	bhi.n	8009038 <memmove+0x20>
 8009028:	1e43      	subs	r3, r0, #1
 800902a:	42a1      	cmp	r1, r4
 800902c:	d008      	beq.n	8009040 <memmove+0x28>
 800902e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009032:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009036:	e7f8      	b.n	800902a <memmove+0x12>
 8009038:	4402      	add	r2, r0
 800903a:	4601      	mov	r1, r0
 800903c:	428a      	cmp	r2, r1
 800903e:	d100      	bne.n	8009042 <memmove+0x2a>
 8009040:	bd10      	pop	{r4, pc}
 8009042:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009046:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800904a:	e7f7      	b.n	800903c <memmove+0x24>

0800904c <_sbrk_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d06      	ldr	r5, [pc, #24]	; (8009068 <_sbrk_r+0x1c>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	f7f9 fd68 	bl	8002b2c <_sbrk>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_sbrk_r+0x1a>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_sbrk_r+0x1a>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20000580 	.word	0x20000580

0800906c <memcpy>:
 800906c:	440a      	add	r2, r1
 800906e:	4291      	cmp	r1, r2
 8009070:	f100 33ff 	add.w	r3, r0, #4294967295
 8009074:	d100      	bne.n	8009078 <memcpy+0xc>
 8009076:	4770      	bx	lr
 8009078:	b510      	push	{r4, lr}
 800907a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800907e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009082:	4291      	cmp	r1, r2
 8009084:	d1f9      	bne.n	800907a <memcpy+0xe>
 8009086:	bd10      	pop	{r4, pc}

08009088 <__assert_func>:
 8009088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800908a:	4614      	mov	r4, r2
 800908c:	461a      	mov	r2, r3
 800908e:	4b09      	ldr	r3, [pc, #36]	; (80090b4 <__assert_func+0x2c>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4605      	mov	r5, r0
 8009094:	68d8      	ldr	r0, [r3, #12]
 8009096:	b14c      	cbz	r4, 80090ac <__assert_func+0x24>
 8009098:	4b07      	ldr	r3, [pc, #28]	; (80090b8 <__assert_func+0x30>)
 800909a:	9100      	str	r1, [sp, #0]
 800909c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80090a0:	4906      	ldr	r1, [pc, #24]	; (80090bc <__assert_func+0x34>)
 80090a2:	462b      	mov	r3, r5
 80090a4:	f000 f872 	bl	800918c <fiprintf>
 80090a8:	f000 f882 	bl	80091b0 <abort>
 80090ac:	4b04      	ldr	r3, [pc, #16]	; (80090c0 <__assert_func+0x38>)
 80090ae:	461c      	mov	r4, r3
 80090b0:	e7f3      	b.n	800909a <__assert_func+0x12>
 80090b2:	bf00      	nop
 80090b4:	20000064 	.word	0x20000064
 80090b8:	080099cf 	.word	0x080099cf
 80090bc:	080099dc 	.word	0x080099dc
 80090c0:	08009a0a 	.word	0x08009a0a

080090c4 <_calloc_r>:
 80090c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090c6:	fba1 2402 	umull	r2, r4, r1, r2
 80090ca:	b94c      	cbnz	r4, 80090e0 <_calloc_r+0x1c>
 80090cc:	4611      	mov	r1, r2
 80090ce:	9201      	str	r2, [sp, #4]
 80090d0:	f7ff f994 	bl	80083fc <_malloc_r>
 80090d4:	9a01      	ldr	r2, [sp, #4]
 80090d6:	4605      	mov	r5, r0
 80090d8:	b930      	cbnz	r0, 80090e8 <_calloc_r+0x24>
 80090da:	4628      	mov	r0, r5
 80090dc:	b003      	add	sp, #12
 80090de:	bd30      	pop	{r4, r5, pc}
 80090e0:	220c      	movs	r2, #12
 80090e2:	6002      	str	r2, [r0, #0]
 80090e4:	2500      	movs	r5, #0
 80090e6:	e7f8      	b.n	80090da <_calloc_r+0x16>
 80090e8:	4621      	mov	r1, r4
 80090ea:	f7fe fa18 	bl	800751e <memset>
 80090ee:	e7f4      	b.n	80090da <_calloc_r+0x16>

080090f0 <__ascii_mbtowc>:
 80090f0:	b082      	sub	sp, #8
 80090f2:	b901      	cbnz	r1, 80090f6 <__ascii_mbtowc+0x6>
 80090f4:	a901      	add	r1, sp, #4
 80090f6:	b142      	cbz	r2, 800910a <__ascii_mbtowc+0x1a>
 80090f8:	b14b      	cbz	r3, 800910e <__ascii_mbtowc+0x1e>
 80090fa:	7813      	ldrb	r3, [r2, #0]
 80090fc:	600b      	str	r3, [r1, #0]
 80090fe:	7812      	ldrb	r2, [r2, #0]
 8009100:	1e10      	subs	r0, r2, #0
 8009102:	bf18      	it	ne
 8009104:	2001      	movne	r0, #1
 8009106:	b002      	add	sp, #8
 8009108:	4770      	bx	lr
 800910a:	4610      	mov	r0, r2
 800910c:	e7fb      	b.n	8009106 <__ascii_mbtowc+0x16>
 800910e:	f06f 0001 	mvn.w	r0, #1
 8009112:	e7f8      	b.n	8009106 <__ascii_mbtowc+0x16>

08009114 <_realloc_r>:
 8009114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009118:	4680      	mov	r8, r0
 800911a:	4614      	mov	r4, r2
 800911c:	460e      	mov	r6, r1
 800911e:	b921      	cbnz	r1, 800912a <_realloc_r+0x16>
 8009120:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009124:	4611      	mov	r1, r2
 8009126:	f7ff b969 	b.w	80083fc <_malloc_r>
 800912a:	b92a      	cbnz	r2, 8009138 <_realloc_r+0x24>
 800912c:	f7ff f8f2 	bl	8008314 <_free_r>
 8009130:	4625      	mov	r5, r4
 8009132:	4628      	mov	r0, r5
 8009134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009138:	f000 f841 	bl	80091be <_malloc_usable_size_r>
 800913c:	4284      	cmp	r4, r0
 800913e:	4607      	mov	r7, r0
 8009140:	d802      	bhi.n	8009148 <_realloc_r+0x34>
 8009142:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009146:	d812      	bhi.n	800916e <_realloc_r+0x5a>
 8009148:	4621      	mov	r1, r4
 800914a:	4640      	mov	r0, r8
 800914c:	f7ff f956 	bl	80083fc <_malloc_r>
 8009150:	4605      	mov	r5, r0
 8009152:	2800      	cmp	r0, #0
 8009154:	d0ed      	beq.n	8009132 <_realloc_r+0x1e>
 8009156:	42bc      	cmp	r4, r7
 8009158:	4622      	mov	r2, r4
 800915a:	4631      	mov	r1, r6
 800915c:	bf28      	it	cs
 800915e:	463a      	movcs	r2, r7
 8009160:	f7ff ff84 	bl	800906c <memcpy>
 8009164:	4631      	mov	r1, r6
 8009166:	4640      	mov	r0, r8
 8009168:	f7ff f8d4 	bl	8008314 <_free_r>
 800916c:	e7e1      	b.n	8009132 <_realloc_r+0x1e>
 800916e:	4635      	mov	r5, r6
 8009170:	e7df      	b.n	8009132 <_realloc_r+0x1e>

08009172 <__ascii_wctomb>:
 8009172:	b149      	cbz	r1, 8009188 <__ascii_wctomb+0x16>
 8009174:	2aff      	cmp	r2, #255	; 0xff
 8009176:	bf85      	ittet	hi
 8009178:	238a      	movhi	r3, #138	; 0x8a
 800917a:	6003      	strhi	r3, [r0, #0]
 800917c:	700a      	strbls	r2, [r1, #0]
 800917e:	f04f 30ff 	movhi.w	r0, #4294967295
 8009182:	bf98      	it	ls
 8009184:	2001      	movls	r0, #1
 8009186:	4770      	bx	lr
 8009188:	4608      	mov	r0, r1
 800918a:	4770      	bx	lr

0800918c <fiprintf>:
 800918c:	b40e      	push	{r1, r2, r3}
 800918e:	b503      	push	{r0, r1, lr}
 8009190:	4601      	mov	r1, r0
 8009192:	ab03      	add	r3, sp, #12
 8009194:	4805      	ldr	r0, [pc, #20]	; (80091ac <fiprintf+0x20>)
 8009196:	f853 2b04 	ldr.w	r2, [r3], #4
 800919a:	6800      	ldr	r0, [r0, #0]
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	f000 f83f 	bl	8009220 <_vfiprintf_r>
 80091a2:	b002      	add	sp, #8
 80091a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091a8:	b003      	add	sp, #12
 80091aa:	4770      	bx	lr
 80091ac:	20000064 	.word	0x20000064

080091b0 <abort>:
 80091b0:	b508      	push	{r3, lr}
 80091b2:	2006      	movs	r0, #6
 80091b4:	f000 fa0c 	bl	80095d0 <raise>
 80091b8:	2001      	movs	r0, #1
 80091ba:	f7f9 fc3f 	bl	8002a3c <_exit>

080091be <_malloc_usable_size_r>:
 80091be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091c2:	1f18      	subs	r0, r3, #4
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	bfbc      	itt	lt
 80091c8:	580b      	ldrlt	r3, [r1, r0]
 80091ca:	18c0      	addlt	r0, r0, r3
 80091cc:	4770      	bx	lr

080091ce <__sfputc_r>:
 80091ce:	6893      	ldr	r3, [r2, #8]
 80091d0:	3b01      	subs	r3, #1
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	b410      	push	{r4}
 80091d6:	6093      	str	r3, [r2, #8]
 80091d8:	da08      	bge.n	80091ec <__sfputc_r+0x1e>
 80091da:	6994      	ldr	r4, [r2, #24]
 80091dc:	42a3      	cmp	r3, r4
 80091de:	db01      	blt.n	80091e4 <__sfputc_r+0x16>
 80091e0:	290a      	cmp	r1, #10
 80091e2:	d103      	bne.n	80091ec <__sfputc_r+0x1e>
 80091e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091e8:	f000 b934 	b.w	8009454 <__swbuf_r>
 80091ec:	6813      	ldr	r3, [r2, #0]
 80091ee:	1c58      	adds	r0, r3, #1
 80091f0:	6010      	str	r0, [r2, #0]
 80091f2:	7019      	strb	r1, [r3, #0]
 80091f4:	4608      	mov	r0, r1
 80091f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <__sfputs_r>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	4606      	mov	r6, r0
 8009200:	460f      	mov	r7, r1
 8009202:	4614      	mov	r4, r2
 8009204:	18d5      	adds	r5, r2, r3
 8009206:	42ac      	cmp	r4, r5
 8009208:	d101      	bne.n	800920e <__sfputs_r+0x12>
 800920a:	2000      	movs	r0, #0
 800920c:	e007      	b.n	800921e <__sfputs_r+0x22>
 800920e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009212:	463a      	mov	r2, r7
 8009214:	4630      	mov	r0, r6
 8009216:	f7ff ffda 	bl	80091ce <__sfputc_r>
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	d1f3      	bne.n	8009206 <__sfputs_r+0xa>
 800921e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009220 <_vfiprintf_r>:
 8009220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009224:	460d      	mov	r5, r1
 8009226:	b09d      	sub	sp, #116	; 0x74
 8009228:	4614      	mov	r4, r2
 800922a:	4698      	mov	r8, r3
 800922c:	4606      	mov	r6, r0
 800922e:	b118      	cbz	r0, 8009238 <_vfiprintf_r+0x18>
 8009230:	6a03      	ldr	r3, [r0, #32]
 8009232:	b90b      	cbnz	r3, 8009238 <_vfiprintf_r+0x18>
 8009234:	f7fe f8da 	bl	80073ec <__sinit>
 8009238:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800923a:	07d9      	lsls	r1, r3, #31
 800923c:	d405      	bmi.n	800924a <_vfiprintf_r+0x2a>
 800923e:	89ab      	ldrh	r3, [r5, #12]
 8009240:	059a      	lsls	r2, r3, #22
 8009242:	d402      	bmi.n	800924a <_vfiprintf_r+0x2a>
 8009244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009246:	f7fe f9e8 	bl	800761a <__retarget_lock_acquire_recursive>
 800924a:	89ab      	ldrh	r3, [r5, #12]
 800924c:	071b      	lsls	r3, r3, #28
 800924e:	d501      	bpl.n	8009254 <_vfiprintf_r+0x34>
 8009250:	692b      	ldr	r3, [r5, #16]
 8009252:	b99b      	cbnz	r3, 800927c <_vfiprintf_r+0x5c>
 8009254:	4629      	mov	r1, r5
 8009256:	4630      	mov	r0, r6
 8009258:	f000 f93a 	bl	80094d0 <__swsetup_r>
 800925c:	b170      	cbz	r0, 800927c <_vfiprintf_r+0x5c>
 800925e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009260:	07dc      	lsls	r4, r3, #31
 8009262:	d504      	bpl.n	800926e <_vfiprintf_r+0x4e>
 8009264:	f04f 30ff 	mov.w	r0, #4294967295
 8009268:	b01d      	add	sp, #116	; 0x74
 800926a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800926e:	89ab      	ldrh	r3, [r5, #12]
 8009270:	0598      	lsls	r0, r3, #22
 8009272:	d4f7      	bmi.n	8009264 <_vfiprintf_r+0x44>
 8009274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009276:	f7fe f9d1 	bl	800761c <__retarget_lock_release_recursive>
 800927a:	e7f3      	b.n	8009264 <_vfiprintf_r+0x44>
 800927c:	2300      	movs	r3, #0
 800927e:	9309      	str	r3, [sp, #36]	; 0x24
 8009280:	2320      	movs	r3, #32
 8009282:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009286:	f8cd 800c 	str.w	r8, [sp, #12]
 800928a:	2330      	movs	r3, #48	; 0x30
 800928c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009440 <_vfiprintf_r+0x220>
 8009290:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009294:	f04f 0901 	mov.w	r9, #1
 8009298:	4623      	mov	r3, r4
 800929a:	469a      	mov	sl, r3
 800929c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092a0:	b10a      	cbz	r2, 80092a6 <_vfiprintf_r+0x86>
 80092a2:	2a25      	cmp	r2, #37	; 0x25
 80092a4:	d1f9      	bne.n	800929a <_vfiprintf_r+0x7a>
 80092a6:	ebba 0b04 	subs.w	fp, sl, r4
 80092aa:	d00b      	beq.n	80092c4 <_vfiprintf_r+0xa4>
 80092ac:	465b      	mov	r3, fp
 80092ae:	4622      	mov	r2, r4
 80092b0:	4629      	mov	r1, r5
 80092b2:	4630      	mov	r0, r6
 80092b4:	f7ff ffa2 	bl	80091fc <__sfputs_r>
 80092b8:	3001      	adds	r0, #1
 80092ba:	f000 80a9 	beq.w	8009410 <_vfiprintf_r+0x1f0>
 80092be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092c0:	445a      	add	r2, fp
 80092c2:	9209      	str	r2, [sp, #36]	; 0x24
 80092c4:	f89a 3000 	ldrb.w	r3, [sl]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 80a1 	beq.w	8009410 <_vfiprintf_r+0x1f0>
 80092ce:	2300      	movs	r3, #0
 80092d0:	f04f 32ff 	mov.w	r2, #4294967295
 80092d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092d8:	f10a 0a01 	add.w	sl, sl, #1
 80092dc:	9304      	str	r3, [sp, #16]
 80092de:	9307      	str	r3, [sp, #28]
 80092e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092e4:	931a      	str	r3, [sp, #104]	; 0x68
 80092e6:	4654      	mov	r4, sl
 80092e8:	2205      	movs	r2, #5
 80092ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ee:	4854      	ldr	r0, [pc, #336]	; (8009440 <_vfiprintf_r+0x220>)
 80092f0:	f7f6 ff8e 	bl	8000210 <memchr>
 80092f4:	9a04      	ldr	r2, [sp, #16]
 80092f6:	b9d8      	cbnz	r0, 8009330 <_vfiprintf_r+0x110>
 80092f8:	06d1      	lsls	r1, r2, #27
 80092fa:	bf44      	itt	mi
 80092fc:	2320      	movmi	r3, #32
 80092fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009302:	0713      	lsls	r3, r2, #28
 8009304:	bf44      	itt	mi
 8009306:	232b      	movmi	r3, #43	; 0x2b
 8009308:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800930c:	f89a 3000 	ldrb.w	r3, [sl]
 8009310:	2b2a      	cmp	r3, #42	; 0x2a
 8009312:	d015      	beq.n	8009340 <_vfiprintf_r+0x120>
 8009314:	9a07      	ldr	r2, [sp, #28]
 8009316:	4654      	mov	r4, sl
 8009318:	2000      	movs	r0, #0
 800931a:	f04f 0c0a 	mov.w	ip, #10
 800931e:	4621      	mov	r1, r4
 8009320:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009324:	3b30      	subs	r3, #48	; 0x30
 8009326:	2b09      	cmp	r3, #9
 8009328:	d94d      	bls.n	80093c6 <_vfiprintf_r+0x1a6>
 800932a:	b1b0      	cbz	r0, 800935a <_vfiprintf_r+0x13a>
 800932c:	9207      	str	r2, [sp, #28]
 800932e:	e014      	b.n	800935a <_vfiprintf_r+0x13a>
 8009330:	eba0 0308 	sub.w	r3, r0, r8
 8009334:	fa09 f303 	lsl.w	r3, r9, r3
 8009338:	4313      	orrs	r3, r2
 800933a:	9304      	str	r3, [sp, #16]
 800933c:	46a2      	mov	sl, r4
 800933e:	e7d2      	b.n	80092e6 <_vfiprintf_r+0xc6>
 8009340:	9b03      	ldr	r3, [sp, #12]
 8009342:	1d19      	adds	r1, r3, #4
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	9103      	str	r1, [sp, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	bfbb      	ittet	lt
 800934c:	425b      	neglt	r3, r3
 800934e:	f042 0202 	orrlt.w	r2, r2, #2
 8009352:	9307      	strge	r3, [sp, #28]
 8009354:	9307      	strlt	r3, [sp, #28]
 8009356:	bfb8      	it	lt
 8009358:	9204      	strlt	r2, [sp, #16]
 800935a:	7823      	ldrb	r3, [r4, #0]
 800935c:	2b2e      	cmp	r3, #46	; 0x2e
 800935e:	d10c      	bne.n	800937a <_vfiprintf_r+0x15a>
 8009360:	7863      	ldrb	r3, [r4, #1]
 8009362:	2b2a      	cmp	r3, #42	; 0x2a
 8009364:	d134      	bne.n	80093d0 <_vfiprintf_r+0x1b0>
 8009366:	9b03      	ldr	r3, [sp, #12]
 8009368:	1d1a      	adds	r2, r3, #4
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	9203      	str	r2, [sp, #12]
 800936e:	2b00      	cmp	r3, #0
 8009370:	bfb8      	it	lt
 8009372:	f04f 33ff 	movlt.w	r3, #4294967295
 8009376:	3402      	adds	r4, #2
 8009378:	9305      	str	r3, [sp, #20]
 800937a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009450 <_vfiprintf_r+0x230>
 800937e:	7821      	ldrb	r1, [r4, #0]
 8009380:	2203      	movs	r2, #3
 8009382:	4650      	mov	r0, sl
 8009384:	f7f6 ff44 	bl	8000210 <memchr>
 8009388:	b138      	cbz	r0, 800939a <_vfiprintf_r+0x17a>
 800938a:	9b04      	ldr	r3, [sp, #16]
 800938c:	eba0 000a 	sub.w	r0, r0, sl
 8009390:	2240      	movs	r2, #64	; 0x40
 8009392:	4082      	lsls	r2, r0
 8009394:	4313      	orrs	r3, r2
 8009396:	3401      	adds	r4, #1
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800939e:	4829      	ldr	r0, [pc, #164]	; (8009444 <_vfiprintf_r+0x224>)
 80093a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093a4:	2206      	movs	r2, #6
 80093a6:	f7f6 ff33 	bl	8000210 <memchr>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	d03f      	beq.n	800942e <_vfiprintf_r+0x20e>
 80093ae:	4b26      	ldr	r3, [pc, #152]	; (8009448 <_vfiprintf_r+0x228>)
 80093b0:	bb1b      	cbnz	r3, 80093fa <_vfiprintf_r+0x1da>
 80093b2:	9b03      	ldr	r3, [sp, #12]
 80093b4:	3307      	adds	r3, #7
 80093b6:	f023 0307 	bic.w	r3, r3, #7
 80093ba:	3308      	adds	r3, #8
 80093bc:	9303      	str	r3, [sp, #12]
 80093be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093c0:	443b      	add	r3, r7
 80093c2:	9309      	str	r3, [sp, #36]	; 0x24
 80093c4:	e768      	b.n	8009298 <_vfiprintf_r+0x78>
 80093c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80093ca:	460c      	mov	r4, r1
 80093cc:	2001      	movs	r0, #1
 80093ce:	e7a6      	b.n	800931e <_vfiprintf_r+0xfe>
 80093d0:	2300      	movs	r3, #0
 80093d2:	3401      	adds	r4, #1
 80093d4:	9305      	str	r3, [sp, #20]
 80093d6:	4619      	mov	r1, r3
 80093d8:	f04f 0c0a 	mov.w	ip, #10
 80093dc:	4620      	mov	r0, r4
 80093de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093e2:	3a30      	subs	r2, #48	; 0x30
 80093e4:	2a09      	cmp	r2, #9
 80093e6:	d903      	bls.n	80093f0 <_vfiprintf_r+0x1d0>
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d0c6      	beq.n	800937a <_vfiprintf_r+0x15a>
 80093ec:	9105      	str	r1, [sp, #20]
 80093ee:	e7c4      	b.n	800937a <_vfiprintf_r+0x15a>
 80093f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80093f4:	4604      	mov	r4, r0
 80093f6:	2301      	movs	r3, #1
 80093f8:	e7f0      	b.n	80093dc <_vfiprintf_r+0x1bc>
 80093fa:	ab03      	add	r3, sp, #12
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	462a      	mov	r2, r5
 8009400:	4b12      	ldr	r3, [pc, #72]	; (800944c <_vfiprintf_r+0x22c>)
 8009402:	a904      	add	r1, sp, #16
 8009404:	4630      	mov	r0, r6
 8009406:	f7fd fb9f 	bl	8006b48 <_printf_float>
 800940a:	4607      	mov	r7, r0
 800940c:	1c78      	adds	r0, r7, #1
 800940e:	d1d6      	bne.n	80093be <_vfiprintf_r+0x19e>
 8009410:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009412:	07d9      	lsls	r1, r3, #31
 8009414:	d405      	bmi.n	8009422 <_vfiprintf_r+0x202>
 8009416:	89ab      	ldrh	r3, [r5, #12]
 8009418:	059a      	lsls	r2, r3, #22
 800941a:	d402      	bmi.n	8009422 <_vfiprintf_r+0x202>
 800941c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800941e:	f7fe f8fd 	bl	800761c <__retarget_lock_release_recursive>
 8009422:	89ab      	ldrh	r3, [r5, #12]
 8009424:	065b      	lsls	r3, r3, #25
 8009426:	f53f af1d 	bmi.w	8009264 <_vfiprintf_r+0x44>
 800942a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800942c:	e71c      	b.n	8009268 <_vfiprintf_r+0x48>
 800942e:	ab03      	add	r3, sp, #12
 8009430:	9300      	str	r3, [sp, #0]
 8009432:	462a      	mov	r2, r5
 8009434:	4b05      	ldr	r3, [pc, #20]	; (800944c <_vfiprintf_r+0x22c>)
 8009436:	a904      	add	r1, sp, #16
 8009438:	4630      	mov	r0, r6
 800943a:	f7fd fe29 	bl	8007090 <_printf_i>
 800943e:	e7e4      	b.n	800940a <_vfiprintf_r+0x1ea>
 8009440:	080099b4 	.word	0x080099b4
 8009444:	080099be 	.word	0x080099be
 8009448:	08006b49 	.word	0x08006b49
 800944c:	080091fd 	.word	0x080091fd
 8009450:	080099ba 	.word	0x080099ba

08009454 <__swbuf_r>:
 8009454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009456:	460e      	mov	r6, r1
 8009458:	4614      	mov	r4, r2
 800945a:	4605      	mov	r5, r0
 800945c:	b118      	cbz	r0, 8009466 <__swbuf_r+0x12>
 800945e:	6a03      	ldr	r3, [r0, #32]
 8009460:	b90b      	cbnz	r3, 8009466 <__swbuf_r+0x12>
 8009462:	f7fd ffc3 	bl	80073ec <__sinit>
 8009466:	69a3      	ldr	r3, [r4, #24]
 8009468:	60a3      	str	r3, [r4, #8]
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	071a      	lsls	r2, r3, #28
 800946e:	d525      	bpl.n	80094bc <__swbuf_r+0x68>
 8009470:	6923      	ldr	r3, [r4, #16]
 8009472:	b31b      	cbz	r3, 80094bc <__swbuf_r+0x68>
 8009474:	6823      	ldr	r3, [r4, #0]
 8009476:	6922      	ldr	r2, [r4, #16]
 8009478:	1a98      	subs	r0, r3, r2
 800947a:	6963      	ldr	r3, [r4, #20]
 800947c:	b2f6      	uxtb	r6, r6
 800947e:	4283      	cmp	r3, r0
 8009480:	4637      	mov	r7, r6
 8009482:	dc04      	bgt.n	800948e <__swbuf_r+0x3a>
 8009484:	4621      	mov	r1, r4
 8009486:	4628      	mov	r0, r5
 8009488:	f7ff fd9e 	bl	8008fc8 <_fflush_r>
 800948c:	b9e0      	cbnz	r0, 80094c8 <__swbuf_r+0x74>
 800948e:	68a3      	ldr	r3, [r4, #8]
 8009490:	3b01      	subs	r3, #1
 8009492:	60a3      	str	r3, [r4, #8]
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	1c5a      	adds	r2, r3, #1
 8009498:	6022      	str	r2, [r4, #0]
 800949a:	701e      	strb	r6, [r3, #0]
 800949c:	6962      	ldr	r2, [r4, #20]
 800949e:	1c43      	adds	r3, r0, #1
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d004      	beq.n	80094ae <__swbuf_r+0x5a>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	07db      	lsls	r3, r3, #31
 80094a8:	d506      	bpl.n	80094b8 <__swbuf_r+0x64>
 80094aa:	2e0a      	cmp	r6, #10
 80094ac:	d104      	bne.n	80094b8 <__swbuf_r+0x64>
 80094ae:	4621      	mov	r1, r4
 80094b0:	4628      	mov	r0, r5
 80094b2:	f7ff fd89 	bl	8008fc8 <_fflush_r>
 80094b6:	b938      	cbnz	r0, 80094c8 <__swbuf_r+0x74>
 80094b8:	4638      	mov	r0, r7
 80094ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094bc:	4621      	mov	r1, r4
 80094be:	4628      	mov	r0, r5
 80094c0:	f000 f806 	bl	80094d0 <__swsetup_r>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d0d5      	beq.n	8009474 <__swbuf_r+0x20>
 80094c8:	f04f 37ff 	mov.w	r7, #4294967295
 80094cc:	e7f4      	b.n	80094b8 <__swbuf_r+0x64>
	...

080094d0 <__swsetup_r>:
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4b2a      	ldr	r3, [pc, #168]	; (800957c <__swsetup_r+0xac>)
 80094d4:	4605      	mov	r5, r0
 80094d6:	6818      	ldr	r0, [r3, #0]
 80094d8:	460c      	mov	r4, r1
 80094da:	b118      	cbz	r0, 80094e4 <__swsetup_r+0x14>
 80094dc:	6a03      	ldr	r3, [r0, #32]
 80094de:	b90b      	cbnz	r3, 80094e4 <__swsetup_r+0x14>
 80094e0:	f7fd ff84 	bl	80073ec <__sinit>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094ea:	0718      	lsls	r0, r3, #28
 80094ec:	d422      	bmi.n	8009534 <__swsetup_r+0x64>
 80094ee:	06d9      	lsls	r1, r3, #27
 80094f0:	d407      	bmi.n	8009502 <__swsetup_r+0x32>
 80094f2:	2309      	movs	r3, #9
 80094f4:	602b      	str	r3, [r5, #0]
 80094f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094fa:	81a3      	strh	r3, [r4, #12]
 80094fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009500:	e034      	b.n	800956c <__swsetup_r+0x9c>
 8009502:	0758      	lsls	r0, r3, #29
 8009504:	d512      	bpl.n	800952c <__swsetup_r+0x5c>
 8009506:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009508:	b141      	cbz	r1, 800951c <__swsetup_r+0x4c>
 800950a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800950e:	4299      	cmp	r1, r3
 8009510:	d002      	beq.n	8009518 <__swsetup_r+0x48>
 8009512:	4628      	mov	r0, r5
 8009514:	f7fe fefe 	bl	8008314 <_free_r>
 8009518:	2300      	movs	r3, #0
 800951a:	6363      	str	r3, [r4, #52]	; 0x34
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009522:	81a3      	strh	r3, [r4, #12]
 8009524:	2300      	movs	r3, #0
 8009526:	6063      	str	r3, [r4, #4]
 8009528:	6923      	ldr	r3, [r4, #16]
 800952a:	6023      	str	r3, [r4, #0]
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	f043 0308 	orr.w	r3, r3, #8
 8009532:	81a3      	strh	r3, [r4, #12]
 8009534:	6923      	ldr	r3, [r4, #16]
 8009536:	b94b      	cbnz	r3, 800954c <__swsetup_r+0x7c>
 8009538:	89a3      	ldrh	r3, [r4, #12]
 800953a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800953e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009542:	d003      	beq.n	800954c <__swsetup_r+0x7c>
 8009544:	4621      	mov	r1, r4
 8009546:	4628      	mov	r0, r5
 8009548:	f000 f884 	bl	8009654 <__smakebuf_r>
 800954c:	89a0      	ldrh	r0, [r4, #12]
 800954e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009552:	f010 0301 	ands.w	r3, r0, #1
 8009556:	d00a      	beq.n	800956e <__swsetup_r+0x9e>
 8009558:	2300      	movs	r3, #0
 800955a:	60a3      	str	r3, [r4, #8]
 800955c:	6963      	ldr	r3, [r4, #20]
 800955e:	425b      	negs	r3, r3
 8009560:	61a3      	str	r3, [r4, #24]
 8009562:	6923      	ldr	r3, [r4, #16]
 8009564:	b943      	cbnz	r3, 8009578 <__swsetup_r+0xa8>
 8009566:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800956a:	d1c4      	bne.n	80094f6 <__swsetup_r+0x26>
 800956c:	bd38      	pop	{r3, r4, r5, pc}
 800956e:	0781      	lsls	r1, r0, #30
 8009570:	bf58      	it	pl
 8009572:	6963      	ldrpl	r3, [r4, #20]
 8009574:	60a3      	str	r3, [r4, #8]
 8009576:	e7f4      	b.n	8009562 <__swsetup_r+0x92>
 8009578:	2000      	movs	r0, #0
 800957a:	e7f7      	b.n	800956c <__swsetup_r+0x9c>
 800957c:	20000064 	.word	0x20000064

08009580 <_raise_r>:
 8009580:	291f      	cmp	r1, #31
 8009582:	b538      	push	{r3, r4, r5, lr}
 8009584:	4604      	mov	r4, r0
 8009586:	460d      	mov	r5, r1
 8009588:	d904      	bls.n	8009594 <_raise_r+0x14>
 800958a:	2316      	movs	r3, #22
 800958c:	6003      	str	r3, [r0, #0]
 800958e:	f04f 30ff 	mov.w	r0, #4294967295
 8009592:	bd38      	pop	{r3, r4, r5, pc}
 8009594:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009596:	b112      	cbz	r2, 800959e <_raise_r+0x1e>
 8009598:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800959c:	b94b      	cbnz	r3, 80095b2 <_raise_r+0x32>
 800959e:	4620      	mov	r0, r4
 80095a0:	f000 f830 	bl	8009604 <_getpid_r>
 80095a4:	462a      	mov	r2, r5
 80095a6:	4601      	mov	r1, r0
 80095a8:	4620      	mov	r0, r4
 80095aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095ae:	f000 b817 	b.w	80095e0 <_kill_r>
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d00a      	beq.n	80095cc <_raise_r+0x4c>
 80095b6:	1c59      	adds	r1, r3, #1
 80095b8:	d103      	bne.n	80095c2 <_raise_r+0x42>
 80095ba:	2316      	movs	r3, #22
 80095bc:	6003      	str	r3, [r0, #0]
 80095be:	2001      	movs	r0, #1
 80095c0:	e7e7      	b.n	8009592 <_raise_r+0x12>
 80095c2:	2400      	movs	r4, #0
 80095c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095c8:	4628      	mov	r0, r5
 80095ca:	4798      	blx	r3
 80095cc:	2000      	movs	r0, #0
 80095ce:	e7e0      	b.n	8009592 <_raise_r+0x12>

080095d0 <raise>:
 80095d0:	4b02      	ldr	r3, [pc, #8]	; (80095dc <raise+0xc>)
 80095d2:	4601      	mov	r1, r0
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	f7ff bfd3 	b.w	8009580 <_raise_r>
 80095da:	bf00      	nop
 80095dc:	20000064 	.word	0x20000064

080095e0 <_kill_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	4d07      	ldr	r5, [pc, #28]	; (8009600 <_kill_r+0x20>)
 80095e4:	2300      	movs	r3, #0
 80095e6:	4604      	mov	r4, r0
 80095e8:	4608      	mov	r0, r1
 80095ea:	4611      	mov	r1, r2
 80095ec:	602b      	str	r3, [r5, #0]
 80095ee:	f7f9 fa15 	bl	8002a1c <_kill>
 80095f2:	1c43      	adds	r3, r0, #1
 80095f4:	d102      	bne.n	80095fc <_kill_r+0x1c>
 80095f6:	682b      	ldr	r3, [r5, #0]
 80095f8:	b103      	cbz	r3, 80095fc <_kill_r+0x1c>
 80095fa:	6023      	str	r3, [r4, #0]
 80095fc:	bd38      	pop	{r3, r4, r5, pc}
 80095fe:	bf00      	nop
 8009600:	20000580 	.word	0x20000580

08009604 <_getpid_r>:
 8009604:	f7f9 ba02 	b.w	8002a0c <_getpid>

08009608 <__swhatbuf_r>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	460c      	mov	r4, r1
 800960c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009610:	2900      	cmp	r1, #0
 8009612:	b096      	sub	sp, #88	; 0x58
 8009614:	4615      	mov	r5, r2
 8009616:	461e      	mov	r6, r3
 8009618:	da0d      	bge.n	8009636 <__swhatbuf_r+0x2e>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009620:	f04f 0100 	mov.w	r1, #0
 8009624:	bf0c      	ite	eq
 8009626:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800962a:	2340      	movne	r3, #64	; 0x40
 800962c:	2000      	movs	r0, #0
 800962e:	6031      	str	r1, [r6, #0]
 8009630:	602b      	str	r3, [r5, #0]
 8009632:	b016      	add	sp, #88	; 0x58
 8009634:	bd70      	pop	{r4, r5, r6, pc}
 8009636:	466a      	mov	r2, sp
 8009638:	f000 f848 	bl	80096cc <_fstat_r>
 800963c:	2800      	cmp	r0, #0
 800963e:	dbec      	blt.n	800961a <__swhatbuf_r+0x12>
 8009640:	9901      	ldr	r1, [sp, #4]
 8009642:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009646:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800964a:	4259      	negs	r1, r3
 800964c:	4159      	adcs	r1, r3
 800964e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009652:	e7eb      	b.n	800962c <__swhatbuf_r+0x24>

08009654 <__smakebuf_r>:
 8009654:	898b      	ldrh	r3, [r1, #12]
 8009656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009658:	079d      	lsls	r5, r3, #30
 800965a:	4606      	mov	r6, r0
 800965c:	460c      	mov	r4, r1
 800965e:	d507      	bpl.n	8009670 <__smakebuf_r+0x1c>
 8009660:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	6123      	str	r3, [r4, #16]
 8009668:	2301      	movs	r3, #1
 800966a:	6163      	str	r3, [r4, #20]
 800966c:	b002      	add	sp, #8
 800966e:	bd70      	pop	{r4, r5, r6, pc}
 8009670:	ab01      	add	r3, sp, #4
 8009672:	466a      	mov	r2, sp
 8009674:	f7ff ffc8 	bl	8009608 <__swhatbuf_r>
 8009678:	9900      	ldr	r1, [sp, #0]
 800967a:	4605      	mov	r5, r0
 800967c:	4630      	mov	r0, r6
 800967e:	f7fe febd 	bl	80083fc <_malloc_r>
 8009682:	b948      	cbnz	r0, 8009698 <__smakebuf_r+0x44>
 8009684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009688:	059a      	lsls	r2, r3, #22
 800968a:	d4ef      	bmi.n	800966c <__smakebuf_r+0x18>
 800968c:	f023 0303 	bic.w	r3, r3, #3
 8009690:	f043 0302 	orr.w	r3, r3, #2
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	e7e3      	b.n	8009660 <__smakebuf_r+0xc>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	6020      	str	r0, [r4, #0]
 800969c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096a0:	81a3      	strh	r3, [r4, #12]
 80096a2:	9b00      	ldr	r3, [sp, #0]
 80096a4:	6163      	str	r3, [r4, #20]
 80096a6:	9b01      	ldr	r3, [sp, #4]
 80096a8:	6120      	str	r0, [r4, #16]
 80096aa:	b15b      	cbz	r3, 80096c4 <__smakebuf_r+0x70>
 80096ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b0:	4630      	mov	r0, r6
 80096b2:	f000 f81d 	bl	80096f0 <_isatty_r>
 80096b6:	b128      	cbz	r0, 80096c4 <__smakebuf_r+0x70>
 80096b8:	89a3      	ldrh	r3, [r4, #12]
 80096ba:	f023 0303 	bic.w	r3, r3, #3
 80096be:	f043 0301 	orr.w	r3, r3, #1
 80096c2:	81a3      	strh	r3, [r4, #12]
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	431d      	orrs	r5, r3
 80096c8:	81a5      	strh	r5, [r4, #12]
 80096ca:	e7cf      	b.n	800966c <__smakebuf_r+0x18>

080096cc <_fstat_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4d07      	ldr	r5, [pc, #28]	; (80096ec <_fstat_r+0x20>)
 80096d0:	2300      	movs	r3, #0
 80096d2:	4604      	mov	r4, r0
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	602b      	str	r3, [r5, #0]
 80096da:	f7f9 f9fe 	bl	8002ada <_fstat>
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	d102      	bne.n	80096e8 <_fstat_r+0x1c>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	b103      	cbz	r3, 80096e8 <_fstat_r+0x1c>
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
 80096ea:	bf00      	nop
 80096ec:	20000580 	.word	0x20000580

080096f0 <_isatty_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4d06      	ldr	r5, [pc, #24]	; (800970c <_isatty_r+0x1c>)
 80096f4:	2300      	movs	r3, #0
 80096f6:	4604      	mov	r4, r0
 80096f8:	4608      	mov	r0, r1
 80096fa:	602b      	str	r3, [r5, #0]
 80096fc:	f7f9 f9fd 	bl	8002afa <_isatty>
 8009700:	1c43      	adds	r3, r0, #1
 8009702:	d102      	bne.n	800970a <_isatty_r+0x1a>
 8009704:	682b      	ldr	r3, [r5, #0]
 8009706:	b103      	cbz	r3, 800970a <_isatty_r+0x1a>
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	bd38      	pop	{r3, r4, r5, pc}
 800970c:	20000580 	.word	0x20000580

08009710 <_init>:
 8009710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009712:	bf00      	nop
 8009714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009716:	bc08      	pop	{r3}
 8009718:	469e      	mov	lr, r3
 800971a:	4770      	bx	lr

0800971c <_fini>:
 800971c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971e:	bf00      	nop
 8009720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009722:	bc08      	pop	{r3}
 8009724:	469e      	mov	lr, r3
 8009726:	4770      	bx	lr
