# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../energy_detection_2.srcs/sources_1/ip/adder/sim/adder.vhd" \
"../../../../energy_detection_2.srcs/sources_1/ip/multiplier/sim/multiplier.vhd" \
"../../../../energy_detection_2.srcs/sources_1/ip/counter_mod_10/sim/counter_mod_10.vhd" \
"../../../../energy_detection_2.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" \

# Do not sort compile order
nosort
