Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec 23 22:01:53 2018
| Host         : ADMINRG-25AE4SR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb -rpx MainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MainDesign_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: MainDesign_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MainDesign_i/xup_clk_divider_1/inst/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.288        0.000                      0                  152        0.252        0.000                      0                  152        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.288        0.000                      0                  152        0.252        0.000                      0                  152        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.606%)  route 3.395ns (80.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.814     9.374    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.854    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[0]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    MainDesign_i/xup_clk_divider_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.606%)  route 3.395ns (80.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.814     9.374    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.854    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[1]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    MainDesign_i/xup_clk_divider_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.606%)  route 3.395ns (80.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.814     9.374    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.854    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[2]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    MainDesign_i/xup_clk_divider_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.606%)  route 3.395ns (80.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.814     9.374    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.854    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDRE (Setup_fdre_C_R)       -0.429    14.663    MainDesign_i/xup_clk_divider_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.043%)  route 3.303ns (79.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.722     9.282    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X5Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    MainDesign_i/xup_clk_divider_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.043%)  route 3.303ns (79.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.722     9.282    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X5Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    MainDesign_i/xup_clk_divider_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.043%)  route 3.303ns (79.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.722     9.282    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X5Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    MainDesign_i/xup_clk_divider_1/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.043%)  route 3.303ns (79.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.722     9.282    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X5Y13          FDRE (Setup_fdre_C_R)       -0.429    14.687    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.284%)  route 3.254ns (79.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.673     9.233    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[10]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_R)       -0.429    14.662    MainDesign_i/xup_clk_divider_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.284%)  route 3.254ns (79.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.151    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y13          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.828     6.435    MainDesign_i/xup_clk_divider_1/inst/count_reg[7]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.559 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_7/O
                         net (fo=1, routed)           0.933     7.492    MainDesign_i/xup_clk_divider_1/inst/clkout_i_7_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.820     8.437    MainDesign_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  MainDesign_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.673     9.233    MainDesign_i/xup_clk_divider_1/inst/clear
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_R)       -0.429    14.662    MainDesign_i/xup_clk_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.294%)  route 0.170ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.471    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y16          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[17]/Q
                         net (fo=3, routed)           0.170     1.782    MainDesign_i/xup_clk_divider_1/inst/count_reg[17]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  MainDesign_i/xup_clk_divider_1/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.827    MainDesign_i/xup_clk_divider_1/inst/clkout_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.983    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X4Y17          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/clkout_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.091     1.575    MainDesign_i/xup_clk_divider_1/inst/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y23         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.745    MainDesign_i/seg7display_0/inst/clkdiv_reg_n_0_[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    MainDesign_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y23         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    MainDesign_i/seg7display_0/inst/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.582     1.465    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y24         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    MainDesign_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    MainDesign_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.850     1.977    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y24         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    MainDesign_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    MainDesign_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    MainDesign_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.981    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    MainDesign_i/seg7display_0/inst/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y22         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    MainDesign_i/seg7display_0/inst/clkdiv_reg_n_0_[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  MainDesign_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    MainDesign_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    MainDesign_i/seg7display_0/inst/clk
    SLICE_X64Y22         FDRE                                         r  MainDesign_i/seg7display_0/inst/clkdiv_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    MainDesign_i/seg7display_0/inst/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.473    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.731    MainDesign_i/xup_clk_divider_1/inst/count_reg[3]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.839    MainDesign_i/xup_clk_divider_1/inst/count_reg[0]_i_2_n_4
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     1.987    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y12          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    MainDesign_i/xup_clk_divider_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y19          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.726    MainDesign_i/xup_clk_divider_1/inst/count_reg[31]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    MainDesign_i/xup_clk_divider_1/inst/count_reg[28]_i_1_n_4
    SLICE_X5Y19          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.981    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y19          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[31]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    MainDesign_i/xup_clk_divider_1/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.472    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y15          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.732    MainDesign_i/xup_clk_divider_1/inst/count_reg[15]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    MainDesign_i/xup_clk_divider_1/inst/count_reg[12]_i_1_n_4
    SLICE_X5Y15          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.985    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y15          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    MainDesign_i/xup_clk_divider_1/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.469    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y18          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.729    MainDesign_i/xup_clk_divider_1/inst/count_reg[27]
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    MainDesign_i/xup_clk_divider_1/inst/count_reg[24]_i_1_n_4
    SLICE_X5Y18          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.982    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y18          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    MainDesign_i/xup_clk_divider_1/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.472    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.733    MainDesign_i/xup_clk_divider_1/inst/count_reg[11]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  MainDesign_i/xup_clk_divider_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    MainDesign_i/xup_clk_divider_1/inst/count_reg[8]_i_1_n_4
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     1.986    MainDesign_i/xup_clk_divider_1/inst/clkin
    SLICE_X5Y14          FDRE                                         r  MainDesign_i/xup_clk_divider_1/inst/count_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.105     1.577    MainDesign_i/xup_clk_divider_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   MainDesign_i/seg7display_0/inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   MainDesign_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   MainDesign_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   MainDesign_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   MainDesign_i/seg7display_0/inst/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   MainDesign_i/seg7display_0/inst/clkdiv_reg[19]/C



