<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('globals_vars.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="contents">
&#160;

<h3><a id="index__5F"></a>- _ -</h3><ul>
<li>__doc_gr_limesdr_fpga_sink_fpga
: <a class="el" href="sink__fpga__pydoc__template_8h.html#a6e7a96c9f4ece62cbab26f0eacc2c576">sink_fpga_pydoc_template.h</a>
, <a class="el" href="sink__fpga__pydoc_8h.html#a6e7a96c9f4ece62cbab26f0eacc2c576">sink_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_calibrate
: <a class="el" href="sink__fpga__pydoc__template_8h.html#a87a34948706716e5017623ca6e43721a">sink_fpga_pydoc_template.h</a>
, <a class="el" href="sink__fpga__pydoc_8h.html#a87a34948706716e5017623ca6e43721a">sink_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_make
: <a class="el" href="sink__fpga__pydoc__template_8h.html#a339fe93db9517fa84e93830dcf3a9d4f">sink_fpga_pydoc_template.h</a>
, <a class="el" href="sink__fpga__pydoc_8h.html#a339fe93db9517fa84e93830dcf3a9d4f">sink_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_read_gpio
: <a class="el" href="sink__fpga__pydoc_8h.html#acf1960b0139c220f747d131e0b98f223">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#acf1960b0139c220f747d131e0b98f223">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_antenna
: <a class="el" href="sink__fpga__pydoc_8h.html#a8f6ee13ca77cda01b8e80e201c71f345">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a8f6ee13ca77cda01b8e80e201c71f345">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_bandwidth
: <a class="el" href="sink__fpga__pydoc_8h.html#ae9b3685be2edf1b4723a3bb2b867b18d">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#ae9b3685be2edf1b4723a3bb2b867b18d">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_buffer_size
: <a class="el" href="sink__fpga__pydoc_8h.html#a4f6ed6867edc7e7ce38701ea4cf7b516">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a4f6ed6867edc7e7ce38701ea4cf7b516">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_center_freq
: <a class="el" href="sink__fpga__pydoc_8h.html#a409da2b4f3c2f371852f3870f818dc4c">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a409da2b4f3c2f371852f3870f818dc4c">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_digital_filter
: <a class="el" href="sink__fpga__pydoc_8h.html#ac24566c8e8c53c3b5a696d1b59e30b48">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#ac24566c8e8c53c3b5a696d1b59e30b48">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_gain
: <a class="el" href="sink__fpga__pydoc_8h.html#a1d2b54920a071a8decf334db49e5de2b">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a1d2b54920a071a8decf334db49e5de2b">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_gpio_dir
: <a class="el" href="sink__fpga__pydoc__template_8h.html#ab0cea1c2ae81d162865866ab6d2e9911">sink_fpga_pydoc_template.h</a>
, <a class="el" href="sink__fpga__pydoc_8h.html#ab0cea1c2ae81d162865866ab6d2e9911">sink_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_nco
: <a class="el" href="sink__fpga__pydoc_8h.html#a3a45cca43f2fd03d08cfc1deb39d6f05">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a3a45cca43f2fd03d08cfc1deb39d6f05">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_oversampling
: <a class="el" href="sink__fpga__pydoc_8h.html#ab499aaed5c38f04e40cf45c910d4b9d2">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#ab499aaed5c38f04e40cf45c910d4b9d2">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_sample_rate
: <a class="el" href="sink__fpga__pydoc_8h.html#a3ed8cb876f704210af129a8b4fa24e7a">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a3ed8cb876f704210af129a8b4fa24e7a">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_set_tcxo_dac
: <a class="el" href="sink__fpga__pydoc_8h.html#a91ac61eaa632a11830297a34eec2ede6">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a91ac61eaa632a11830297a34eec2ede6">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_sink_0
: <a class="el" href="sink__fpga__pydoc__template_8h.html#a9fbab7b2a0523adb8dbc341981d7595b">sink_fpga_pydoc_template.h</a>
, <a class="el" href="sink__fpga__pydoc_8h.html#a9fbab7b2a0523adb8dbc341981d7595b">sink_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_sink_1
: <a class="el" href="sink__fpga__pydoc_8h.html#a6b4ee8bd2e2dcb21e63be6f4cd344bb6">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a6b4ee8bd2e2dcb21e63be6f4cd344bb6">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_write_gpio
: <a class="el" href="sink__fpga__pydoc_8h.html#a8259476055c1eb7064245c32f2048585">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#a8259476055c1eb7064245c32f2048585">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_sink_fpga_write_lms_reg
: <a class="el" href="sink__fpga__pydoc_8h.html#aa80390fc05b6b06bef721deec5cb3267">sink_fpga_pydoc.h</a>
, <a class="el" href="sink__fpga__pydoc__template_8h.html#aa80390fc05b6b06bef721deec5cb3267">sink_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga
: <a class="el" href="source__fpga__pydoc_8h.html#ab8680c4053c685bb134ebaf95a5f89d3">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#ab8680c4053c685bb134ebaf95a5f89d3">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_calibrate
: <a class="el" href="source__fpga__pydoc__template_8h.html#aa24730abccd4d9fd7e6841f21e066189">source_fpga_pydoc_template.h</a>
, <a class="el" href="source__fpga__pydoc_8h.html#aa24730abccd4d9fd7e6841f21e066189">source_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_get_dspcfg_long_sum
: <a class="el" href="source__fpga__pydoc_8h.html#a59f97943e0bb1c59c5f527d52b8df4aa">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a59f97943e0bb1c59c5f527d52b8df4aa">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_get_dspcfg_short_sum
: <a class="el" href="source__fpga__pydoc_8h.html#a26cfaa55bbdf58d7a6057e4113008a45">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a26cfaa55bbdf58d7a6057e4113008a45">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_make
: <a class="el" href="source__fpga__pydoc_8h.html#a244613dc48f003eb8833ffa0db49b366">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a244613dc48f003eb8833ffa0db49b366">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_read_gpio
: <a class="el" href="source__fpga__pydoc_8h.html#adf91ab81716ec3ef0775e78fbd325f9e">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#adf91ab81716ec3ef0775e78fbd325f9e">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_antenna
: <a class="el" href="source__fpga__pydoc_8h.html#a26f8f96bd4e910f79f350436a1a9b1c6">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a26f8f96bd4e910f79f350436a1a9b1c6">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_bandwidth
: <a class="el" href="source__fpga__pydoc_8h.html#a3b5e1f11330d83f4f51fe9431ae13564">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a3b5e1f11330d83f4f51fe9431ae13564">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_buffer_size
: <a class="el" href="source__fpga__pydoc_8h.html#a9ce78332c777fb64b187bcc4a729c845">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a9ce78332c777fb64b187bcc4a729c845">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_center_freq
: <a class="el" href="source__fpga__pydoc_8h.html#ae4ed832fc68d16cb8f97b425777989f4">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#ae4ed832fc68d16cb8f97b425777989f4">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_digital_filter
: <a class="el" href="source__fpga__pydoc_8h.html#abb3e82fdb5d76b3ea59e1f0c43aa8e99">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#abb3e82fdb5d76b3ea59e1f0c43aa8e99">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_dspcfg_preamble
: <a class="el" href="source__fpga__pydoc__template_8h.html#afa95479da1b7311a0b1d3f2de18bf435">source_fpga_pydoc_template.h</a>
, <a class="el" href="source__fpga__pydoc_8h.html#afa95479da1b7311a0b1d3f2de18bf435">source_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_gain
: <a class="el" href="source__fpga__pydoc_8h.html#a546128ea17e9133a6919cefae4336b83">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a546128ea17e9133a6919cefae4336b83">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_gpio_dir
: <a class="el" href="source__fpga__pydoc_8h.html#abaf5042c0541127a23cda2ff1fbbbfba">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#abaf5042c0541127a23cda2ff1fbbbfba">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_nco
: <a class="el" href="source__fpga__pydoc_8h.html#a256927dd0781d8d1926efc801b4a8675">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a256927dd0781d8d1926efc801b4a8675">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_oversampling
: <a class="el" href="source__fpga__pydoc_8h.html#a37e408fc3481d0117c7eb3cbba3b6fb0">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a37e408fc3481d0117c7eb3cbba3b6fb0">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_sample_rate
: <a class="el" href="source__fpga__pydoc__template_8h.html#a653b387de9c883e724b837a18d48e442">source_fpga_pydoc_template.h</a>
, <a class="el" href="source__fpga__pydoc_8h.html#a653b387de9c883e724b837a18d48e442">source_fpga_pydoc.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_set_tcxo_dac
: <a class="el" href="source__fpga__pydoc_8h.html#a1539df3ddee8557b90e8d93306b86829">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a1539df3ddee8557b90e8d93306b86829">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_source_0
: <a class="el" href="source__fpga__pydoc_8h.html#a8e6128922fe0ab79d045529223ce6566">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a8e6128922fe0ab79d045529223ce6566">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_source_1
: <a class="el" href="source__fpga__pydoc_8h.html#ab7cd233b51df1d1c5b683fcd17709d97">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#ab7cd233b51df1d1c5b683fcd17709d97">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_write_gpio
: <a class="el" href="source__fpga__pydoc_8h.html#a315147f60785b456851ee4203cf378a0">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a315147f60785b456851ee4203cf378a0">source_fpga_pydoc_template.h</a>
</li>
<li>__doc_gr_limesdr_fpga_source_fpga_write_lms_reg
: <a class="el" href="source__fpga__pydoc_8h.html#a6d3f95d08ee9553dea7765e9bd917159">source_fpga_pydoc.h</a>
, <a class="el" href="source__fpga__pydoc__template_8h.html#a6d3f95d08ee9553dea7765e9bd917159">source_fpga_pydoc_template.h</a>
</li>
</ul>


<h3><a id="index_d"></a>- d -</h3><ul>
<li>DSPCFG_CLEAR_RS
: <a class="el" href="fpga__register__map_8h.html#a1d809ebb406ac14d08ec65bc7c8c0e0e">fpga_register_map.h</a>
</li>
<li>DSPCFG_PASSTHROUGH_LEN
: <a class="el" href="fpga__register__map_8h.html#a5e59656a165e5e03944f689d0efea5d7">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_COUNT_LSB
: <a class="el" href="fpga__register__map_8h.html#a923ca758447515effd1d96e5bc3f2bb2">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_COUNT_MSB
: <a class="el" href="fpga__register__map_8h.html#afb08e42da38c734d3cfc9b744d2583fa">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_EN
: <a class="el" href="fpga__register__map_8h.html#aada366dcba4bcc91557410ae7043c792">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_LONG_SUM_LSB
: <a class="el" href="fpga__register__map_8h.html#a3afd4d870be16b66e66ac665f52cad85">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_LONG_SUM_MSB
: <a class="el" href="fpga__register__map_8h.html#a43d645b3adfef3dc4067879733b4564d">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_SHORT_SUM_LSB
: <a class="el" href="fpga__register__map_8h.html#adaf21d8eb37e442d9e84bbee1bc780bd">fpga_register_map.h</a>
</li>
<li>DSPCFG_PREAMBLE_SHORT_SUM_MSB
: <a class="el" href="fpga__register__map_8h.html#a7ddbc13cd15dedfb04ed211dee71941f">fpga_register_map.h</a>
</li>
<li>DSPCFG_THRESHOLD
: <a class="el" href="fpga__register__map_8h.html#a0cf86b0a09073938a87b9c38096581c8">fpga_register_map.h</a>
</li>
</ul>


<h3><a id="index_t"></a>- t -</h3><ul>
<li>TIME_TAG
: <a class="el" href="sink__fpga__impl_8h.html#ad6ad3ffdbfa8f7a181221fb2b7b221a7">sink_fpga_impl.h</a>
, <a class="el" href="source__fpga__impl_8h.html#ad6ad3ffdbfa8f7a181221fb2b7b221a7">source_fpga_impl.h</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
