<p>Development Resources</p>

<h1 id="source-code">Source Code</h1>

<ul>
  <li><a href="https://github.com/fullmonte-for-PDT/fullmonte-source-code/tree/master/FullMonteSW">Development Trunk</a></li>
</ul>

<h1 id="build-status">Build Status</h1>

<ul>
  <li><a href="http://builds.verilogtorouting.org:8080/waterfall">Current Build Status</a></li>
</ul>

<h1 id="quality-of-result-tracking">Quality-of-Result Tracking</h1>

<p>The main QoR tracking regression tests:</p>

<ul>
  <li><a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db">Nightly Regression</a>
    <ul>
      <li>VTR:
        <ul>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=critical_path_delay REAL&amp;">Critical Path Delay</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=min_chan_width INT&amp;">Minimum Channel Width</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=routed_wirelength INT&amp;">Routed Wirelength</a></li>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=pack_time REAL&amp;">Pack Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=place_time REAL&amp;">Place Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=crit_path_route_time REAL&amp;">Crit. Path Route Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vtr_reg_qor_chain&amp;x=parsed_date REAL&amp;y=max_vpr_mem INT&amp;">VPR Peak Memory</a></li>
        </ul>
      </li>
      <li>MCNC:
        <ul>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=critical_path_delay REAL&amp;">Critical Path Delay</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=min_chan_width INT&amp;">Minimum Channel Width</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=routed_wirelength INT&amp;">Routed Wirelength</a></li>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=pack_time REAL&amp;">Pack Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=place_time REAL&amp;">Place Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=crit_path_route_time REAL&amp;">Crit. Path Route Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=nightly.db&amp;t=vpr_reg_mcnc&amp;x=parsed_date REAL&amp;y=max_vpr_mem INT&amp;">VPR Peak Memory</a></li>
        </ul>
      </li>
    </ul>
  </li>
  <li><a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db">Weekly Regression</a>
    <ul>
      <li>VTR:
        <ul>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=critical_path_delay REAL&amp;">Critical Path Delay</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=min_chan_width INT&amp;">Minimum Channel Width</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=routed_wirelength INT&amp;">Routed Wirelength</a></li>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=pack_time REAL&amp;">Pack Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=place_time REAL&amp;">Place Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=crit_path_route_time REAL&amp;">Crit. Path Route Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=vtr_reg_qor_chain_predictor_off&amp;x=parsed_date REAL&amp;y=max_vpr_mem INT&amp;">VPR Peak Memory</a></li>
        </ul>
      </li>
      <li>Titan:
        <ul>
          <li><a href="builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=critical_path_delay INT&amp;">Critical Path Delay</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=routed_wirelength INT&amp;">Routed Wirelength</a></li>
          <li><a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=pack_time REAL&amp;">Pack Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=place_time REAL&amp;">Place Time</a>,
<a href="builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=crit_path_route_time INT&amp;">Crit. Path Route Time</a>,
<a href="http://builds.verilogtorouting.org:8088/view?db=weekly.db&amp;t=titan_reg&amp;x=parsed_date REAL&amp;y=max_vpr_mem INT&amp;">VPR Peak Memory</a></li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p>The following regression tests are run after every check-in:</p>

<ul>
  <li><a href="http://builds.verilogtorouting.org:8088/view?db=basic.db">Basic Regression</a></li>
  <li><a href="http://builds.verilogtorouting.org:8088/view?db=strong.db">Strong Regression</a></li>
</ul>

