============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:12:37 pm
  Module:                 carry_increment_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (R) A[21]
       Endpoint: (R) S[27]

                   Capture    Launch  
      Path Delay:+    1848         -  
      Drv Adjust:+       0         0  
         Arrival:=    1848            
                                      
   Required Time:=    1848            
       Data Path:-    1848            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1848            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  A[21]                                           -       -       R     (arrival)                       1  3.5  1000     0       0    (-,-) 
  g2404/X                                         -       A->X    R     sky130_fd_sc_hd__clkbuf_1       1  5.9    90   179     179    (-,-) 
  RCAS[5].RCA2/full_adder_loop[1].FA/g128/Y       -       A->Y    F     sky130_fd_sc_hd__inv_2          3 10.4    37    53     233    (-,-) 
  RCAS[5].RCA2/full_adder_loop[1].FA/g2__6260/X   -       A->X    F     sky130_fd_sc_hd__or2_2          1  9.6    76   316     549    (-,-) 
  RCAS[5].RCA2/full_adder_loop[1].FA/g121__7410/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4        3 20.5    81    95     644    (-,-) 
  RCAS[5].RCA2/full_adder_loop[2].FA/g83__8428/Y  -       A2_N->Y R     sky130_fd_sc_hd__o2bb2ai_2      2  8.0   143   120     763    (-,-) 
  g5647__7410/Y                                   -       A->Y    F     sky130_fd_sc_hd__nand3_2        1  5.6    77    85     848    (-,-) 
  g5739/Y                                         -       A->Y    R     sky130_fd_sc_hd__inv_2          3 14.2    74    91     939    (-,-) 
  g5625__5749/Y                                   -       C->Y    F     sky130_fd_sc_hd__nand3_2        1  5.6    71    80    1020    (-,-) 
  g5591__5748/Y                                   -       A->Y    R     sky130_fd_sc_hd__nand2_2        3  9.8    71    84    1103    (-,-) 
  g5580__5750/Y                                   -       A->Y    F     sky130_fd_sc_hd__nand2_1        3 10.3    98    92    1195    (-,-) 
  g5542__6417/Y                                   -       B->Y    R     sky130_fd_sc_hd__nor2_2         4 15.0   187   182    1377    (-,-) 
  g5768/Y                                         -       B->Y    F     sky130_fd_sc_hd__nand3b_1       1  3.5    73   104    1481    (-,-) 
  g5765/Y                                         -       B->Y    R     sky130_fd_sc_hd__nand2_1        1  3.7    55    80    1560    (-,-) 
  g38/Y                                           -       A->Y    F     sky130_fd_sc_hd__nand2_1        1  5.5    49    61    1622    (-,-) 
  g36/Y                                           -       B->Y    R     sky130_fd_sc_hd__nand2_2        1 51.3   273   226    1847    (-,-) 
  S[27]                                           <<<     -       R     (port)                          -    -     -     0    1848    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------

