- name: CPTR_EL3
  long_name: "Architectural Feature Trap Register (EL3)"
  purpose: |
       "
       Controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace
       functionality and registers associated with SVE, Advanced SIMD and
       floating-point execution. Also controls EL3 access to trace
       functionality and registers associated with SVE, Advanced SIMD and
       floating-point execution.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x6
        op2: 0x2
        crm: 0x1
        crn: 0x1
        operand_mnemonic: CPTR_EL3

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x6
        op2: 0x2
        crm: 0x1
        crn: 0x1
        operand_mnemonic: CPTR_EL3

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: 0
            lsb: 0
            msb: 7
            reserved0: True

          - name: 0
            lsb: 8
            msb: 8
            reserved0: True

          - name: EZ
            lsb: 8
            msb: 8

          - name: 0
            lsb: 9
            msb: 9
            reserved0: True

          - name: TFP
            lsb: 10
            msb: 10

          - name: 0
            lsb: 11
            msb: 19
            reserved0: True

          - name: TTA
            lsb: 20
            msb: 20

          - name: 0
            lsb: 21
            msb: 29
            reserved0: True

          - name: 0
            lsb: 30
            msb: 30
            reserved0: True

          - name: TAM
            lsb: 30
            msb: 30

          - name: TCPAC
            lsb: 31
            msb: 31

          - name: 0
            lsb: 32
            msb: 63
            reserved0: True
