{"Source Block": ["oh/elink/hdl/etx_protocol.v@43:53@HdlIdDef", "   reg [PW-1:0]  tx_packet; \n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n   wire \t burst_match;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@168:178", "   wire \t       awvalid_in;\n   \n   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n"], ["oh/elink/hdl/etx_protocol.v@44:54", "   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n   wire \t burst_match;\n   wire \t burst_type_match;\n"], ["oh/elink/hdl/etx_protocol.v@45:55", "   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n"], ["oh/elink/hdl/etx_protocol.v@40:50", "   //###################################################################\n   //# Local regs & wires\n   //###################################################################\n   reg [PW-1:0]  tx_packet; \n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n"], ["oh/elink/hdl/emaxi.v@170:180", "   wire [1:0] \t       rxwr_datamode;\n   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n"], ["oh/elink/hdl/emaxi.v@172:182", "   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n   wire [31:0] \t       txrr_dstaddr;\n"], ["oh/elink/hdl/etx_protocol.v@46:56", "   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n"], ["oh/elink/hdl/etx_protocol.v@41:51", "   //# Local regs & wires\n   //###################################################################\n   reg [PW-1:0]  tx_packet; \n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n"], ["oh/elink/hdl/etx_protocol.v@42:52", "   //###################################################################\n   reg [PW-1:0]  tx_packet; \n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n"], ["oh/elink/hdl/etx_protocol.v@47:57", "   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t tx_write;\n   wire [1:0] \t tx_datamode;\n   wire [3:0]\t tx_ctrlmode;\n   wire [AW-1:0] tx_dstaddr;   \n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n   wire \t burst_in;\n"], ["oh/elink/hdl/emaxi.v@171:181", "   wire [AW-1:0]       rxwr_dstaddr;\n   wire [DW-1:0]       rxwr_data;\n   wire [AW-1:0]       rxwr_srcaddr;\n\n   wire [1:0] \t       rxrd_datamode;\n   wire [3:0] \t       rxrd_ctrlmode;\n   wire [AW-1:0]       rxrd_dstaddr;\n   wire [AW-1:0]       rxrd_srcaddr;\n\n   wire [1:0] \t       txrr_datamode;\n   wire [3:0] \t       txrr_ctrlmode;\n"]], "Diff Content": {"Delete": [[48, "   wire [DW-1:0] etx_data;\n"]], "Add": []}}