$date
	Mon Jul 12 15:05:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! clk_50M $end
$var wire 1 " clk_250ms $end
$var reg 1 # enable $end
$scope module cg1 $end
$var wire 1 # enable $end
$var reg 1 ! clk $end
$var reg 1 $ start_clk $end
$var real 1 % clk_off $end
$var real 1 & clk_on $end
$var real 1 ' clk_pd $end
$var real 1 ( quarter $end
$var real 1 ) start_dly $end
$upscope $end
$scope module cg2 $end
$var wire 1 # enable $end
$var reg 1 " clk $end
$var reg 1 * start_clk $end
$var real 1 + clk_off $end
$var real 1 , clk_on $end
$var real 1 - clk_pd $end
$var real 1 . quarter $end
$var real 1 / start_dly $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 /
r62500 .
r250000 -
r125000 ,
r125000 +
0*
r0 )
r5 (
r20 '
r10 &
r10 %
0$
0#
0"
0!
$end
#10000
1"
1!
1*
1$
1#
#20000
0!
#30000
1!
#40000
0!
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
#100000
0!
#110000
1!
#120000
0!
#130000
1!
#140000
0!
#150000
1!
#160000
0!
#170000
1!
#180000
0!
#190000
1!
#200000
0!
#210000
1!
#220000
0!
#230000
1!
#240000
0!
#250000
1!
#260000
0!
#270000
1!
#280000
0!
#290000
1!
#300000
0!
#310000
1!
#320000
0!
#330000
1!
#340000
0!
#350000
1!
#360000
0!
#370000
1!
#380000
0!
#390000
1!
#400000
0!
#410000
1!
#420000
0!
#430000
1!
#440000
0!
#450000
1!
#460000
0!
#470000
1!
#480000
0!
#490000
1!
#500000
0!
#510000
1!
