Mar 11 23:32:45.933 VTTY: Console port: waiting connection on tcp port 5000 for protocol IPv6 (FD 12)
Mar 11 23:32:45.933 VTTY: Console port: waiting connection on tcp port 5000 for protocol IPv4 (FD 13)
Mar 11 23:32:45.938 slot0: C/H/S settings = 0/4/32
Mar 11 23:32:45.938 slot1: C/H/S settings = 0/4/32
Mar 11 23:32:46.148 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x602467a4,JIT on)
Mar 11 23:32:46.148 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 11 23:32:46.339 ROM: Microcode has started.
Mar 11 23:32:46.342 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 23:32:46.423 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60252068 (size=2)
Mar 11 23:32:46.423 ROM: unhandled syscall 0x00000047 at pc=0x60a7a024 (a1=0x80007db4,a2=0x00000000,a3=0x00000000)
Mar 11 23:32:47.289 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 23:32:47.327 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d870: bus=0,device=0,function=0,reg=0x00
Mar 11 23:32:47.327 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d874: bus=0,device=0,function=0,reg=0x00
Mar 11 23:32:47.327 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d624: bus=0,device=0,function=0,reg=0x08
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x10
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x10
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x90
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x90
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x14
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x14
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x94
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x94
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x20
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x20
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0xa0
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0xa0
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x04
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x04
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x84
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x84
Mar 11 23:32:47.327 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x0c
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x0c
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x8c
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x8c
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x10
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x10
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x90
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x90
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x14
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x14
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d76c: bus=0,device=0,function=0,reg=0x94
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d770: bus=0,device=0,function=0,reg=0x94
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x10).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x10).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x90).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x90).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x14).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x14).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d76c (bus=0,device=0,function=1,reg=0x94).
Mar 11 23:32:47.328 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d770 (bus=0,device=0,function=1,reg=0x94).
Mar 11 23:32:47.329 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6025ab60 (size=2)
Mar 11 23:32:47.329 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272be0 (size=2)
Mar 11 23:32:47.329 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272c0c (size=2)
Mar 11 23:32:47.329 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x60272c20 (size=2)
Mar 11 23:32:47.329 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60272c54 (size=1)
Mar 11 23:32:47.335 ROM: unhandled syscall 0x0000003e at pc=0x60a7a024 (a1=0x80007da4,a2=0x00002580,a3=0x64540000)
Mar 11 23:32:47.336 ROM: unhandled syscall 0x00000047 at pc=0x60a7a024 (a1=0x80007dac,a2=0x00000000,a3=0x64540000)
Mar 11 23:32:49.838 ROM: trying to read bootvar 'BOOT'
Mar 11 23:32:49.838 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 11 23:32:49.838 ROM: trying to read bootvar 'BOOTLDR'
Mar 11 23:32:49.838 ROM: trying to read bootvar 'RSHELF'
Mar 11 23:32:49.838 ROM: trying to read bootvar 'DSHELF'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'DSHELFINFO'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'CHRG_ID'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'SLOTCACHE'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'OVERTEMP'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'DIAG'
Mar 11 23:32:49.841 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 23:32:50.438 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607f3468 (size=2)
Mar 11 23:32:50.438 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607f3064 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607f30ec (size=1)
Mar 11 23:32:50.438 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607f30f8, value=0x00000000 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607f3104 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607f3114, value=0x00000080 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4e84 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607f4e90, value=0x00000080 (size=1)
Mar 11 23:32:50.438 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4e94 (size=1)
Mar 11 23:32:50.595 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:50.715 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:50.811 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:50.933 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:51.062 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:51.255 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607f4ebc (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607f3200, value=0x00000002 (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607f3208, value=0x00000002 (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607f3210, value=0x00000002 (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607f3214, value=0x00000002 (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607f3218, value=0x00000002 (size=1)
Mar 11 23:32:51.255 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607f321c, value=0x00000002 (size=1)
Mar 11 23:32:51.256 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607f4098 (size=1)
Mar 11 23:32:52.401 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x00
Mar 11 23:32:52.405 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x00
Mar 11 23:32:52.405 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x00
Mar 11 23:32:52.408 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x00
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x10
Mar 11 23:32:52.408 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x10
Mar 11 23:32:52.408 NM-4T(1): registers are mapped at 0x4d000000
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x14
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x14
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x40
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x40
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x0c
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x0c
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x04
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x04
Mar 11 23:32:52.408 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d880: bus=0,device=6,function=0,reg=0x08
Mar 11 23:32:52.408 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6025d884: bus=0,device=6,function=0,reg=0x08
Mar 11 23:32:52.408 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 11 23:32:52.408 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d74c: bus=0,device=6,function=0,reg=0x0c
Mar 11 23:32:52.408 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6025d758: bus=0,device=6,function=0,reg=0x0c
Mar 11 23:32:52.408 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 11 23:32:52.408 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 23:32:52.420 NM-4T(1): channel 0 disabled
Mar 11 23:32:52.423 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 23:32:52.423 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 23:32:52.423 NM-4T(1): channel 0 enabled
Mar 11 23:32:52.423 NM-4T(1): unknown command 0x3000c
Mar 11 23:32:52.423 NM-4T(1): channel 0 enabled
Mar 11 23:32:52.426 NM-4T(1): channel 1 disabled
Mar 11 23:32:52.426 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 11 23:32:52.426 NM-4T(1): channel 1: clock rate set to 2016000
Mar 11 23:32:52.427 NM-4T(1): channel 1 enabled
Mar 11 23:32:52.427 NM-4T(1): unknown command 0x3000c
Mar 11 23:32:52.427 NM-4T(1): channel 1 enabled
Mar 11 23:32:52.429 NM-4T(1): channel 2 disabled
Mar 11 23:32:52.429 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 11 23:32:52.429 NM-4T(1): channel 2: clock rate set to 2016000
Mar 11 23:32:52.429 NM-4T(1): channel 2 enabled
Mar 11 23:32:52.429 NM-4T(1): unknown command 0x3000c
Mar 11 23:32:52.429 NM-4T(1): channel 2 enabled
Mar 11 23:32:52.440 NM-4T(1): channel 3 disabled
Mar 11 23:32:52.440 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 11 23:32:52.440 NM-4T(1): channel 3: clock rate set to 2016000
Mar 11 23:32:52.446 NM-4T(1): channel 3 enabled
Mar 11 23:32:52.446 NM-4T(1): unknown command 0x3000c
Mar 11 23:32:52.447 NM-4T(1): channel 3 enabled
Mar 11 23:32:52.503 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6024f53c (size=2)
Mar 11 23:32:57.554 ROM: trying to read bootvar 'PMDEBUG'
Mar 11 23:32:57.709 ROM: trying to read bootvar 'MONDEBUG'
Mar 11 23:32:59.668 ROM: unhandled syscall 0x0000001a at pc=0x60a7a024 (a1=0x65062f64,a2=0x00000001,a3=0x00000023)
Mar 11 23:32:59.668 ROM: unhandled syscall 0x00000009 at pc=0x60a7a024 (a1=0x65062f64,a2=0x00000001,a3=0x00000023)
Mar 11 23:33:00.676 NM-4T(1): channel 0 disabled
Mar 11 23:33:00.677 NM-4T(1): channel 1 disabled
Mar 11 23:33:00.678 NM-4T(1): channel 2 disabled
Mar 11 23:33:00.679 NM-4T(1): channel 3 disabled
Mar 11 23:33:00.697 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607f3428 (size=2)
Mar 11 23:33:00.697 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607f3430 (size=2)
Mar 11 23:33:00.704 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 11 23:33:01.503 ROM: trying to set bootvar 'BSI=0'
Mar 11 23:33:01.503 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 11 23:33:01.503 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 11 23:33:01.538 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 11 23:33:03.285 VTTY: Console port is now connected (accept_fd=12,conn_fd=20)
Mar 11 23:34:14.409 VTTY: Console port is now connected (accept_fd=12,conn_fd=22)
Mar 11 23:34:56.312 ROM: trying to set bootvar 'RANDOM_NUM=150246993'
Mar 11 23:35:28.618 NM-4T(1): channel 0 disabled
Mar 11 23:35:32.257 NM-4T(1): channel 0 disabled
Mar 11 23:35:32.263 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 23:35:32.263 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 23:35:32.264 NM-4T(1): channel 0 enabled
Mar 11 23:35:32.264 NM-4T(1): unknown command 0x3000c
Mar 11 23:35:32.264 NM-4T(1): channel 0 enabled
Mar 11 23:35:58.028 NM-4T(1): channel 0 disabled
Mar 11 23:35:58.035 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 11 23:35:58.035 NM-4T(1): channel 0: clock rate set to 2016000
Mar 11 23:35:58.035 NM-4T(1): channel 0 enabled
Mar 11 23:35:58.035 NM-4T(1): unknown command 0x3000c
Mar 11 23:35:58.035 NM-4T(1): channel 0 enabled
Mar 11 23:38:56.673 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 11 23:38:56.673 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Mar 11 23:43:36.455 ROM: trying to read bootvar 'WARM_REBOOT'
