read -sv run_verilog_mid/adder_32b_9_88_32cb6905386b4a17628e564494ca3789.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_32cb6905386b4a17628e564494ca3789_yosys.v
