<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file iq_modulator_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Sat Feb 06 16:00:35 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   84.760MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "lo_pll_out" 420.000000 MHz (0 errors)</A></LI>            2 items scored, 0 timing errors detected.
Report:  444.444MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.648ns  (32.5% logic, 67.5% route), 8 logic levels.

 Constraint Details:

     11.648ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.091ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       344     2.248     R17C23A.Q1 to     R19C33C.B1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R19C33C.B1 to     R19C33C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1752
ROUTE        14     0.888     R19C33C.F1 to     R19C35C.D0 o_dac_a_9__I_0/carrier/qtr_inst/n26538
CTOF_DEL    ---     0.452     R19C35C.D0 to     R19C35C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE         1     0.968     R19C35C.F0 to     R21C35D.B0 o_dac_a_9__I_0/carrier/qtr_inst/n26357
CTOF_DEL    ---     0.452     R21C35D.B0 to     R21C35D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2218
ROUTE         1     0.839     R21C35D.F0 to     R23C34A.D0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2678
CTOOFX_DEL  ---     0.661     R23C34A.D0 to   R23C34A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19793/SLICE_1052
ROUTE         1     1.396   R23C34A.OFX0 to     R23C28C.C1 o_dac_a_9__I_0/carrier/qtr_inst/n22132
CTOF_DEL    ---     0.452     R23C28C.C1 to     R23C28C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     0.384     R23C28C.F1 to     R23C28C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22136
CTOF_DEL    ---     0.452     R23C28C.C0 to     R23C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     1.143     R23C28C.F0 to     R18C28D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22138
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F0 to    R18C28D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_6 (to dac_clk_p_c)
                  --------
                   11.648   (32.5% logic, 67.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.452ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.287ns  (33.5% logic, 66.5% route), 8 logic levels.

 Constraint Details:

     11.287ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.452ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23D.CLK to     R17C23D.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 (from dac_clk_p_c)
ROUTE       367     1.887     R17C23D.Q0 to     R19C33C.D1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_2
CTOF_DEL    ---     0.452     R19C33C.D1 to     R19C33C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1752
ROUTE        14     0.888     R19C33C.F1 to     R19C35C.D0 o_dac_a_9__I_0/carrier/qtr_inst/n26538
CTOF_DEL    ---     0.452     R19C35C.D0 to     R19C35C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE         1     0.968     R19C35C.F0 to     R21C35D.B0 o_dac_a_9__I_0/carrier/qtr_inst/n26357
CTOF_DEL    ---     0.452     R21C35D.B0 to     R21C35D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2218
ROUTE         1     0.839     R21C35D.F0 to     R23C34A.D0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2678
CTOOFX_DEL  ---     0.661     R23C34A.D0 to   R23C34A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19793/SLICE_1052
ROUTE         1     1.396   R23C34A.OFX0 to     R23C28C.C1 o_dac_a_9__I_0/carrier/qtr_inst/n22132
CTOF_DEL    ---     0.452     R23C28C.C1 to     R23C28C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     0.384     R23C28C.F1 to     R23C28C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22136
CTOF_DEL    ---     0.452     R23C28C.C0 to     R23C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     1.143     R23C28C.F0 to     R18C28D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22138
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F0 to    R18C28D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_6 (to dac_clk_p_c)
                  --------
                   11.287   (33.5% logic, 66.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.267ns  (31.5% logic, 68.5% route), 8 logic levels.

 Constraint Details:

     11.267ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.472ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       344     2.480     R17C23A.Q1 to     R23C27D.C1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R23C27D.C1 to     R23C27D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1703
ROUTE        19     2.209     R23C27D.F1 to     R24C32B.B1 o_dac_a_9__I_0/carrier/qtr_inst/n26569
CTOF_DEL    ---     0.452     R24C32B.B1 to     R24C32B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1480
ROUTE         3     0.957     R24C32B.F1 to     R24C28C.D1 o_dac_a_9__I_0/carrier/qtr_inst/n875_adj_2571
CTOOFX_DEL  ---     0.661     R24C28C.D1 to   R24C28C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19783/SLICE_1275
ROUTE         1     0.000   R24C28C.OFX0 to    R24C28C.FXB o_dac_a_9__I_0/carrier/qtr_inst/n22122
FXTOOFX_DE  ---     0.223    R24C28C.FXB to   R24C28C.OFX1 o_dac_a_9__I_0/carrier/qtr_inst/i19783/SLICE_1275
ROUTE         1     0.541   R24C28C.OFX1 to     R23C28C.D1 o_dac_a_9__I_0/carrier/qtr_inst/n22131
CTOF_DEL    ---     0.452     R23C28C.D1 to     R23C28C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     0.384     R23C28C.F1 to     R23C28C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22136
CTOF_DEL    ---     0.452     R23C28C.C0 to     R23C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     1.143     R23C28C.F0 to     R18C28D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22138
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F0 to    R18C28D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_6 (to dac_clk_p_c)
                  --------
                   11.267   (31.5% logic, 68.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              11.230ns  (33.7% logic, 66.3% route), 8 logic levels.

 Constraint Details:

     11.230ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.509ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       344     2.319     R17C23A.Q1 to     R19C35C.C1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R19C35C.C1 to     R19C35C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE        14     0.399     R19C35C.F1 to     R19C35C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n26526
CTOF_DEL    ---     0.452     R19C35C.C0 to     R19C35C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE         1     0.968     R19C35C.F0 to     R21C35D.B0 o_dac_a_9__I_0/carrier/qtr_inst/n26357
CTOF_DEL    ---     0.452     R21C35D.B0 to     R21C35D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2218
ROUTE         1     0.839     R21C35D.F0 to     R23C34A.D0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2678
CTOOFX_DEL  ---     0.661     R23C34A.D0 to   R23C34A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19793/SLICE_1052
ROUTE         1     1.396   R23C34A.OFX0 to     R23C28C.C1 o_dac_a_9__I_0/carrier/qtr_inst/n22132
CTOF_DEL    ---     0.452     R23C28C.C1 to     R23C28C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     0.384     R23C28C.F1 to     R23C28C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22136
CTOF_DEL    ---     0.452     R23C28C.C0 to     R23C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     1.143     R23C28C.F0 to     R18C28D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22138
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F0 to    R18C28D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_6 (to dac_clk_p_c)
                  --------
                   11.230   (33.7% logic, 66.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.559ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i7  (to dac_clk_p_c +)

   Delay:              11.180ns  (27.7% logic, 72.3% route), 7 logic levels.

 Constraint Details:

     11.180ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.559ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       344     2.480     R17C23A.Q1 to     R23C27D.C1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R23C27D.C1 to     R23C27D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1703
ROUTE        19     2.216     R23C27D.F1 to     R22C36C.B1 o_dac_a_9__I_0/carrier/qtr_inst/n26569
CTOF_DEL    ---     0.452     R22C36C.B1 to     R22C36C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1919
ROUTE         1     1.369     R22C36C.F1 to     R18C36A.B0 o_dac_a_9__I_0/carrier/qtr_inst/n924_adj_2621
CTOOFX_DEL  ---     0.661     R18C36A.B0 to   R18C36A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i20167/SLICE_1195
ROUTE         1     0.000   R18C36A.OFX0 to    R18C36A.FXB o_dac_a_9__I_0/carrier/qtr_inst/n22506
FXTOOFX_DE  ---     0.223    R18C36A.FXB to   R18C36A.OFX1 o_dac_a_9__I_0/carrier/qtr_inst/i20167/SLICE_1195
ROUTE         1     1.355   R18C36A.OFX1 to     R18C28C.B0 o_dac_a_9__I_0/carrier/qtr_inst/n22510
CTOF_DEL    ---     0.452     R18C28C.B0 to     R18C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/i20173/SLICE_2177
ROUTE         1     0.659     R18C28C.F0 to     R18C28D.C1 o_dac_a_9__I_0/carrier/qtr_inst/n22512
CTOF_DEL    ---     0.452     R18C28D.C1 to     R18C28D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F1 to    R18C28D.DI1 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_7 (to dac_clk_p_c)
                  --------
                   11.180   (27.7% logic, 72.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_546__i27  (from dac_clk_p_c +)
   Destination:    EFB        Port           wb_lo_data_7__I_0/EFBInst_0(ASIC)  (to dac_clk_p_c +)

   Delay:               8.703ns  (25.5% logic, 74.5% route), 5 logic levels.

 Constraint Details:

      8.703ns physical path delay genbus/wbexec/SLICE_40 to wb_lo_data_7__I_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.153ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.569ns) by 2.866ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_40 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R18C6C.CLK to      R18C6C.Q1 genbus/wbexec/SLICE_40 (from dac_clk_p_c)
ROUTE         4     1.201      R18C6C.Q1 to      R17C5B.B0 wb_addr_27
CTOF_DEL    ---     0.452      R17C5B.B0 to      R17C5B.F0 SLICE_1998
ROUTE         1     1.223      R17C5B.F0 to      R17C7B.A0 n20456
CTOF_DEL    ---     0.452      R17C7B.A0 to      R17C7B.F0 SLICE_1550
ROUTE        10     1.330      R17C7B.F0 to      R15C5B.B1 n38
CTOF_DEL    ---     0.452      R15C5B.B1 to      R15C5B.F1 SLICE_1542
ROUTE         1     0.384      R15C5B.F1 to      R15C5B.C0 n20104
CTOF_DEL    ---     0.452      R15C5B.C0 to      R15C5B.F0 SLICE_1542
ROUTE         1     2.348      R15C5B.F0 to     EFB.WBSTBI wb_lo_data_7__N_96 (to dac_clk_p_c)
                  --------
                    8.703   (25.5% logic, 74.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to     R18C6C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.864     LPLL.CLKOP to     EFB.WBCLKI dac_clk_p_c
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.878ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i8  (to dac_clk_p_c +)

   Delay:              10.825ns  (34.8% logic, 65.2% route), 8 logic levels.

 Constraint Details:

     10.825ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_479 meets
     13.889ns delay constraint less
      0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.703ns) by 2.878ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       344     2.480     R17C23A.Q1 to     R23C27D.C1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_1
CTOF_DEL    ---     0.452     R23C27D.C1 to     R23C27D.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1703
ROUTE        19     2.209     R23C27D.F1 to     R24C32B.B1 o_dac_a_9__I_0/carrier/qtr_inst/n26569
CTOF_DEL    ---     0.452     R24C32B.B1 to     R24C32B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1480
ROUTE         3     0.392     R24C32B.F1 to     R24C32C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n875_adj_2571
CTOOFX_DEL  ---     0.661     R24C32C.C0 to   R24C32C.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_780
ROUTE         1     0.000   R24C32C.OFX0 to    R24C32C.FXB o_dac_a_9__I_0/carrier/qtr_inst/n25353
FXTOOFX_DE  ---     0.223    R24C32C.FXB to   R24C32C.OFX1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_780
ROUTE         1     0.656   R24C32C.OFX1 to     R24C33C.C1 o_dac_a_9__I_0/carrier/qtr_inst/n25357
CTOF_DEL    ---     0.452     R24C33C.C1 to     R24C33C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1684
ROUTE         1     0.384     R24C33C.F1 to     R24C33C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22302
CTOF_DEL    ---     0.452     R24C33C.C0 to     R24C33C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1684
ROUTE         1     0.942     R24C33C.F0 to     R23C34B.D0 o_dac_a_9__I_0/carrier/qtr_inst/n22309
CTOOFX_DEL  ---     0.661     R23C34B.D0 to   R23C34B.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_479
ROUTE         1     0.000   R23C34B.OFX0 to    R23C34B.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_8 (to dac_clk_p_c)
                  --------
                   10.825   (34.8% logic, 65.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.675     LPLL.CLKOP to    R23C34B.CLK dac_clk_p_c
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_i_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i7  (to dac_clk_p_c +)

   Delay:              10.854ns  (32.6% logic, 67.4% route), 7 logic levels.

 Constraint Details:

     10.854ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.885ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16D.CLK to     R12C16D.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 (from dac_clk_p_c)
ROUTE       362     2.184     R12C16D.Q0 to      R5C18A.B1 o_dac_a_9__I_0/carrier/qtr_inst/index_i_2
CTOF_DEL    ---     0.452      R5C18A.B1 to      R5C18A.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1686
ROUTE        13     0.894      R5C18A.F1 to      R4C18C.A0 o_dac_a_9__I_0/carrier/qtr_inst/n26650
CTOF_DEL    ---     0.452      R4C18C.A0 to      R4C18C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2227
ROUTE         1     1.254      R4C18C.F0 to      R5C18B.B0 o_dac_a_9__I_0/carrier/qtr_inst/n333_adj_2682
CTOOFX_DEL  ---     0.661      R5C18B.B0 to    R5C18B.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i18999/SLICE_1170
ROUTE         1     0.851    R5C18B.OFX0 to      R5C17B.A0 o_dac_a_9__I_0/carrier/qtr_inst/n21319
CTOF_DEL    ---     0.452      R5C17B.A0 to      R5C17B.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2232
ROUTE         1     0.851      R5C17B.F0 to      R6C17A.A1 o_dac_a_9__I_0/carrier/qtr_inst/n22324
CTOOFX_DEL  ---     0.661      R6C17A.A1 to    R6C17A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19995/SLICE_998
ROUTE         1     1.281    R6C17A.OFX0 to      R9C14B.D1 o_dac_a_9__I_0/carrier/qtr_inst/n22334
CTOF_DEL    ---     0.452      R9C14B.D1 to      R9C14B.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464
ROUTE         1     0.000      R9C14B.F1 to     R9C14B.DI1 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2127_7 (to dac_clk_p_c)
                  --------
                   10.854   (32.6% logic, 67.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R12C16D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to     R9C14B.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.928ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              o_dac_a_9__I_0/carrier/qtr_inst/index_q_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i6  (to dac_clk_p_c +)

   Delay:              10.811ns  (35.0% logic, 65.0% route), 8 logic levels.

 Constraint Details:

     10.811ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.928ns

 Physical Path Details:

      Data path o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C23A.CLK to     R17C23A.Q0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433 (from dac_clk_p_c)
ROUTE       333     1.900     R17C23A.Q0 to     R19C35C.A1 o_dac_a_9__I_0/carrier/qtr_inst/index_q_0
CTOF_DEL    ---     0.452     R19C35C.A1 to     R19C35C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE        14     0.399     R19C35C.F1 to     R19C35C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n26526
CTOF_DEL    ---     0.452     R19C35C.C0 to     R19C35C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1477
ROUTE         1     0.968     R19C35C.F0 to     R21C35D.B0 o_dac_a_9__I_0/carrier/qtr_inst/n26357
CTOF_DEL    ---     0.452     R21C35D.B0 to     R21C35D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2218
ROUTE         1     0.839     R21C35D.F0 to     R23C34A.D0 o_dac_a_9__I_0/carrier/qtr_inst/n955_adj_2678
CTOOFX_DEL  ---     0.661     R23C34A.D0 to   R23C34A.OFX0 o_dac_a_9__I_0/carrier/qtr_inst/i19793/SLICE_1052
ROUTE         1     1.396   R23C34A.OFX0 to     R23C28C.C1 o_dac_a_9__I_0/carrier/qtr_inst/n22132
CTOF_DEL    ---     0.452     R23C28C.C1 to     R23C28C.F1 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     0.384     R23C28C.F1 to     R23C28C.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22136
CTOF_DEL    ---     0.452     R23C28C.C0 to     R23C28C.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1696
ROUTE         1     1.143     R23C28C.F0 to     R18C28D.C0 o_dac_a_9__I_0/carrier/qtr_inst/n22138
CTOF_DEL    ---     0.452     R18C28D.C0 to     R18C28D.F0 o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478
ROUTE         1     0.000     R18C28D.F0 to    R18C28D.DI0 o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2142_6 (to dac_clk_p_c)
                  --------
                   10.811   (35.0% logic, 65.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R17C23A.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to    R18C28D.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_wb_addr_546__i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        smpl_register_i0_i25  (to dac_clk_p_c +)
                   FF                        smpl_register_i0_i24

   Delay:              10.697ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

     10.697ns physical path delay genbus/wbexec/SLICE_52 to SLICE_635 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.640ns) by 2.943ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_52 to SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R18C3C.CLK to      R18C3C.Q0 genbus/wbexec/SLICE_52 (from dac_clk_p_c)
ROUTE         7     2.627      R18C3C.Q0 to     R14C18C.C0 wb_addr_2
CTOF_DEL    ---     0.452     R14C18C.C0 to     R14C18C.F0 SLICE_1999
ROUTE        28     3.514     R14C18C.F0 to      R15C5C.D1 n9365
CTOF_DEL    ---     0.452      R15C5C.D1 to      R15C5C.F1 SLICE_1543
ROUTE         1     0.384      R15C5C.F1 to      R15C5C.C0 n20916
CTOF_DEL    ---     0.452      R15C5C.C0 to      R15C5C.F0 SLICE_1543
ROUTE        16     2.407      R15C5C.F0 to      R19C9C.CE dac_clk_p_c_enable_272 (to dac_clk_p_c)
                  --------
                   10.697   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to     R18C3C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     1.711     LPLL.CLKOP to     R19C9C.CLK dac_clk_p_c
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   84.760MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.131ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_341

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_341 to SLICE_341 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_341 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C25A.CLK to      R2C25A.Q0 SLICE_341 (from lo_pll_out)
ROUTE         2     0.551      R2C25A.Q0 to      R2C25A.D0 i_clk_p_c
CTOF_DEL    ---     0.452      R2C25A.D0 to      R2C25A.F0 SLICE_341
ROUTE         2     0.008      R2C25A.F0 to     R2C25A.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25A.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C25A.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_600 to SLICE_600 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      Data path SLICE_600 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C20C.CLK to      R2C20C.Q0 SLICE_600 (from lo_pll_out)
ROUTE         2     0.551      R2C20C.Q0 to      R2C20C.D0 q_clk_p_c
CTOF_DEL    ---     0.452      R2C20C.D0 to      R2C20C.F0 SLICE_600
ROUTE         2     0.008      R2C20C.F0 to     R2C20C.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C20C.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729     RPLL.CLKOP to     R2C20C.CLK lo_pll_out
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   84.760 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |  420.000 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 672
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37304 paths, 4 nets, and 16165 connections (97.95% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Sat Feb 06 16:00:35 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o iq_modulator_impl1.twr -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml iq_modulator_impl1.ncd iq_modulator_impl1.prf 
Design file:     iq_modulator_impl1.ncd
Preference file: iq_modulator_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "dac_clk_p_c" 72.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "lo_pll_out" 420.000000 MHz (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "i_ref_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/unpackx/o_dw_bits_i4  (from dac_clk_p_c +)
   Destination:    SP8KC      Port           genbus/genhex/mux_100(ASIC)  (to dac_clk_p_c +)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay SLICE_222 to genbus/genhex/mux_100 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.302ns

 Physical Path Details:

      Data path SLICE_222 to genbus/genhex/mux_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 SLICE_222 (from dac_clk_p_c)
ROUTE         1     0.275     R14C16C.Q0 to EBR_R13C16.AD7 genbus/hb_bits_4 (to dac_clk_p_c)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R14C16C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/genhex/mux_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.752     LPLL.CLKOP to EBR_R13C16.CLK dac_clk_p_c
                  --------
                    0.752   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i25  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i25  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_257 to genbus/addidles/SLICE_238 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_257 to genbus/addidles/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q1 genbus/addints/SLICE_257 (from dac_clk_p_c)
ROUTE         1     0.152     R19C16B.Q1 to     R19C16C.M1 genbus/int_word_25 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R19C16B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R19C16C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i31  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i31  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_260 to genbus/addidles/SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_260 to genbus/addidles/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15A.CLK to     R15C15A.Q1 genbus/addints/SLICE_260 (from dac_clk_p_c)
ROUTE         1     0.152     R15C15A.Q1 to     R15C15D.M1 genbus/int_word_31 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R15C15A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R15C15D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i0  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i0  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_245 to genbus/addidles/SLICE_226 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_245 to genbus/addidles/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q0 genbus/addints/SLICE_245 (from dac_clk_p_c)
ROUTE         1     0.152     R21C15A.Q0 to     R21C15B.M0 genbus/int_word_0 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R21C15A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R21C15B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i1  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i1  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_245 to genbus/addidles/SLICE_226 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_245 to genbus/addidles/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q1 genbus/addints/SLICE_245 (from dac_clk_p_c)
ROUTE         1     0.152     R21C15A.Q1 to     R21C15B.M1 genbus/int_word_1 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R21C15A.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R21C15B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i30  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i30  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_260 to genbus/addidles/SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_260 to genbus/addidles/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15A.CLK to     R15C15A.Q0 genbus/addints/SLICE_260 (from dac_clk_p_c)
ROUTE         1     0.152     R15C15A.Q0 to     R15C15D.M0 genbus/int_word_30 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R15C15A.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R15C15D.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i24  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i24  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_257 to genbus/addidles/SLICE_238 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_257 to genbus/addidles/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q0 genbus/addints/SLICE_257 (from dac_clk_p_c)
ROUTE         1     0.152     R19C16B.Q0 to     R19C16C.M0 genbus/int_word_24 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R19C16B.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.698     LPLL.CLKOP to    R19C16C.CLK dac_clk_p_c
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/wbexec/o_rsp_word_i2  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addints/o_int_word_i2  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/wbexec/SLICE_283 to genbus/addints/SLICE_246 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/wbexec/SLICE_283 to genbus/addints/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C12C.CLK to     R22C12C.Q0 genbus/wbexec/SLICE_283 (from dac_clk_p_c)
ROUTE         1     0.152     R22C12C.Q0 to     R22C12B.M0 genbus/ow_word_2 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R22C12C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R22C12B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i18  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i18  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_254 to genbus/addidles/SLICE_235 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_254 to genbus/addidles/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15C.CLK to     R23C15C.Q0 genbus/addints/SLICE_254 (from dac_clk_p_c)
ROUTE         1     0.152     R23C15C.Q0 to     R23C15D.M0 genbus/int_word_18 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R23C15C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R23C15D.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genbus/addints/o_int_word_i26  (from dac_clk_p_c +)
   Destination:    FF         Data in        genbus/addidles/o_idl_word_i26  (to dac_clk_p_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay genbus/addints/SLICE_258 to genbus/addidles/SLICE_239 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path genbus/addints/SLICE_258 to genbus/addidles/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14C.CLK to     R23C14C.Q0 genbus/addints/SLICE_258 (from dac_clk_p_c)
ROUTE         1     0.152     R23C14C.Q0 to     R23C14B.M0 genbus/int_word_26 (to dac_clk_p_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk_inst/PLLInst_0 to genbus/addints/SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R23C14C.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sys_clk_inst/PLLInst_0 to genbus/addidles/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       672     0.680     LPLL.CLKOP to    R23C14B.CLK dac_clk_p_c
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_341 to SLICE_341 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_341 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C25A.CLK to      R2C25A.Q0 SLICE_341 (from lo_pll_out)
ROUTE         2     0.135      R2C25A.Q0 to      R2C25A.D0 i_clk_p_c
CTOF_DEL    ---     0.101      R2C25A.D0 to      R2C25A.F0 SLICE_341
ROUTE         2     0.002      R2C25A.F0 to     R2C25A.DI0 i_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25A.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C25A.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out -)
   Destination:    FF         Data in        clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_600 to SLICE_600 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path SLICE_600 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C20C.CLK to      R2C20C.Q0 SLICE_600 (from lo_pll_out)
ROUTE         2     0.135      R2C20C.Q0 to      R2C20C.D0 q_clk_p_c
CTOF_DEL    ---     0.101      R2C20C.D0 to      R2C20C.F0 SLICE_600
ROUTE         2     0.002      R2C20C.F0 to     R2C20C.DI0 q_clk_n_c (to lo_pll_out)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path lo_gen/PLLInst_0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C20C.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lo_gen/PLLInst_0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     0.707     RPLL.CLKOP to     R2C20C.CLK lo_pll_out
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.384 ns|   2  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: lo_pll_out   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: i_ref_clk_c   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: dac_clk_p_c   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 672
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37304 paths, 4 nets, and 16165 connections (97.95% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
