Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Sep 18 11:11:36 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
SYNTH-11   Warning           DSP output not registered                                         8           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (188)
7. checking multiple_clock (12477)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (188)
---------------------------------
 There are 188 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (12477)
----------------------------------
 There are 12477 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.154    -3213.589                   3364                25714        0.032        0.000                      0                25714        2.563        0.000                       0                 12483  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_100M             {0.000 5.000}        10.000          100.000         
  clk_sys_CLK_IP     {0.000 3.125}        6.250           160.000         
  clkfbout_CLK_IP    {0.000 5.000}        10.000          100.000         
sys_clk_pin          {0.000 5.000}        10.000          100.000         
  clk_sys_CLK_IP_1   {0.000 3.125}        6.250           160.000         
  clkfbout_CLK_IP_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                               3.000        0.000                       0                     1  
  clk_sys_CLK_IP          -3.154    -3208.786                   3315                24827        0.102        0.000                      0                24827        2.563        0.000                       0                 12479  
  clkfbout_CLK_IP                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            3.000        0.000                       0                     1  
  clk_sys_CLK_IP_1        -3.153    -3206.416                   3315                24827        0.102        0.000                      0                24827        2.563        0.000                       0                 12479  
  clkfbout_CLK_IP_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sys_CLK_IP_1  clk_sys_CLK_IP         -3.154    -3208.786                   3315                24827        0.032        0.000                      0                24827  
clk_sys_CLK_IP    clk_sys_CLK_IP_1       -3.154    -3208.786                   3315                24827        0.032        0.000                      0                24827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_CLK_IP     clk_sys_CLK_IP          -0.539       -4.802                     49                  887        0.955        0.000                      0                  887  
**async_default**  clk_sys_CLK_IP_1   clk_sys_CLK_IP          -0.539       -4.802                     49                  887        0.885        0.000                      0                  887  
**async_default**  clk_sys_CLK_IP     clk_sys_CLK_IP_1        -0.539       -4.802                     49                  887        0.885        0.000                      0                  887  
**async_default**  clk_sys_CLK_IP_1   clk_sys_CLK_IP_1        -0.538       -4.767                     49                  887        0.955        0.000                      0                  887  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_sys_CLK_IP                        
(none)             clk_sys_CLK_IP_1                      
(none)             clkfbout_CLK_IP                       
(none)             clkfbout_CLK_IP_1                     
(none)                                clk_sys_CLK_IP     
(none)                                clk_sys_CLK_IP_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_CLK_IP
  To Clock:  clk_sys_CLK_IP

Setup :         3315  Failing Endpoints,  Worst Slack       -3.154ns,  Total Violation    -3208.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.346ns (37.594%)  route 5.554ns (62.406%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.684     8.153    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X11Y146        FDRE (Setup_fdre_C_R)       -0.429     4.999    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 3.346ns (36.017%)  route 5.944ns (63.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.567     8.418    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.542    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[33]
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X21Y142        FDCE (Setup_fdce_C_D)        0.032     5.443    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.346ns (36.201%)  route 5.897ns (63.799%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.378     8.371    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X21Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[3]
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X21Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.346ns (36.275%)  route 5.878ns (63.725%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.508     6.839    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.963 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3/O
                         net (fo=39, routed)          1.389     8.352    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3_n_0
    SLICE_X22Y141        LUT5 (Prop_lut5_I4_O)        0.124     8.476 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[31]_i_1/O
                         net (fo=1, routed)           0.000     8.476    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[31]
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X22Y141        FDCE (Setup_fdce_C_D)        0.029     5.440    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.346ns (36.472%)  route 5.828ns (63.528%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.451     8.303    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[1]_i_1/O
                         net (fo=1, routed)           0.000     8.427    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[1]
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X20Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.330ns (36.103%)  route 5.894ns (63.897%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.729    -0.738    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X47Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/Q
                         net (fo=39, routed)          0.832     0.551    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[4]_0[0]
    SLICE_X48Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0/O
                         net (fo=1, routed)           0.000     0.675    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.225 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.225    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.339 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.339    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.453 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000     1.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.567 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     1.567    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     1.681    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0_n_0
    SLICE_X48Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.222 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0/O[3]
                         net (fo=2, routed)           0.589     2.811    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0_n_4
    SLICE_X49Y141        LUT2 (Prop_lut2_I1_O)        0.306     3.117 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0/O
                         net (fo=1, routed)           0.000     3.117    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.518 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_5__0/CO[3]
                         net (fo=631, routed)         1.250     4.767    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffi1
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0/O
                         net (fo=1, routed)           1.034     5.926    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124     6.050 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0/O
                         net (fo=10, routed)          0.639     6.689    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0/O
                         net (fo=79, routed)          1.549     8.362    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0_n_0
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.486    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1[15]
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X50Y135        FDCE (Setup_fdce_C_D)        0.079     5.485    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.994ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.346ns (36.489%)  route 5.824ns (63.511%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.305     8.298    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X20Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.422 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[6]_i_1/O
                         net (fo=1, routed)           0.000     8.422    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[6]
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/C
                         clock pessimism              0.573     5.466    
                         clock uncertainty           -0.069     5.397    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)        0.031     5.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 -2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TWiddle1/Twiddleout2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.109%)  route 0.237ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.637    -0.510    TWiddle1/clk_sys
    SLICE_X32Y136        FDCE                                         r  TWiddle1/TW2out2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.128    -0.382 r  TWiddle1/TW2out2_reg[30]/Q
                         net (fo=1, routed)           0.237    -0.145    TWiddle1/TW2out2[30]
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    TWiddle1/clk_sys
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/C
                         clock pessimism              0.499    -0.246    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)        -0.001    -0.247    TWiddle1/Twiddleout2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.270ns (53.767%)  route 0.232ns (46.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y139        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.135    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[2]
    SLICE_X38Y138        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.006 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.006    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[3]
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/C
                         clock pessimism              0.499    -0.244    
    SLICE_X38Y138        FDCE (Hold_fdce_C_D)         0.134    -0.110    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.270ns (53.701%)  route 0.233ns (46.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X32Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.133    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[10]
    SLICE_X38Y140        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.004 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[11]
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/C
                         clock pessimism              0.499    -0.243    
    SLICE_X38Y140        FDCE (Hold_fdce_C_D)         0.134    -0.109    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.381ns (67.685%)  route 0.182ns (32.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.024 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.024    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.131    DFTBD_RAMs/DFTBD22_reg[20]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.270ns (52.925%)  route 0.240ns (47.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X28Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/Q
                         net (fo=2, routed)           0.240    -0.126    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[14]
    SLICE_X38Y141        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.003 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.003    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[15]
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/C
                         clock pessimism              0.499    -0.243    
    SLICE_X38Y141        FDCE (Hold_fdce_C_D)         0.134    -0.109    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[8084]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6036]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.586%)  route 0.305ns (68.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.635    -0.512    inputs/clk_sys
    SLICE_X31Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[8084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  inputs/shift_reg_buffer_reg[8084]/Q
                         net (fo=2, routed)           0.305    -0.065    inputs/shift_reg_buffer[8084]
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/C
                         clock pessimism              0.499    -0.249    
    SLICE_X44Y132        FDCE (Hold_fdce_C_D)         0.070    -0.179    inputs/shift_reg_buffer_reg[6036]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[820]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6964]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X31Y111        FDCE                                         r  inputs/Mic_shift_reg_input_reg[820]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/Mic_shift_reg_input_reg[820]/Q
                         net (fo=2, routed)           0.063    -0.304    inputs/p_0_in__0[819]
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    inputs/clk_sys
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/C
                         clock pessimism              0.248    -0.495    
    SLICE_X30Y111        FDCE (Hold_fdce_C_D)         0.076    -0.419    inputs/shift_reg_buffer_reg[6964]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1769]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[7913]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.642    -0.505    inputs/clk_sys
    SLICE_X57Y110        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  inputs/Mic_shift_reg_input_reg[1769]/Q
                         net (fo=2, routed)           0.064    -0.299    inputs/p_0_in__0[1768]
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.076    -0.416    inputs/shift_reg_buffer_reg[7913]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5833]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[3785]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X55Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[5833]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/shift_reg_buffer_reg[5833]/Q
                         net (fo=2, routed)           0.064    -0.302    inputs/shift_reg_buffer[5833]
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    inputs/clk_sys
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.076    -0.419    inputs/shift_reg_buffer_reg[3785]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.392ns (68.305%)  route 0.182ns (31.695%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.013 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.131    DFTBD_RAMs/DFTBD22_reg[22]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_CLK_IP
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X0Y48      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X0Y56      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X1Y52      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X1Y56      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y46     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y46     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y47     DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y47     DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y45     DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y45     DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_IP
  To Clock:  clkfbout_CLK_IP

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_IP
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_CLK_IP_1
  To Clock:  clk_sys_CLK_IP_1

Setup :         3315  Failing Endpoints,  Worst Slack       -3.153ns,  Total Violation    -3206.416ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.346ns (37.594%)  route 5.554ns (62.406%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.684     8.153    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.429    
    SLICE_X11Y146        FDRE (Setup_fdre_C_R)       -0.429     5.000    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 3.346ns (36.017%)  route 5.944ns (63.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.567     8.418    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.542    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[33]
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.412    
    SLICE_X21Y142        FDCE (Setup_fdce_C_D)        0.032     5.444    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.346ns (36.201%)  route 5.897ns (63.799%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.378     8.371    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X21Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[3]
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.396    
    SLICE_X21Y124        FDCE (Setup_fdce_C_D)        0.029     5.425    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.429    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.905    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.429    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.905    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.429    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.905    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.346ns (36.275%)  route 5.878ns (63.725%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.508     6.839    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.963 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3/O
                         net (fo=39, routed)          1.389     8.352    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3_n_0
    SLICE_X22Y141        LUT5 (Prop_lut5_I4_O)        0.124     8.476 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[31]_i_1/O
                         net (fo=1, routed)           0.000     8.476    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[31]
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.412    
    SLICE_X22Y141        FDCE (Setup_fdce_C_D)        0.029     5.441    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.002ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.346ns (36.472%)  route 5.828ns (63.528%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.451     8.303    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[1]_i_1/O
                         net (fo=1, routed)           0.000     8.427    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[1]
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.396    
    SLICE_X20Y124        FDCE (Setup_fdce_C_D)        0.029     5.425    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -3.002    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.330ns (36.103%)  route 5.894ns (63.897%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.729    -0.738    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X47Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/Q
                         net (fo=39, routed)          0.832     0.551    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[4]_0[0]
    SLICE_X48Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0/O
                         net (fo=1, routed)           0.000     0.675    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.225 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.225    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.339 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.339    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.453 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000     1.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.567 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     1.567    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     1.681    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0_n_0
    SLICE_X48Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.222 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0/O[3]
                         net (fo=2, routed)           0.589     2.811    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0_n_4
    SLICE_X49Y141        LUT2 (Prop_lut2_I1_O)        0.306     3.117 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0/O
                         net (fo=1, routed)           0.000     3.117    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.518 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_5__0/CO[3]
                         net (fo=631, routed)         1.250     4.767    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffi1
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0/O
                         net (fo=1, routed)           1.034     5.926    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124     6.050 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0/O
                         net (fo=10, routed)          0.639     6.689    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0/O
                         net (fo=79, routed)          1.549     8.362    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0_n_0
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.486    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1[15]
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.407    
    SLICE_X50Y135        FDCE (Setup_fdce_C_D)        0.079     5.486    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -2.994ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.346ns (36.489%)  route 5.824ns (63.511%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.305     8.298    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X20Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.422 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[6]_i_1/O
                         net (fo=1, routed)           0.000     8.422    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[6]
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/C
                         clock pessimism              0.573     5.466    
                         clock uncertainty           -0.069     5.398    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)        0.031     5.429    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 -2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TWiddle1/Twiddleout2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.109%)  route 0.237ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.637    -0.510    TWiddle1/clk_sys
    SLICE_X32Y136        FDCE                                         r  TWiddle1/TW2out2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.128    -0.382 r  TWiddle1/TW2out2_reg[30]/Q
                         net (fo=1, routed)           0.237    -0.145    TWiddle1/TW2out2[30]
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    TWiddle1/clk_sys
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/C
                         clock pessimism              0.499    -0.246    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)        -0.001    -0.247    TWiddle1/Twiddleout2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.270ns (53.767%)  route 0.232ns (46.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y139        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.135    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[2]
    SLICE_X38Y138        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.006 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.006    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[3]
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/C
                         clock pessimism              0.499    -0.244    
    SLICE_X38Y138        FDCE (Hold_fdce_C_D)         0.134    -0.110    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.270ns (53.701%)  route 0.233ns (46.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X32Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.133    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[10]
    SLICE_X38Y140        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.004 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[11]
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/C
                         clock pessimism              0.499    -0.243    
    SLICE_X38Y140        FDCE (Hold_fdce_C_D)         0.134    -0.109    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.381ns (67.685%)  route 0.182ns (32.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.024 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.024    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.131    DFTBD_RAMs/DFTBD22_reg[20]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.270ns (52.925%)  route 0.240ns (47.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X28Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/Q
                         net (fo=2, routed)           0.240    -0.126    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[14]
    SLICE_X38Y141        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.003 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.003    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[15]
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/C
                         clock pessimism              0.499    -0.243    
    SLICE_X38Y141        FDCE (Hold_fdce_C_D)         0.134    -0.109    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[8084]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6036]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.586%)  route 0.305ns (68.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.635    -0.512    inputs/clk_sys
    SLICE_X31Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[8084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  inputs/shift_reg_buffer_reg[8084]/Q
                         net (fo=2, routed)           0.305    -0.065    inputs/shift_reg_buffer[8084]
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/C
                         clock pessimism              0.499    -0.249    
    SLICE_X44Y132        FDCE (Hold_fdce_C_D)         0.070    -0.179    inputs/shift_reg_buffer_reg[6036]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[820]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6964]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X31Y111        FDCE                                         r  inputs/Mic_shift_reg_input_reg[820]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/Mic_shift_reg_input_reg[820]/Q
                         net (fo=2, routed)           0.063    -0.304    inputs/p_0_in__0[819]
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    inputs/clk_sys
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/C
                         clock pessimism              0.248    -0.495    
    SLICE_X30Y111        FDCE (Hold_fdce_C_D)         0.076    -0.419    inputs/shift_reg_buffer_reg[6964]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1769]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[7913]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.642    -0.505    inputs/clk_sys
    SLICE_X57Y110        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  inputs/Mic_shift_reg_input_reg[1769]/Q
                         net (fo=2, routed)           0.064    -0.299    inputs/p_0_in__0[1768]
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.076    -0.416    inputs/shift_reg_buffer_reg[7913]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5833]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[3785]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X55Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[5833]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/shift_reg_buffer_reg[5833]/Q
                         net (fo=2, routed)           0.064    -0.302    inputs/shift_reg_buffer[5833]
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    inputs/clk_sys
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/C
                         clock pessimism              0.250    -0.495    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.076    -0.419    inputs/shift_reg_buffer_reg[3785]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.392ns (68.305%)  route 0.182ns (31.695%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.013 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/C
                         clock pessimism              0.503    -0.236    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.131    DFTBD_RAMs/DFTBD22_reg[22]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_CLK_IP_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X0Y48      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X0Y56      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X1Y52      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.250       2.563      DSP48_X1Y56      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y46     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y46     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y47     DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y47     DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y45     DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y45     DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X57Y121    clk_mic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X54Y122    clock_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X56Y122    clock_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_IP_1
  To Clock:  clkfbout_CLK_IP_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_IP_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_CLK_IP_1
  To Clock:  clk_sys_CLK_IP

Setup :         3315  Failing Endpoints,  Worst Slack       -3.154ns,  Total Violation    -3208.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.346ns (37.594%)  route 5.554ns (62.406%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.684     8.153    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X11Y146        FDRE (Setup_fdre_C_R)       -0.429     4.999    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 3.346ns (36.017%)  route 5.944ns (63.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.567     8.418    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.542    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[33]
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X21Y142        FDCE (Setup_fdce_C_D)        0.032     5.443    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.346ns (36.201%)  route 5.897ns (63.799%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.378     8.371    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X21Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[3]
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X21Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.346ns (36.275%)  route 5.878ns (63.725%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.508     6.839    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.963 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3/O
                         net (fo=39, routed)          1.389     8.352    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3_n_0
    SLICE_X22Y141        LUT5 (Prop_lut5_I4_O)        0.124     8.476 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[31]_i_1/O
                         net (fo=1, routed)           0.000     8.476    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[31]
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X22Y141        FDCE (Setup_fdce_C_D)        0.029     5.440    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.346ns (36.472%)  route 5.828ns (63.528%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.451     8.303    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[1]_i_1/O
                         net (fo=1, routed)           0.000     8.427    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[1]
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X20Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.330ns (36.103%)  route 5.894ns (63.897%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.729    -0.738    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X47Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/Q
                         net (fo=39, routed)          0.832     0.551    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[4]_0[0]
    SLICE_X48Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0/O
                         net (fo=1, routed)           0.000     0.675    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.225 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.225    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.339 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.339    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.453 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000     1.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.567 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     1.567    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     1.681    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0_n_0
    SLICE_X48Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.222 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0/O[3]
                         net (fo=2, routed)           0.589     2.811    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0_n_4
    SLICE_X49Y141        LUT2 (Prop_lut2_I1_O)        0.306     3.117 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0/O
                         net (fo=1, routed)           0.000     3.117    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.518 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_5__0/CO[3]
                         net (fo=631, routed)         1.250     4.767    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffi1
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0/O
                         net (fo=1, routed)           1.034     5.926    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124     6.050 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0/O
                         net (fo=10, routed)          0.639     6.689    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0/O
                         net (fo=79, routed)          1.549     8.362    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0_n_0
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.486    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1[15]
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X50Y135        FDCE (Setup_fdce_C_D)        0.079     5.485    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.994ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.346ns (36.489%)  route 5.824ns (63.511%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.305     8.298    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X20Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.422 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[6]_i_1/O
                         net (fo=1, routed)           0.000     8.422    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[6]
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/C
                         clock pessimism              0.573     5.466    
                         clock uncertainty           -0.069     5.397    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)        0.031     5.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 -2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TWiddle1/Twiddleout2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.109%)  route 0.237ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.637    -0.510    TWiddle1/clk_sys
    SLICE_X32Y136        FDCE                                         r  TWiddle1/TW2out2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.128    -0.382 r  TWiddle1/TW2out2_reg[30]/Q
                         net (fo=1, routed)           0.237    -0.145    TWiddle1/TW2out2[30]
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    TWiddle1/clk_sys
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/C
                         clock pessimism              0.499    -0.246    
                         clock uncertainty            0.069    -0.176    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)        -0.001    -0.177    TWiddle1/Twiddleout2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.270ns (53.767%)  route 0.232ns (46.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y139        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.135    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[2]
    SLICE_X38Y138        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.006 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.006    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[3]
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/C
                         clock pessimism              0.499    -0.244    
                         clock uncertainty            0.069    -0.174    
    SLICE_X38Y138        FDCE (Hold_fdce_C_D)         0.134    -0.040    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.270ns (53.701%)  route 0.233ns (46.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X32Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.133    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[10]
    SLICE_X38Y140        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.004 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[11]
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.069    -0.173    
    SLICE_X38Y140        FDCE (Hold_fdce_C_D)         0.134    -0.039    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.381ns (67.685%)  route 0.182ns (32.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.024 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.024    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/C
                         clock pessimism              0.503    -0.236    
                         clock uncertainty            0.069    -0.166    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.061    DFTBD_RAMs/DFTBD22_reg[20]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.270ns (52.925%)  route 0.240ns (47.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X28Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/Q
                         net (fo=2, routed)           0.240    -0.126    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[14]
    SLICE_X38Y141        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.003 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.003    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[15]
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.069    -0.173    
    SLICE_X38Y141        FDCE (Hold_fdce_C_D)         0.134    -0.039    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[8084]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6036]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.586%)  route 0.305ns (68.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.635    -0.512    inputs/clk_sys
    SLICE_X31Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[8084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  inputs/shift_reg_buffer_reg[8084]/Q
                         net (fo=2, routed)           0.305    -0.065    inputs/shift_reg_buffer[8084]
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/C
                         clock pessimism              0.499    -0.249    
                         clock uncertainty            0.069    -0.179    
    SLICE_X44Y132        FDCE (Hold_fdce_C_D)         0.070    -0.109    inputs/shift_reg_buffer_reg[6036]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[820]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6964]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X31Y111        FDCE                                         r  inputs/Mic_shift_reg_input_reg[820]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/Mic_shift_reg_input_reg[820]/Q
                         net (fo=2, routed)           0.063    -0.304    inputs/p_0_in__0[819]
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    inputs/clk_sys
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/C
                         clock pessimism              0.248    -0.495    
                         clock uncertainty            0.069    -0.425    
    SLICE_X30Y111        FDCE (Hold_fdce_C_D)         0.076    -0.349    inputs/shift_reg_buffer_reg[6964]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1769]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[7913]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.642    -0.505    inputs/clk_sys
    SLICE_X57Y110        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  inputs/Mic_shift_reg_input_reg[1769]/Q
                         net (fo=2, routed)           0.064    -0.299    inputs/p_0_in__0[1768]
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.069    -0.422    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.076    -0.346    inputs/shift_reg_buffer_reg[7913]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5833]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[3785]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X55Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[5833]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/shift_reg_buffer_reg[5833]/Q
                         net (fo=2, routed)           0.064    -0.302    inputs/shift_reg_buffer[5833]
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    inputs/clk_sys
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/C
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.069    -0.425    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.076    -0.349    inputs/shift_reg_buffer_reg[3785]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.392ns (68.305%)  route 0.182ns (31.695%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.013 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/C
                         clock pessimism              0.503    -0.236    
                         clock uncertainty            0.069    -0.166    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.061    DFTBD_RAMs/DFTBD22_reg[22]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_CLK_IP
  To Clock:  clk_sys_CLK_IP_1

Setup :         3315  Failing Endpoints,  Worst Slack       -3.154ns,  Total Violation    -3208.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.346ns (37.594%)  route 5.554ns (62.406%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.684     8.153    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y146        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X11Y146        FDRE (Setup_fdre_C_R)       -0.429     4.999    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[29]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 3.346ns (36.017%)  route 5.944ns (63.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.567     8.418    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X21Y142        LUT5 (Prop_lut5_I2_O)        0.124     8.542 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.542    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[33]
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X21Y142        FDCE (Setup_fdce_C_D)        0.032     5.443    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[33]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.346ns (36.201%)  route 5.897ns (63.799%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.378     8.371    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X21Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[3]_i_1/O
                         net (fo=1, routed)           0.000     8.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[3]
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X21Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X21Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[30]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 3.346ns (38.441%)  route 5.358ns (61.559%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 4.911 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.577     5.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124     5.346 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31/O
                         net (fo=1, routed)           0.263     5.609    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_31_n_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16/O
                         net (fo=3, routed)           0.652     6.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_16_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I4_O)        0.124     6.508 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4/O
                         net (fo=124, routed)         0.837     7.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_4_n_0
    SLICE_X10Y142        LUT6 (Prop_lut6_I4_O)        0.124     7.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1/O
                         net (fo=4, routed)           0.488     7.957    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.612     4.911    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X10Y143        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]/C
                         clock pessimism              0.587     5.497    
                         clock uncertainty           -0.069     5.428    
    SLICE_X10Y143        FDRE (Setup_fdre_C_R)       -0.524     4.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[31]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.346ns (36.275%)  route 5.878ns (63.725%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 4.908 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.508     6.839    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.963 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3/O
                         net (fo=39, routed)          1.389     8.352    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[38]_i_3_n_0
    SLICE_X22Y141        LUT5 (Prop_lut5_I4_O)        0.124     8.476 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S[31]_i_1/O
                         net (fo=1, routed)           0.000     8.476    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3[31]
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.609     4.908    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]/C
                         clock pessimism              0.573     5.480    
                         clock uncertainty           -0.069     5.411    
    SLICE_X22Y141        FDCE (Setup_fdce_C_D)        0.029     5.440    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final3_S_reg[31]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.003ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.346ns (36.472%)  route 5.828ns (63.528%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 4.892 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.396     6.727    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X16Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.851 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4/O
                         net (fo=79, routed)          1.451     8.303    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[41]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[1]_i_1/O
                         net (fo=1, routed)           0.000     8.427    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[1]
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.593     4.892    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y124        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]/C
                         clock pessimism              0.573     5.464    
                         clock uncertainty           -0.069     5.395    
    SLICE_X20Y124        FDCE (Setup_fdce_C_D)        0.029     5.424    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -3.003    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.330ns (36.103%)  route 5.894ns (63.897%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.729    -0.738    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X47Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[1]/Q
                         net (fo=39, routed)          0.832     0.551    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_reg[4]_0[0]
    SLICE_X48Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0/O
                         net (fo=1, routed)           0.000     0.675    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_10__0_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.225 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.225    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_3__0_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.339 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.339    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[36]_i_3__0_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.453 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000     1.453    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_27__0_n_0
    SLICE_X48Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.567 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     1.567    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_28__0_n_0
    SLICE_X48Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.681 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     1.681    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_29__0_n_0
    SLICE_X48Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000     1.795    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_30__0_n_0
    SLICE_X48Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S_reg[14]_i_8__0_n_0
    SLICE_X48Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.222 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0/O[3]
                         net (fo=2, routed)           0.589     2.811    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_32__0_n_4
    SLICE_X49Y141        LUT2 (Prop_lut2_I1_O)        0.306     3.117 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0/O
                         net (fo=1, routed)           0.000     3.117    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[41]_i_23__0_n_0
    SLICE_X49Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.518 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[41]_i_5__0/CO[3]
                         net (fo=631, routed)         1.250     4.767    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffi1
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0/O
                         net (fo=1, routed)           1.034     5.926    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_6__0_n_0
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124     6.050 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0/O
                         net (fo=10, routed)          0.639     6.689    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[36]_i_2__0_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0/O
                         net (fo=79, routed)          1.549     8.362    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[41]_i_4__0_n_0
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.486    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1[15]
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X50Y135        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X50Y135        FDCE (Setup_fdce_C_D)        0.079     5.485    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.994ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.346ns (36.489%)  route 5.824ns (63.511%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.719    -0.748    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X11Y125        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[0]/Q
                         net (fo=40, routed)          0.798     0.507    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DI[0]
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.124     0.631 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11/O
                         net (fo=1, routed)           0.000     0.631    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.144 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.144    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.261 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.261    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[36]_i_3_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.378 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.378    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_27_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.495 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.495    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_28_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.612 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.612    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_29_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.729 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.729    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_30_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.044 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S_reg[14]_i_8/O[3]
                         net (fo=4, routed)           0.745     2.788    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[27]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.307     3.095 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25/O
                         net (fo=1, routed)           0.000     3.095    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S[41]_i_25_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.645 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final2_S_reg[41]_i_5/CO[3]
                         net (fo=630, routed)         1.673     5.318    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.124     5.442 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9/O
                         net (fo=1, routed)           0.765     6.207    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_9_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I3_O)        0.124     6.331 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2/O
                         net (fo=11, routed)          0.539     6.870    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[36]_i_2_n_0
    SLICE_X17Y132        LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4/O
                         net (fo=38, routed)          1.305     8.298    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[38]_i_4_n_0
    SLICE_X20Y123        LUT5 (Prop_lut5_I4_O)        0.124     8.422 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S[6]_i_1/O
                         net (fo=1, routed)           0.000     8.422    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1[6]
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X20Y123        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]/C
                         clock pessimism              0.573     5.466    
                         clock uncertainty           -0.069     5.397    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)        0.031     5.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/final1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 -2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            TWiddle1/Twiddleout2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.109%)  route 0.237ns (64.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.637    -0.510    TWiddle1/clk_sys
    SLICE_X32Y136        FDCE                                         r  TWiddle1/TW2out2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.128    -0.382 r  TWiddle1/TW2out2_reg[30]/Q
                         net (fo=1, routed)           0.237    -0.145    TWiddle1/TW2out2[30]
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    TWiddle1/clk_sys
    SLICE_X42Y137        FDCE                                         r  TWiddle1/Twiddleout2_reg[30]/C
                         clock pessimism              0.499    -0.246    
                         clock uncertainty            0.069    -0.176    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)        -0.001    -0.177    TWiddle1/Twiddleout2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.270ns (53.767%)  route 0.232ns (46.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X33Y139        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.135    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[2]
    SLICE_X38Y138        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.006 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.006    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[3]
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]/C
                         clock pessimism              0.499    -0.244    
                         clock uncertainty            0.069    -0.174    
    SLICE_X38Y138        FDCE (Hold_fdce_C_D)         0.134    -0.040    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.270ns (53.701%)  route 0.233ns (46.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X32Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[10]/Q
                         net (fo=2, routed)           0.233    -0.133    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[10]
    SLICE_X38Y140        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.004 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[11]
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y140        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.069    -0.173    
    SLICE_X38Y140        FDCE (Hold_fdce_C_D)         0.134    -0.039    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[11]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.381ns (67.685%)  route 0.182ns (32.315%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.024 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.024    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[20]/C
                         clock pessimism              0.503    -0.236    
                         clock uncertainty            0.069    -0.166    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.061    DFTBD_RAMs/DFTBD22_reg[20]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.270ns (52.925%)  route 0.240ns (47.075%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.640    -0.507    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X28Y141        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S_reg[14]/Q
                         net (fo=2, routed)           0.240    -0.126    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[14]
    SLICE_X38Y141        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.003 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.003    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1[15]
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.913    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y141        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.069    -0.173    
    SLICE_X38Y141        FDCE (Hold_fdce_C_D)         0.134    -0.039    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step1_S_reg[15]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[8084]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6036]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.586%)  route 0.305ns (68.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.635    -0.512    inputs/clk_sys
    SLICE_X31Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[8084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  inputs/shift_reg_buffer_reg[8084]/Q
                         net (fo=2, routed)           0.305    -0.065    inputs/shift_reg_buffer[8084]
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X44Y132        FDCE                                         r  inputs/shift_reg_buffer_reg[6036]/C
                         clock pessimism              0.499    -0.249    
                         clock uncertainty            0.069    -0.179    
    SLICE_X44Y132        FDCE (Hold_fdce_C_D)         0.070    -0.109    inputs/shift_reg_buffer_reg[6036]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[820]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[6964]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X31Y111        FDCE                                         r  inputs/Mic_shift_reg_input_reg[820]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/Mic_shift_reg_input_reg[820]/Q
                         net (fo=2, routed)           0.063    -0.304    inputs/p_0_in__0[819]
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.912    -0.743    inputs/clk_sys
    SLICE_X30Y111        FDCE                                         r  inputs/shift_reg_buffer_reg[6964]/C
                         clock pessimism              0.248    -0.495    
                         clock uncertainty            0.069    -0.425    
    SLICE_X30Y111        FDCE (Hold_fdce_C_D)         0.076    -0.349    inputs/shift_reg_buffer_reg[6964]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1769]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[7913]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.642    -0.505    inputs/clk_sys
    SLICE_X57Y110        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  inputs/Mic_shift_reg_input_reg[1769]/Q
                         net (fo=2, routed)           0.064    -0.299    inputs/p_0_in__0[1768]
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X56Y110        FDCE                                         r  inputs/shift_reg_buffer_reg[7913]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.069    -0.422    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.076    -0.346    inputs/shift_reg_buffer_reg[7913]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[5833]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/shift_reg_buffer_reg[3785]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.639    -0.508    inputs/clk_sys
    SLICE_X55Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[5833]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  inputs/shift_reg_buffer_reg[5833]/Q
                         net (fo=2, routed)           0.064    -0.302    inputs/shift_reg_buffer[5833]
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.910    -0.745    inputs/clk_sys
    SLICE_X54Y116        FDCE                                         r  inputs/shift_reg_buffer_reg[3785]/C
                         clock pessimism              0.250    -0.495    
                         clock uncertainty            0.069    -0.425    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.076    -0.349    inputs/shift_reg_buffer_reg[3785]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/DFTBD13_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DFTBD_RAMs/DFTBD22_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_sys_CLK_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.392ns (68.305%)  route 0.182ns (31.695%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.560    -0.587    DFTBD_RAMs/clk_sys
    SLICE_X31Y98         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  DFTBD_RAMs/DFTBD13_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.265    DFTBD_RAMs/DFTBD13[13]
    SLICE_X28Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.118 r  DFTBD_RAMs/DFTBD22_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.118    DFTBD_RAMs/DFTBD22_reg[15]_i_1_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.079 r  DFTBD_RAMs/DFTBD22_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.078    DFTBD_RAMs/DFTBD22_reg[19]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.013 r  DFTBD_RAMs/DFTBD22_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    DFTBD_RAMs/DFTBD22_reg[23]_i_1_n_5
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.916    -0.739    DFTBD_RAMs/clk_sys
    SLICE_X28Y100        FDCE                                         r  DFTBD_RAMs/DFTBD22_reg[22]/C
                         clock pessimism              0.503    -0.236    
                         clock uncertainty            0.069    -0.166    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.061    DFTBD_RAMs/DFTBD22_reg[22]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_CLK_IP
  To Clock:  clk_sys_CLK_IP

Setup :           49  Failing Endpoints,  Worst Slack       -0.539ns,  Total Violation       -4.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.718ns (11.342%)  route 5.612ns (88.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 4.975 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.536     5.587    inputs/hold_reg[1]_0
    SLICE_X4Y138         FDPE                                         f  inputs/count2_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.676     4.975    inputs/clk_sys
    SLICE_X4Y138         FDPE                                         r  inputs/count2_reg[1]_rep__0/C
                         clock pessimism              0.502     5.476    
                         clock uncertainty           -0.069     5.407    
    SLICE_X4Y138         FDPE (Recov_fdpe_C_PRE)     -0.359     5.048    inputs/count2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__12/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__12/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__20/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__20/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__20
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__28/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__28/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__28/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__28
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__13/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.718ns (11.877%)  route 5.327ns (88.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.251     5.302    inputs/hold_reg[1]_0
    SLICE_X14Y125        FDPE                                         f  inputs/count2_reg[1]_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    inputs/clk_sys
    SLICE_X14Y125        FDPE                                         r  inputs/count2_reg[1]_rep__13/C
                         clock pessimism              0.502     5.395    
                         clock uncertainty           -0.069     5.326    
    SLICE_X14Y125        FDPE (Recov_fdpe_C_PRE)     -0.361     4.965    inputs/count2_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__2/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.718ns (12.197%)  route 5.169ns (87.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 4.904 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.092     5.143    inputs/hold_reg[1]_0
    SLICE_X8Y133         FDPE                                         f  inputs/count2_reg[0]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.605     4.904    inputs/clk_sys
    SLICE_X8Y133         FDPE                                         r  inputs/count2_reg[0]_rep__2/C
                         clock pessimism              0.502     5.405    
                         clock uncertainty           -0.069     5.336    
    SLICE_X8Y133         FDPE (Recov_fdpe_C_PRE)     -0.361     4.975    inputs/count2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__14/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.335%)  route 0.669ns (74.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.220     0.383    inputs/hold_reg[1]_0
    SLICE_X48Y118        FDPE                                         f  inputs/count2_reg[1]_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X48Y118        FDPE                                         r  inputs/count2_reg[1]_rep__14/C
                         clock pessimism              0.270    -0.477    
    SLICE_X48Y118        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    inputs/count2_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__10/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.227ns (25.265%)  route 0.671ns (74.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.223     0.386    inputs/hold_reg[1]_0
    SLICE_X48Y119        FDPE                                         f  inputs/count2_reg[1]_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X48Y119        FDPE                                         r  inputs/count2_reg[1]_rep__10/C
                         clock pessimism              0.270    -0.478    
    SLICE_X48Y119        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.573    inputs/count2_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__15/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__15/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__16/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__16/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__16/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[0]_rep__16
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__1/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__1/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__6/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__6/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__24/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__24/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__24/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__8/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__8/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__2/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[1]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[1]_rep__2/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.230ns (23.010%)  route 0.770ns (76.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.577     0.193    Series_recombination_loop/FFT_RESETs
    SLICE_X40Y120        LUT2 (Prop_lut2_I1_O)        0.102     0.295 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.487    inputs/start_count_reg[0]_P_0
    SLICE_X38Y120        FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.270    -0.482    
    SLICE_X38Y120        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.615    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_CLK_IP_1
  To Clock:  clk_sys_CLK_IP

Setup :           49  Failing Endpoints,  Worst Slack       -0.539ns,  Total Violation       -4.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.718ns (11.342%)  route 5.612ns (88.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 4.975 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.536     5.587    inputs/hold_reg[1]_0
    SLICE_X4Y138         FDPE                                         f  inputs/count2_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.676     4.975    inputs/clk_sys
    SLICE_X4Y138         FDPE                                         r  inputs/count2_reg[1]_rep__0/C
                         clock pessimism              0.502     5.476    
                         clock uncertainty           -0.069     5.407    
    SLICE_X4Y138         FDPE (Recov_fdpe_C_PRE)     -0.359     5.048    inputs/count2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__12/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__12/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__20/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__20/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__20
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__28/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__28/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__28/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__28
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__13/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.718ns (11.877%)  route 5.327ns (88.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.251     5.302    inputs/hold_reg[1]_0
    SLICE_X14Y125        FDPE                                         f  inputs/count2_reg[1]_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    inputs/clk_sys
    SLICE_X14Y125        FDPE                                         r  inputs/count2_reg[1]_rep__13/C
                         clock pessimism              0.502     5.395    
                         clock uncertainty           -0.069     5.326    
    SLICE_X14Y125        FDPE (Recov_fdpe_C_PRE)     -0.361     4.965    inputs/count2_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__2/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.718ns (12.197%)  route 5.169ns (87.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 4.904 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.092     5.143    inputs/hold_reg[1]_0
    SLICE_X8Y133         FDPE                                         f  inputs/count2_reg[0]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.605     4.904    inputs/clk_sys
    SLICE_X8Y133         FDPE                                         r  inputs/count2_reg[0]_rep__2/C
                         clock pessimism              0.502     5.405    
                         clock uncertainty           -0.069     5.336    
    SLICE_X8Y133         FDPE (Recov_fdpe_C_PRE)     -0.361     4.975    inputs/count2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__14/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.335%)  route 0.669ns (74.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.220     0.383    inputs/hold_reg[1]_0
    SLICE_X48Y118        FDPE                                         f  inputs/count2_reg[1]_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X48Y118        FDPE                                         r  inputs/count2_reg[1]_rep__14/C
                         clock pessimism              0.270    -0.477    
                         clock uncertainty            0.069    -0.407    
    SLICE_X48Y118        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.502    inputs/count2_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__10/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.227ns (25.265%)  route 0.671ns (74.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.223     0.386    inputs/hold_reg[1]_0
    SLICE_X48Y119        FDPE                                         f  inputs/count2_reg[1]_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X48Y119        FDPE                                         r  inputs/count2_reg[1]_rep__10/C
                         clock pessimism              0.270    -0.478    
                         clock uncertainty            0.069    -0.408    
    SLICE_X48Y119        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.503    inputs/count2_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__15/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__15/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__16/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__16/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__16/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[0]_rep__16
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__1/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__1/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__6/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__6/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__24/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__24/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__24/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__8/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__8/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__2/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[1]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[1]_rep__2/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.230ns (23.010%)  route 0.770ns (76.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.577     0.193    Series_recombination_loop/FFT_RESETs
    SLICE_X40Y120        LUT2 (Prop_lut2_I1_O)        0.102     0.295 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.487    inputs/start_count_reg[0]_P_0
    SLICE_X38Y120        FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.270    -0.482    
                         clock uncertainty            0.069    -0.412    
    SLICE_X38Y120        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.545    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_CLK_IP
  To Clock:  clk_sys_CLK_IP_1

Setup :           49  Failing Endpoints,  Worst Slack       -0.539ns,  Total Violation       -4.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.718ns (11.342%)  route 5.612ns (88.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 4.975 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.536     5.587    inputs/hold_reg[1]_0
    SLICE_X4Y138         FDPE                                         f  inputs/count2_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.676     4.975    inputs/clk_sys
    SLICE_X4Y138         FDPE                                         r  inputs/count2_reg[1]_rep__0/C
                         clock pessimism              0.502     5.476    
                         clock uncertainty           -0.069     5.407    
    SLICE_X4Y138         FDPE (Recov_fdpe_C_PRE)     -0.359     5.048    inputs/count2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__12/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__12/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__20/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__20/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__20
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__28/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__28/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__28/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__28
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__13/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.718ns (11.877%)  route 5.327ns (88.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.251     5.302    inputs/hold_reg[1]_0
    SLICE_X14Y125        FDPE                                         f  inputs/count2_reg[1]_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    inputs/clk_sys
    SLICE_X14Y125        FDPE                                         r  inputs/count2_reg[1]_rep__13/C
                         clock pessimism              0.502     5.395    
                         clock uncertainty           -0.069     5.326    
    SLICE_X14Y125        FDPE (Recov_fdpe_C_PRE)     -0.361     4.965    inputs/count2_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__2/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.718ns (12.197%)  route 5.169ns (87.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 4.904 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.092     5.143    inputs/hold_reg[1]_0
    SLICE_X8Y133         FDPE                                         f  inputs/count2_reg[0]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.605     4.904    inputs/clk_sys
    SLICE_X8Y133         FDPE                                         r  inputs/count2_reg[0]_rep__2/C
                         clock pessimism              0.502     5.405    
                         clock uncertainty           -0.069     5.336    
    SLICE_X8Y133         FDPE (Recov_fdpe_C_PRE)     -0.361     4.975    inputs/count2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.406    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.797    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__14/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.335%)  route 0.669ns (74.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.220     0.383    inputs/hold_reg[1]_0
    SLICE_X48Y118        FDPE                                         f  inputs/count2_reg[1]_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X48Y118        FDPE                                         r  inputs/count2_reg[1]_rep__14/C
                         clock pessimism              0.270    -0.477    
                         clock uncertainty            0.069    -0.407    
    SLICE_X48Y118        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.502    inputs/count2_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__10/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.227ns (25.265%)  route 0.671ns (74.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.223     0.386    inputs/hold_reg[1]_0
    SLICE_X48Y119        FDPE                                         f  inputs/count2_reg[1]_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X48Y119        FDPE                                         r  inputs/count2_reg[1]_rep__10/C
                         clock pessimism              0.270    -0.478    
                         clock uncertainty            0.069    -0.408    
    SLICE_X48Y119        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.503    inputs/count2_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__15/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__15/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__16/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__16/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__16/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[0]_rep__16
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__1/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__1/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__6/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__6/C
                         clock pessimism              0.270    -0.480    
                         clock uncertainty            0.069    -0.410    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.505    inputs/count2_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__24/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__24/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__24/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__8/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__8/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__2/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[1]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[1]_rep__2/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.069    -0.400    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.495    inputs/count2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.230ns (23.010%)  route 0.770ns (76.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.577     0.193    Series_recombination_loop/FFT_RESETs
    SLICE_X40Y120        LUT2 (Prop_lut2_I1_O)        0.102     0.295 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.487    inputs/start_count_reg[0]_P_0
    SLICE_X38Y120        FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.270    -0.482    
                         clock uncertainty            0.069    -0.412    
    SLICE_X38Y120        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.545    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_CLK_IP_1
  To Clock:  clk_sys_CLK_IP_1

Setup :           49  Failing Endpoints,  Worst Slack       -0.538ns,  Total Violation       -4.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.718ns (11.342%)  route 5.612ns (88.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 4.975 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.536     5.587    inputs/hold_reg[1]_0
    SLICE_X4Y138         FDPE                                         f  inputs/count2_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.676     4.975    inputs/clk_sys
    SLICE_X4Y138         FDPE                                         r  inputs/count2_reg[1]_rep__0/C
                         clock pessimism              0.502     5.476    
                         clock uncertainty           -0.069     5.407    
    SLICE_X4Y138         FDPE (Recov_fdpe_C_PRE)     -0.359     5.048    inputs/count2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 -0.538    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__12/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__12/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__20/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__20/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__20
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.444ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__28/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.718ns (11.636%)  route 5.453ns (88.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 4.912 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.376     5.427    inputs/hold_reg[1]_0
    SLICE_X10Y102        FDPE                                         f  inputs/count2_reg[0]_rep__28/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.613     4.912    inputs/clk_sys
    SLICE_X10Y102        FDPE                                         r  inputs/count2_reg[0]_rep__28/C
                         clock pessimism              0.502     5.413    
                         clock uncertainty           -0.069     5.344    
    SLICE_X10Y102        FDPE (Recov_fdpe_C_PRE)     -0.361     4.983    inputs/count2_reg[0]_rep__28
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 -0.444    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__13/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.718ns (11.877%)  route 5.327ns (88.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 4.894 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.251     5.302    inputs/hold_reg[1]_0
    SLICE_X14Y125        FDPE                                         f  inputs/count2_reg[1]_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.595     4.894    inputs/clk_sys
    SLICE_X14Y125        FDPE                                         r  inputs/count2_reg[1]_rep__13/C
                         clock pessimism              0.502     5.395    
                         clock uncertainty           -0.069     5.326    
    SLICE_X14Y125        FDPE (Recov_fdpe_C_PRE)     -0.361     4.965    inputs/count2_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__2/PRE
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.718ns (12.197%)  route 5.169ns (87.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 4.904 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.325 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           1.077     0.752    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.299     1.051 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         4.092     5.143    inputs/hold_reg[1]_0
    SLICE_X8Y133         FDPE                                         f  inputs/count2_reg[0]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.605     4.904    inputs/clk_sys
    SLICE_X8Y133         FDPE                                         r  inputs/count2_reg[0]_rep__2/C
                         clock pessimism              0.502     5.405    
                         clock uncertainty           -0.069     5.336    
    SLICE_X8Y133         FDPE (Recov_fdpe_C_PRE)     -0.361     4.975    inputs/count2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.407    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.798    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[40]
  -------------------------------------------------------------------
                         required time                          4.798    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.407    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.798    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[41]
  -------------------------------------------------------------------
                         required time                          4.798    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.407    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.798    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[42]
  -------------------------------------------------------------------
                         required time                          4.798    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
                            (recovery check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_sys_CLK_IP_1 rise@6.250ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.634ns (11.188%)  route 5.033ns (88.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X52Y129        FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.226 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          1.882     1.657    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I_reg[43]_0
    SLICE_X8Y129         LUT2 (Prop_lut2_I1_O)        0.116     1.773 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/temp2I[43]_i_2__0/O
                         net (fo=176, routed)         3.151     4.923    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X45Y139        FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.250    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.830    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.626 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.207    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.298 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.604     4.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X45Y139        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]/C
                         clock pessimism              0.573     5.475    
                         clock uncertainty           -0.069     5.407    
    SLICE_X45Y139        FDCE (Recov_fdce_C_CLR)     -0.609     4.798    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/temp2_reg[43]
  -------------------------------------------------------------------
                         required time                          4.798    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__14/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.227ns (25.335%)  route 0.669ns (74.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.220     0.383    inputs/hold_reg[1]_0
    SLICE_X48Y118        FDPE                                         f  inputs/count2_reg[1]_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X48Y118        FDPE                                         r  inputs/count2_reg[1]_rep__14/C
                         clock pessimism              0.270    -0.477    
    SLICE_X48Y118        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    inputs/count2_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__10/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.227ns (25.265%)  route 0.671ns (74.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.223     0.386    inputs/hold_reg[1]_0
    SLICE_X48Y119        FDPE                                         f  inputs/count2_reg[1]_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.907    -0.748    inputs/clk_sys
    SLICE_X48Y119        FDPE                                         r  inputs/count2_reg[1]_rep__10/C
                         clock pessimism              0.270    -0.478    
    SLICE_X48Y119        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.573    inputs/count2_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__15/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__15/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__16/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[0]_rep__16/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[0]_rep__16/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[0]_rep__16
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__1/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__1/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__6/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.713%)  route 0.730ns (76.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.282     0.445    inputs/hold_reg[1]_0
    SLICE_X48Y121        FDPE                                         f  inputs/count2_reg[1]_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.905    -0.750    inputs/clk_sys
    SLICE_X48Y121        FDPE                                         r  inputs/count2_reg[1]_rep__6/C
                         clock pessimism              0.270    -0.480    
    SLICE_X48Y121        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.575    inputs/count2_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__24/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__24/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__24/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[0]_rep__8/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[0]_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[0]_rep__8/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/count2_reg[1]_rep__2/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.227ns (23.140%)  route 0.754ns (76.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.449     0.064    Series_recombination_loop/FFT_RESETs
    SLICE_X49Y119        LUT2 (Prop_lut2_I1_O)        0.099     0.163 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=119, routed)         0.305     0.468    inputs/hold_reg[1]_0
    SLICE_X48Y111        FDPE                                         f  inputs/count2_reg[1]_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    inputs/clk_sys
    SLICE_X48Y111        FDPE                                         r  inputs/count2_reg[1]_rep__2/C
                         clock pessimism              0.270    -0.470    
    SLICE_X48Y111        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.565    inputs/count2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_CLK_IP_1 rise@0.000ns - clk_sys_CLK_IP_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.230ns (23.010%)  route 0.770ns (76.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.634    -0.513    Series_recombination_loop/clk_sys
    SLICE_X53Y129        FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.128    -0.385 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.577     0.193    Series_recombination_loop/FFT_RESETs
    SLICE_X40Y120        LUT2 (Prop_lut2_I1_O)        0.102     0.295 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.192     0.487    inputs/start_count_reg[0]_P_0
    SLICE_X38Y120        FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.270    -0.482    
    SLICE_X38Y120        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.615    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.628ns  (logic 0.583ns (35.811%)  route 1.045ns (64.189%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.517     0.976    inputs/read_en
    SLICE_X57Y117        LUT2 (Prop_lut2_I1_O)        0.124     1.100 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.528     1.628    inputs/read_en_i_1_n_0
    SLICE_X57Y117        FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.583ns (37.235%)  route 0.983ns (62.765%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X57Y120        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.983     1.442    inputs/p_0_in__0[2047]
    SLICE_X57Y120        LUT3 (Prop_lut3_I0_O)        0.124     1.566 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     1.566    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X57Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    inputs/rst
    SLICE_X57Y120        FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    inputs/rst
    SLICE_X39Y120        LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    inputs/rst
    SLICE_X57Y120        FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    inputs/rst
    SLICE_X39Y120        LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.191ns (44.265%)  route 0.240ns (55.735%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.240     0.386    inputs/read_en
    SLICE_X57Y120        LUT3 (Prop_lut3_I1_O)        0.045     0.431 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     0.431    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X57Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.191ns (35.111%)  route 0.353ns (64.889%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.180     0.326    inputs/read_en
    SLICE_X57Y117        LUT2 (Prop_lut2_I1_O)        0.045     0.371 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.173     0.544    inputs/read_en_i_1_n_0
    SLICE_X57Y117        FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_CLK_IP
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.789    -0.678    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X4Y122         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.973     0.751    order_out[0][4]
                                                                      r  order_out[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.725    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y133        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.224 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=0)                   0.973     0.749    order_out[1][5]
                                                                      r  order_out[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.786    -0.681    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X4Y125         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=0)                   0.973     0.748    order_out[0][5]
                                                                      r  order_out[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.736    -0.731    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/Q
                         net (fo=0)                   0.973     0.698    outR[41]
                                                                      r  outR[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.731    -0.736    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.973     0.693    order_out[1][6]
                                                                      r  order_out[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    clk_sys
    SLICE_X57Y121        FDCE                                         r  clk_mic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDCE (Prop_fdce_C_Q)         0.456    -0.288 r  clk_mic_reg/Q
                         net (fo=3, unset)            0.973     0.685    MIC_clock
                                                                      r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y129        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.973     0.685    order_out[1][4]
                                                                      r  order_out[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/Write_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            write_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X48Y120        FDRE                                         r  Series_recombination_loop/Write_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  Series_recombination_loop/Write_flag_reg/Q
                         net (fo=1, unset)            0.973     0.685    write_flag
                                                                      r  write_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.722    -0.745    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/Q
                         net (fo=0)                   0.973     0.684    order_out[1][1]
                                                                      r  order_out[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.722    -0.745    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/Q
                         net (fo=0)                   0.973     0.684    order_out[1][3]
                                                                      r  order_out[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.597    -1.354    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.337    -1.017 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.093    order_out[1][2]
                                                                      r  order_out[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.598    -1.353    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X13Y122        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.337    -1.016 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.092    order_out[0][2]
                                                                      r  order_out[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/Q
                         net (fo=0)                   0.924    -0.088    outI[43]
                                                                      r  outI[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/Q
                         net (fo=0)                   0.924    -0.088    outI[44]
                                                                      r  outI[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/Q
                         net (fo=0)                   0.924    -0.088    outI[45]
                                                                      r  outI[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/Q
                         net (fo=0)                   0.924    -0.088    outI[46]
                                                                      r  outI[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/Q
                         net (fo=0)                   0.924    -0.088    outR[43]
                                                                      r  outR[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/Q
                         net (fo=0)                   0.924    -0.088    outR[44]
                                                                      r  outR[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/Q
                         net (fo=0)                   0.924    -0.088    outR[45]
                                                                      r  outR[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/Q
                         net (fo=0)                   0.924    -0.088    outR[46]
                                                                      r  outR[46] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_CLK_IP_1
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.789    -0.678    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X4Y122         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.973     0.751    order_out[0][4]
                                                                      r  order_out[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.725    -0.742    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y133        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.224 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=0)                   0.973     0.749    order_out[1][5]
                                                                      r  order_out[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.786    -0.681    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X4Y125         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[5]/Q
                         net (fo=0)                   0.973     0.748    order_out[0][5]
                                                                      r  order_out[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.736    -0.731    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X22Y142        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outR2_reg[41]/Q
                         net (fo=0)                   0.973     0.698    outR[41]
                                                                      r  outR[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.731    -0.736    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y136        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.973     0.693    order_out[1][6]
                                                                      r  order_out[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    clk_sys
    SLICE_X57Y121        FDCE                                         r  clk_mic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDCE (Prop_fdce_C_Q)         0.456    -0.288 r  clk_mic_reg/Q
                         net (fo=3, unset)            0.973     0.685    MIC_clock
                                                                      r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y129        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.973     0.685    order_out[1][4]
                                                                      r  order_out[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/Write_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            write_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.723    -0.744    Series_recombination_loop/clk_sys
    SLICE_X48Y120        FDRE                                         r  Series_recombination_loop/Write_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  Series_recombination_loop/Write_flag_reg/Q
                         net (fo=1, unset)            0.973     0.685    write_flag
                                                                      r  write_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.722    -0.745    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/Q
                         net (fo=0)                   0.973     0.684    order_out[1][1]
                                                                      r  order_out[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.722    -0.745    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[3]/Q
                         net (fo=0)                   0.973     0.684    order_out[1][3]
                                                                      r  order_out[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.597    -1.354    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X49Y128        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.337    -1.017 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.093    order_out[1][2]
                                                                      r  order_out[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            order_out[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.598    -1.353    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X13Y122        FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.337    -1.016 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.092    order_out[0][2]
                                                                      r  order_out[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/Q
                         net (fo=0)                   0.924    -0.088    outI[43]
                                                                      r  outI[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/Q
                         net (fo=0)                   0.924    -0.088    outI[44]
                                                                      r  outI[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/Q
                         net (fo=0)                   0.924    -0.088    outI[45]
                                                                      r  outI[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outI[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X35Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/Q
                         net (fo=0)                   0.924    -0.088    outI[46]
                                                                      r  outI[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/Q
                         net (fo=0)                   0.924    -0.088    outR[43]
                                                                      r  outR[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/Q
                         net (fo=0)                   0.924    -0.088    outR[44]
                                                                      r  outR[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/Q
                         net (fo=0)                   0.924    -0.088    outR[45]
                                                                      r  outR[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            outR[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.602    -1.349    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y138        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.337    -1.012 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/Q
                         net (fo=0)                   0.924    -0.088    outR[46]
                                                                      r  outR[46] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CLK_IP
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_IP'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_IP fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_CLK_IP
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_CLK_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_IP'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_CLK_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CLK_IP_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_IP_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_IP_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_CLK_IP
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_CLK_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_IP_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_CLK_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_CLK_IP

Max Delay         14901 Endpoints
Min Delay         14901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.039ns  (logic 0.124ns (2.053%)  route 5.915ns (97.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.942     6.039    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.637    -1.314    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.642    -1.309    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.637    -1.314    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.642    -1.309    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1154]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1154]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1154]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1155]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1155]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1155]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1161]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1161]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1161]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1162]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1162]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1162]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1163]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1163]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1163]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[674]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.802ns  (logic 0.583ns (10.049%)  route 5.219ns (89.951%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.226     5.802    inputs/count110_out
    SLICE_X23Y104        FDCE                                         r  inputs/Mic_shift_reg_input_reg[674]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X23Y104        FDCE                                         r  inputs/Mic_shift_reg_input_reg[674]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2047]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.551%)  route 0.182ns (55.449%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X57Y120        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.182     0.328    inputs/p_0_in__0[2047]
    SLICE_X56Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.906    -0.749    inputs/clk_sys
    SLICE_X56Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.754%)  route 0.099ns (27.246%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X39Y120        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.099     0.319    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X38Y120        LUT3 (Prop_lut3_I1_O)        0.045     0.364 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.364    inputs/plusOp[0]
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.306%)  route 0.181ns (48.694%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.181     0.327    inputs/read_en
    SLICE_X57Y118        LUT5 (Prop_lut5_I0_O)        0.045     0.372 r  inputs/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.372    inputs/buffer_push_i_1_n_0
    SLICE_X57Y118        FDCE                                         r  inputs/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X57Y118        FDCE                                         r  inputs/buffer_push_reg/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.754%)  route 0.193ns (50.246%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.193     0.339    inputs/read_en
    SLICE_X55Y117        LUT3 (Prop_lut3_I1_O)        0.045     0.384 r  inputs/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.384    inputs/read_en2_i_1_n_0
    SLICE_X55Y117        FDRE                                         r  inputs/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.909    -0.746    inputs/clk_sys
    SLICE_X55Y117        FDRE                                         r  inputs/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y137         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y137         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y139         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.917    -0.738    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y139         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y139         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.917    -0.738    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y139         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_CLK_IP_1

Max Delay         14901 Endpoints
Min Delay         14901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.039ns  (logic 0.124ns (2.053%)  route 5.915ns (97.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.942     6.039    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.637    -1.314    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.642    -1.309    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.637    -1.314    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 0.124ns (2.080%)  route 5.838ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.973     0.973    Series_recombination_loop/rst
    SLICE_X52Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  Series_recombination_loop/DFTBD_RAM1_i_1/O
                         net (fo=72, routed)          4.865     5.962    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.642    -1.309    TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  TWiddle1/Twiddle_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1154]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1154]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1154]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1155]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1155]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1155]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1161]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1161]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1161]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1162]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1162]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1162]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1163]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.583ns (10.015%)  route 5.239ns (89.985%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.246     5.822    inputs/count110_out
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1163]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X17Y142        FDCE                                         r  inputs/Mic_shift_reg_input_reg[1163]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[674]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.802ns  (logic 0.583ns (10.049%)  route 5.219ns (89.951%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.992     1.451    inputs/read_en
    SLICE_X57Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.575 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.226     5.802    inputs/count110_out
    SLICE_X23Y104        FDCE                                         r  inputs/Mic_shift_reg_input_reg[674]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       1.610    -1.341    inputs/clk_sys
    SLICE_X23Y104        FDCE                                         r  inputs/Mic_shift_reg_input_reg[674]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2047]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.551%)  route 0.182ns (55.449%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X57Y120        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.182     0.328    inputs/p_0_in__0[2047]
    SLICE_X56Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.906    -0.749    inputs/clk_sys
    SLICE_X56Y120        FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.754%)  route 0.099ns (27.246%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X39Y120        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=7, routed)           0.099     0.319    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X38Y120        LUT3 (Prop_lut3_I1_O)        0.045     0.364 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.364    inputs/plusOp[0]
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.903    -0.752    inputs/clk_sys
    SLICE_X38Y120        FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.306%)  route 0.181ns (48.694%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.181     0.327    inputs/read_en
    SLICE_X57Y118        LUT5 (Prop_lut5_I0_O)        0.045     0.372 r  inputs/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.372    inputs/buffer_push_i_1_n_0
    SLICE_X57Y118        FDCE                                         r  inputs/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.908    -0.747    inputs/clk_sys
    SLICE_X57Y118        FDCE                                         r  inputs/buffer_push_reg/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.754%)  route 0.193ns (50.246%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y117        FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X57Y117        FDCE (Prop_fdce_C_Q)         0.146     0.146 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.193     0.339    inputs/read_en
    SLICE_X55Y117        LUT3 (Prop_lut3_I1_O)        0.045     0.384 r  inputs/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.384    inputs/read_en2_i_1_n_0
    SLICE_X55Y117        FDRE                                         r  inputs/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.909    -0.746    inputs/clk_sys
    SLICE_X55Y117        FDRE                                         r  inputs/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y137         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.915    -0.740    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y137         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y139         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.917    -0.738    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y139         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y139         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.917    -0.738    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y139         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_CLK_IP_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=11241, unset)        0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X9Y140         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_CLK_IP_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_CLK_IP
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_CLK_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=12477, routed)       0.918    -0.737    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X9Y140         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C





