Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 28 09:02:21 2025
| Host         : evilbot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_8_timing_summary_routed.rpt -pb ALU_8_timing_summary_routed.pb -rpx ALU_8_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 5.359ns (37.953%)  route 8.761ns (62.047%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.885     6.352    B_IBUF[4]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  Result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.484     6.960    Result_OBUF[0]_inst_i_6_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  Result_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.319     7.402    Result_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.526 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.073    10.600    Result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.120 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.120    Result[0]
    H17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            OF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.577ns  (logic 5.391ns (39.706%)  route 8.186ns (60.294%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.885     6.352    B_IBUF[4]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  Result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.484     6.960    Result_OBUF[0]_inst_i_6_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  Result_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.896     7.979    Result_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     8.103 r  OF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922    10.025    OF_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.577 r  OF_OBUF_inst/O
                         net (fo=0)                   0.000    13.577    OF
    U14                                                               r  OF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.332ns  (logic 5.386ns (40.401%)  route 7.946ns (59.599%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.885     6.352    B_IBUF[4]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  Result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.484     6.960    Result_OBUF[0]_inst_i_6_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  Result_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.907     7.991    Result_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.115 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     9.784    Cout_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.332 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    13.332    Cout
    V16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            ZF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 5.390ns (41.311%)  route 7.658ns (58.689%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.885     6.352    B_IBUF[4]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  Result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.484     6.960    Result_OBUF[0]_inst_i_6_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  Result_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.621     7.705    Result_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  ZF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     9.496    ZF_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.048 r  ZF_OBUF_inst/O
                         net (fo=0)                   0.000    13.048    ZF
    V15                                                               r  ZF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.895ns  (logic 5.393ns (41.821%)  route 7.502ns (58.179%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.885     6.352    B_IBUF[4]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.124     6.476 r  Result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.484     6.960    Result_OBUF[0]_inst_i_6_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  Result_OBUF[0]_inst_i_5/O
                         net (fo=5, routed)           0.604     7.688    Result_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.812 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     9.341    CF_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.895 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.895    CF
    T15                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.185ns  (logic 5.141ns (42.193%)  route 7.044ns (57.807%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           4.756     6.238    B_IBUF[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     6.362 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.288     8.650    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.185 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.185    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 5.142ns (45.810%)  route 6.083ns (54.190%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           4.178     5.644    B_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.674    Result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.225 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.225    Result[4]
    R18                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop[0]
                            (input port)
  Destination:            Result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 5.375ns (55.523%)  route 4.306ns (44.477%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  ALUop[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUop[0]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ALUop_IBUF[0]_inst/O
                         net (fo=18, routed)          2.434     3.901    ALUop_IBUF[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.150     4.051 r  Result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.872     5.923    Result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757     9.680 r  Result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.680    Result[7]
    U16                                                               r  Result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 5.159ns (53.329%)  route 4.515ns (46.671%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           1.855     3.337    B_IBUF[2]
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124     3.461 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.660     6.121    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.673 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.673    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop[0]
                            (input port)
  Destination:            Result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 5.146ns (54.487%)  route 4.299ns (45.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  ALUop[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUop[0]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  ALUop_IBUF[0]_inst/O
                         net (fo=18, routed)          2.586     4.054    ALUop_IBUF[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I2_O)        0.124     4.178 r  Result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.890    Result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.445 r  Result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.445    Result[6]
    U17                                                               r  Result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.555ns (64.747%)  route 0.847ns (35.253%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  A_IBUF[6]_inst/O
                         net (fo=6, routed)           0.511     0.773    A_IBUF[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.818 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     1.154    Cout_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.402 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.402    Cout
    V16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.558ns (64.242%)  route 0.867ns (35.758%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=3, routed)           0.433     0.693    A_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.045     0.738 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.172    Result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.425 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.425    Result[4]
    R18                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.578ns (65.083%)  route 0.847ns (34.917%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  B_IBUF[6]_inst/O
                         net (fo=4, routed)           0.489     0.767    B_IBUF[6]
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.045     0.812 r  Result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.169    Result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.425 r  Result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.425    Result[6]
    U17                                                               r  Result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            OF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.560ns (63.681%)  route 0.890ns (36.319%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  A_IBUF[6]_inst/O
                         net (fo=6, routed)           0.440     0.702    A_IBUF[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045     0.747 r  OF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     1.196    OF_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.450 r  OF_OBUF_inst/O
                         net (fo=0)                   0.000     2.450    OF
    U14                                                               r  OF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            ZF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.559ns (62.802%)  route 0.924ns (37.198%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  A_IBUF[6]_inst/O
                         net (fo=6, routed)           0.591     0.853    A_IBUF[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  ZF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     1.230    ZF_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.483 r  ZF_OBUF_inst/O
                         net (fo=0)                   0.000     2.483    ZF
    V15                                                               r  ZF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.541ns (61.953%)  route 0.947ns (38.047%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           0.475     0.720    A_IBUF[3]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.045     0.765 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.472     1.237    Result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.488 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.488    Result[3]
    N14                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.535ns (60.151%)  route 1.017ns (39.849%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  ALUop[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUop[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ALUop_IBUF[0]_inst/O
                         net (fo=18, routed)          0.735     0.971    ALUop_IBUF[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.016 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     1.298    CF_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.552 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     2.552    CF
    T15                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            Result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.657ns (64.130%)  route 0.927ns (35.870%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  B_IBUF[7]_inst/O
                         net (fo=3, routed)           0.505     0.797    B_IBUF[7]
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.048     0.845 r  Result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.267    Result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     2.584 r  Result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.584    Result[7]
    U16                                                               r  Result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop[2]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.537ns (59.329%)  route 1.054ns (40.671%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  ALUop[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUop[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ALUop_IBUF[2]_inst/O
                         net (fo=12, routed)          0.457     0.712    ALUop_IBUF[2]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.045     0.757 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.354    Result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.590 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.590    Result[1]
    K15                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.554ns (58.496%)  route 1.103ns (41.504%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  ALUop[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUop[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ALUop_IBUF[2]_inst/O
                         net (fo=12, routed)          0.365     0.621    ALUop_IBUF[2]
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.045     0.666 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.737     1.403    Result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.656 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.656    Result[2]
    J13                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





