/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000043
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 6
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 1
.set ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL18
.set ADC_intClock__DIV_ID, 0x00000043
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_intClock__PA_DIV_ID, 0x000000FF
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set ADC_IRQ__INTC_MASK, 0x2000000
.set ADC_IRQ__INTC_NUMBER, 25
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR6
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* TEST */
.set TEST__0__DR, CYREG_GPIO_PRT0_DR
.set TEST__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TEST__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TEST__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TEST__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TEST__0__HSIOM_MASK, 0xF0000000
.set TEST__0__HSIOM_SHIFT, 28
.set TEST__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TEST__0__INTR, CYREG_GPIO_PRT0_INTR
.set TEST__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TEST__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TEST__0__MASK, 0x80
.set TEST__0__PC, CYREG_GPIO_PRT0_PC
.set TEST__0__PC2, CYREG_GPIO_PRT0_PC2
.set TEST__0__PORT, 0
.set TEST__0__PS, CYREG_GPIO_PRT0_PS
.set TEST__0__SHIFT, 7
.set TEST__DR, CYREG_GPIO_PRT0_DR
.set TEST__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TEST__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TEST__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TEST__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TEST__INTR, CYREG_GPIO_PRT0_INTR
.set TEST__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TEST__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TEST__MASK, 0x80
.set TEST__PC, CYREG_GPIO_PRT0_PC
.set TEST__PC2, CYREG_GPIO_PRT0_PC2
.set TEST__PORT, 0
.set TEST__PS, CYREG_GPIO_PRT0_PS
.set TEST__SHIFT, 7

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_MASK, 0xC0
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set isr_1__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set isr_2__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set isr_2__INTC_MASK, 0x02
.set isr_2__INTC_NUMBER, 1
.set isr_2__INTC_PRIOR_MASK, 0xC000
.set isr_2__INTC_PRIOR_NUM, 3
.set isr_2__INTC_PRIOR_REG, CYREG_CM0P_IPR0
.set isr_2__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set isr_2__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* I2C_ST */
.set I2C_ST__0__DR, CYREG_GPIO_PRT5_DR
.set I2C_ST__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_ST__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_ST__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_ST__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set I2C_ST__0__HSIOM_MASK, 0xF0000000
.set I2C_ST__0__HSIOM_SHIFT, 28
.set I2C_ST__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_ST__0__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_ST__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_ST__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_ST__0__MASK, 0x80
.set I2C_ST__0__PC, CYREG_GPIO_PRT5_PC
.set I2C_ST__0__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_ST__0__PORT, 5
.set I2C_ST__0__PS, CYREG_GPIO_PRT5_PS
.set I2C_ST__0__SHIFT, 7
.set I2C_ST__DR, CYREG_GPIO_PRT5_DR
.set I2C_ST__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_ST__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_ST__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_ST__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_ST__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_ST__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_ST__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_ST__MASK, 0x80
.set I2C_ST__PC, CYREG_GPIO_PRT5_PC
.set I2C_ST__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_ST__PORT, 5
.set I2C_ST__PS, CYREG_GPIO_PRT5_PS
.set I2C_ST__SHIFT, 7

/* RF_ADC */
.set RF_ADC__0__DR, CYREG_GPIO_PRT2_DR
.set RF_ADC__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RF_ADC__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RF_ADC__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RF_ADC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RF_ADC__0__HSIOM_MASK, 0xF0000000
.set RF_ADC__0__HSIOM_SHIFT, 28
.set RF_ADC__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RF_ADC__0__INTR, CYREG_GPIO_PRT2_INTR
.set RF_ADC__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RF_ADC__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RF_ADC__0__MASK, 0x80
.set RF_ADC__0__PC, CYREG_GPIO_PRT2_PC
.set RF_ADC__0__PC2, CYREG_GPIO_PRT2_PC2
.set RF_ADC__0__PORT, 2
.set RF_ADC__0__PS, CYREG_GPIO_PRT2_PS
.set RF_ADC__0__SHIFT, 7
.set RF_ADC__DR, CYREG_GPIO_PRT2_DR
.set RF_ADC__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RF_ADC__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RF_ADC__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RF_ADC__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RF_ADC__INTR, CYREG_GPIO_PRT2_INTR
.set RF_ADC__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RF_ADC__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RF_ADC__MASK, 0x80
.set RF_ADC__PC, CYREG_GPIO_PRT2_PC
.set RF_ADC__PC2, CYREG_GPIO_PRT2_PC2
.set RF_ADC__PORT, 2
.set RF_ADC__PS, CYREG_GPIO_PRT2_PS
.set RF_ADC__SHIFT, 7

/* BAT_ADC */
.set BAT_ADC__0__DR, CYREG_GPIO_PRT2_DR
.set BAT_ADC__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BAT_ADC__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BAT_ADC__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BAT_ADC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BAT_ADC__0__HSIOM_MASK, 0x00F00000
.set BAT_ADC__0__HSIOM_SHIFT, 20
.set BAT_ADC__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_ADC__0__INTR, CYREG_GPIO_PRT2_INTR
.set BAT_ADC__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_ADC__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BAT_ADC__0__MASK, 0x20
.set BAT_ADC__0__PC, CYREG_GPIO_PRT2_PC
.set BAT_ADC__0__PC2, CYREG_GPIO_PRT2_PC2
.set BAT_ADC__0__PORT, 2
.set BAT_ADC__0__PS, CYREG_GPIO_PRT2_PS
.set BAT_ADC__0__SHIFT, 5
.set BAT_ADC__DR, CYREG_GPIO_PRT2_DR
.set BAT_ADC__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BAT_ADC__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BAT_ADC__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BAT_ADC__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_ADC__INTR, CYREG_GPIO_PRT2_INTR
.set BAT_ADC__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_ADC__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BAT_ADC__MASK, 0x20
.set BAT_ADC__PC, CYREG_GPIO_PRT2_PC
.set BAT_ADC__PC2, CYREG_GPIO_PRT2_PC2
.set BAT_ADC__PORT, 2
.set BAT_ADC__PS, CYREG_GPIO_PRT2_PS
.set BAT_ADC__SHIFT, 5

/* I2C_SCL */
.set I2C_SCL__0__DR, CYREG_GPIO_PRT7_DR
.set I2C_SCL__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set I2C_SCL__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set I2C_SCL__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set I2C_SCL__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set I2C_SCL__0__HSIOM_MASK, 0x000000F0
.set I2C_SCL__0__HSIOM_SHIFT, 4
.set I2C_SCL__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SCL__0__INTR, CYREG_GPIO_PRT7_INTR
.set I2C_SCL__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SCL__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set I2C_SCL__0__MASK, 0x02
.set I2C_SCL__0__PC, CYREG_GPIO_PRT7_PC
.set I2C_SCL__0__PC2, CYREG_GPIO_PRT7_PC2
.set I2C_SCL__0__PORT, 7
.set I2C_SCL__0__PS, CYREG_GPIO_PRT7_PS
.set I2C_SCL__0__SHIFT, 1
.set I2C_SCL__DR, CYREG_GPIO_PRT7_DR
.set I2C_SCL__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set I2C_SCL__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set I2C_SCL__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set I2C_SCL__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SCL__INTR, CYREG_GPIO_PRT7_INTR
.set I2C_SCL__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SCL__INTSTAT, CYREG_GPIO_PRT7_INTR
.set I2C_SCL__MASK, 0x02
.set I2C_SCL__PC, CYREG_GPIO_PRT7_PC
.set I2C_SCL__PC2, CYREG_GPIO_PRT7_PC2
.set I2C_SCL__PORT, 7
.set I2C_SCL__PS, CYREG_GPIO_PRT7_PS
.set I2C_SCL__SHIFT, 1

/* I2C_SDA */
.set I2C_SDA__0__DR, CYREG_GPIO_PRT7_DR
.set I2C_SDA__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set I2C_SDA__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set I2C_SDA__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set I2C_SDA__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set I2C_SDA__0__HSIOM_MASK, 0x0000000F
.set I2C_SDA__0__HSIOM_SHIFT, 0
.set I2C_SDA__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SDA__0__INTR, CYREG_GPIO_PRT7_INTR
.set I2C_SDA__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SDA__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set I2C_SDA__0__MASK, 0x01
.set I2C_SDA__0__PC, CYREG_GPIO_PRT7_PC
.set I2C_SDA__0__PC2, CYREG_GPIO_PRT7_PC2
.set I2C_SDA__0__PORT, 7
.set I2C_SDA__0__PS, CYREG_GPIO_PRT7_PS
.set I2C_SDA__0__SHIFT, 0
.set I2C_SDA__DR, CYREG_GPIO_PRT7_DR
.set I2C_SDA__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set I2C_SDA__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set I2C_SDA__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set I2C_SDA__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SDA__INTR, CYREG_GPIO_PRT7_INTR
.set I2C_SDA__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set I2C_SDA__INTSTAT, CYREG_GPIO_PRT7_INTR
.set I2C_SDA__MASK, 0x01
.set I2C_SDA__PC, CYREG_GPIO_PRT7_PC
.set I2C_SDA__PC2, CYREG_GPIO_PRT7_PC2
.set I2C_SDA__PORT, 7
.set I2C_SDA__PS, CYREG_GPIO_PRT7_PS
.set I2C_SDA__SHIFT, 0

/* OLED_DC */
.set OLED_DC__0__DR, CYREG_GPIO_PRT5_DR
.set OLED_DC__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set OLED_DC__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set OLED_DC__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set OLED_DC__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set OLED_DC__0__HSIOM_MASK, 0x0000F000
.set OLED_DC__0__HSIOM_SHIFT, 12
.set OLED_DC__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set OLED_DC__0__INTR, CYREG_GPIO_PRT5_INTR
.set OLED_DC__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set OLED_DC__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set OLED_DC__0__MASK, 0x08
.set OLED_DC__0__PC, CYREG_GPIO_PRT5_PC
.set OLED_DC__0__PC2, CYREG_GPIO_PRT5_PC2
.set OLED_DC__0__PORT, 5
.set OLED_DC__0__PS, CYREG_GPIO_PRT5_PS
.set OLED_DC__0__SHIFT, 3
.set OLED_DC__DR, CYREG_GPIO_PRT5_DR
.set OLED_DC__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set OLED_DC__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set OLED_DC__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set OLED_DC__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set OLED_DC__INTR, CYREG_GPIO_PRT5_INTR
.set OLED_DC__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set OLED_DC__INTSTAT, CYREG_GPIO_PRT5_INTR
.set OLED_DC__MASK, 0x08
.set OLED_DC__PC, CYREG_GPIO_PRT5_PC
.set OLED_DC__PC2, CYREG_GPIO_PRT5_PC2
.set OLED_DC__PORT, 5
.set OLED_DC__PS, CYREG_GPIO_PRT5_PS
.set OLED_DC__SHIFT, 3

/* OP1_INT */
.set OP1_INT__0__DR, CYREG_GPIO_PRT0_DR
.set OP1_INT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OP1_INT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OP1_INT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OP1_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OP1_INT__0__HSIOM_MASK, 0x0F000000
.set OP1_INT__0__HSIOM_SHIFT, 24
.set OP1_INT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OP1_INT__0__INTR, CYREG_GPIO_PRT0_INTR
.set OP1_INT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OP1_INT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OP1_INT__0__MASK, 0x40
.set OP1_INT__0__PC, CYREG_GPIO_PRT0_PC
.set OP1_INT__0__PC2, CYREG_GPIO_PRT0_PC2
.set OP1_INT__0__PORT, 0
.set OP1_INT__0__PS, CYREG_GPIO_PRT0_PS
.set OP1_INT__0__SHIFT, 6
.set OP1_INT__DR, CYREG_GPIO_PRT0_DR
.set OP1_INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OP1_INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OP1_INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OP1_INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OP1_INT__INTR, CYREG_GPIO_PRT0_INTR
.set OP1_INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OP1_INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OP1_INT__MASK, 0x40
.set OP1_INT__PC, CYREG_GPIO_PRT0_PC
.set OP1_INT__PC2, CYREG_GPIO_PRT0_PC2
.set OP1_INT__PORT, 0
.set OP1_INT__PS, CYREG_GPIO_PRT0_PS
.set OP1_INT__SHIFT, 6

/* OP3_INT */
.set OP3_INT__0__DR, CYREG_GPIO_PRT5_DR
.set OP3_INT__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set OP3_INT__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set OP3_INT__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set OP3_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set OP3_INT__0__HSIOM_MASK, 0x00000F00
.set OP3_INT__0__HSIOM_SHIFT, 8
.set OP3_INT__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set OP3_INT__0__INTR, CYREG_GPIO_PRT5_INTR
.set OP3_INT__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set OP3_INT__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set OP3_INT__0__MASK, 0x04
.set OP3_INT__0__PC, CYREG_GPIO_PRT5_PC
.set OP3_INT__0__PC2, CYREG_GPIO_PRT5_PC2
.set OP3_INT__0__PORT, 5
.set OP3_INT__0__PS, CYREG_GPIO_PRT5_PS
.set OP3_INT__0__SHIFT, 2
.set OP3_INT__DR, CYREG_GPIO_PRT5_DR
.set OP3_INT__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set OP3_INT__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set OP3_INT__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set OP3_INT__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set OP3_INT__INTR, CYREG_GPIO_PRT5_INTR
.set OP3_INT__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set OP3_INT__INTSTAT, CYREG_GPIO_PRT5_INTR
.set OP3_INT__MASK, 0x04
.set OP3_INT__PC, CYREG_GPIO_PRT5_PC
.set OP3_INT__PC2, CYREG_GPIO_PRT5_PC2
.set OP3_INT__PORT, 5
.set OP3_INT__PS, CYREG_GPIO_PRT5_PS
.set OP3_INT__SHIFT, 2

/* isr_wdt */
.set isr_wdt__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set isr_wdt__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set isr_wdt__INTC_MASK, 0x40
.set isr_wdt__INTC_NUMBER, 6
.set isr_wdt__INTC_PRIOR_MASK, 0xC00000
.set isr_wdt__INTC_PRIOR_NUM, 3
.set isr_wdt__INTC_PRIOR_REG, CYREG_CM0P_IPR1
.set isr_wdt__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set isr_wdt__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* CapSense */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 2
.set CapSense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
.set CapSense_CSD__CMOD_PAD, 1
.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD__CSD_NUMBER, 0
.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_CSD__CSDCMP, CYREG_CSD_CSDCMP
.set CapSense_CSD__CSH_TANK_PAD, 2
.set CapSense_CSD__CSHIELD_PAD, 4
.set CapSense_CSD__DEDICATED_IO0, CapSense_CSD__CMOD_PAD
.set CapSense_CSD__HSCMP, CYREG_CSD_HSCMP
.set CapSense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
.set CapSense_CSD__REFGEN, CYREG_CSD_REFGEN
.set CapSense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
.set CapSense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
.set CapSense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
.set CapSense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
.set CapSense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
.set CapSense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
.set CapSense_CSD__SEQ_START, CYREG_CSD_SEQ_START
.set CapSense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
.set CapSense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
.set CapSense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
.set CapSense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
.set CapSense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
.set CapSense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
.set CapSense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
.set CapSense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
.set CapSense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
.set CapSense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
.set CapSense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
.set CapSense_CSD__SW_RES, CYREG_CSD_SW_RES
.set CapSense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
.set CapSense_CSD__VREF_EXT_PAD, 8
.set CapSense_IDACComp__CONFIG, CYREG_CSD_CONFIG
.set CapSense_IDACComp__IDAC, CYREG_CSD_IDACB
.set CapSense_IDACComp__POSITION, 1
.set CapSense_IDACMod__CONFIG, CYREG_CSD_CONFIG
.set CapSense_IDACMod__IDAC, CYREG_CSD_IDACA
.set CapSense_IDACMod__POSITION, 0
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set CapSense_ISR__INTC_MASK, 0x10000
.set CapSense_ISR__INTC_NUMBER, 16
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0
.set CapSense_ISR__INTC_PRIOR_NUM, 1
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set CapSense_ModClk__DIV_ID, 0x00000040
.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_ModClk__PA_DIV_ID, 0x000000FF
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__0__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__0__HSIOM_SHIFT, 12
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__0__MASK, 0x08
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__0__PORT, 4
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__0__SHIFT, 3
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__1__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__1__HSIOM_SHIFT, 0
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__1__MASK, 0x01
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__1__PORT, 4
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__1__SHIFT, 0
.set CapSense_Sns__10__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__10__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__10__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__10__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__10__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__10__HSIOM_SHIFT, 16
.set CapSense_Sns__10__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__10__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__10__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__10__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__10__MASK, 0x10
.set CapSense_Sns__10__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__10__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__10__PORT, 6
.set CapSense_Sns__10__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__10__SHIFT, 4
.set CapSense_Sns__11__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__11__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__11__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__11__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__11__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__11__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__11__HSIOM_SHIFT, 8
.set CapSense_Sns__11__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__11__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__11__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__11__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__11__MASK, 0x04
.set CapSense_Sns__11__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__11__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__11__PORT, 6
.set CapSense_Sns__11__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__11__SHIFT, 2
.set CapSense_Sns__2__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__2__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__2__HSIOM_SHIFT, 4
.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__2__MASK, 0x02
.set CapSense_Sns__2__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__2__PORT, 4
.set CapSense_Sns__2__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__2__SHIFT, 1
.set CapSense_Sns__3__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__3__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__3__HSIOM_SHIFT, 28
.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__3__MASK, 0x80
.set CapSense_Sns__3__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__3__PORT, 3
.set CapSense_Sns__3__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__3__SHIFT, 7
.set CapSense_Sns__4__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__4__HSIOM_MASK, 0x0F000000
.set CapSense_Sns__4__HSIOM_SHIFT, 24
.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__4__MASK, 0x40
.set CapSense_Sns__4__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__4__PORT, 3
.set CapSense_Sns__4__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__4__SHIFT, 6
.set CapSense_Sns__5__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__5__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__5__HSIOM_SHIFT, 20
.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__5__MASK, 0x20
.set CapSense_Sns__5__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__5__PORT, 3
.set CapSense_Sns__5__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__5__SHIFT, 5
.set CapSense_Sns__6__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__6__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__6__HSIOM_SHIFT, 16
.set CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__6__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__6__MASK, 0x10
.set CapSense_Sns__6__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__6__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__6__PORT, 3
.set CapSense_Sns__6__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__6__SHIFT, 4
.set CapSense_Sns__7__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__7__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__7__HSIOM_SHIFT, 4
.set CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__7__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__7__MASK, 0x02
.set CapSense_Sns__7__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__7__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__7__PORT, 3
.set CapSense_Sns__7__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__7__SHIFT, 1
.set CapSense_Sns__8__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__8__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__8__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__8__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__8__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__8__HSIOM_SHIFT, 0
.set CapSense_Sns__8__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__8__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__8__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__8__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__8__MASK, 0x01
.set CapSense_Sns__8__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__8__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__8__PORT, 3
.set CapSense_Sns__8__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__8__SHIFT, 0
.set CapSense_Sns__9__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__9__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__9__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__9__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__9__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__9__HSIOM_SHIFT, 20
.set CapSense_Sns__9__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__9__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__9__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__9__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__9__MASK, 0x20
.set CapSense_Sns__9__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__9__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__9__PORT, 6
.set CapSense_Sns__9__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__9__SHIFT, 5
.set CapSense_Sns__Button0_Sns0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Button0_Sns0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Button0_Sns0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Button0_Sns0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Button0_Sns0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button0_Sns0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button0_Sns0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button0_Sns0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button0_Sns0__MASK, 0x08
.set CapSense_Sns__Button0_Sns0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Button0_Sns0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Button0_Sns0__PORT, 4
.set CapSense_Sns__Button0_Sns0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Button0_Sns0__SHIFT, 3
.set CapSense_Sns__Button1_Sns0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Button1_Sns0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Button1_Sns0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Button1_Sns0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Button1_Sns0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button1_Sns0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button1_Sns0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button1_Sns0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button1_Sns0__MASK, 0x01
.set CapSense_Sns__Button1_Sns0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Button1_Sns0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Button1_Sns0__PORT, 4
.set CapSense_Sns__Button1_Sns0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Button1_Sns0__SHIFT, 0
.set CapSense_Sns__Button10_Sns0__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Button10_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Button10_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Button10_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Button10_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button10_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button10_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button10_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button10_Sns0__MASK, 0x10
.set CapSense_Sns__Button10_Sns0__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Button10_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Button10_Sns0__PORT, 6
.set CapSense_Sns__Button10_Sns0__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Button10_Sns0__SHIFT, 4
.set CapSense_Sns__Button11_Sns0__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Button11_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Button11_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Button11_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Button11_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button11_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button11_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button11_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button11_Sns0__MASK, 0x04
.set CapSense_Sns__Button11_Sns0__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Button11_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Button11_Sns0__PORT, 6
.set CapSense_Sns__Button11_Sns0__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Button11_Sns0__SHIFT, 2
.set CapSense_Sns__Button2_Sns0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Button2_Sns0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Button2_Sns0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Button2_Sns0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Button2_Sns0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button2_Sns0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button2_Sns0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Button2_Sns0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Button2_Sns0__MASK, 0x02
.set CapSense_Sns__Button2_Sns0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Button2_Sns0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Button2_Sns0__PORT, 4
.set CapSense_Sns__Button2_Sns0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Button2_Sns0__SHIFT, 1
.set CapSense_Sns__Button3_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button3_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button3_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button3_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button3_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button3_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button3_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button3_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button3_Sns0__MASK, 0x80
.set CapSense_Sns__Button3_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button3_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button3_Sns0__PORT, 3
.set CapSense_Sns__Button3_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button3_Sns0__SHIFT, 7
.set CapSense_Sns__Button4_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button4_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button4_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button4_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button4_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button4_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button4_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button4_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button4_Sns0__MASK, 0x40
.set CapSense_Sns__Button4_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button4_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button4_Sns0__PORT, 3
.set CapSense_Sns__Button4_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button4_Sns0__SHIFT, 6
.set CapSense_Sns__Button5_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button5_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button5_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button5_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button5_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button5_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button5_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button5_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button5_Sns0__MASK, 0x20
.set CapSense_Sns__Button5_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button5_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button5_Sns0__PORT, 3
.set CapSense_Sns__Button5_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button5_Sns0__SHIFT, 5
.set CapSense_Sns__Button6_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button6_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button6_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button6_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button6_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button6_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button6_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button6_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button6_Sns0__MASK, 0x10
.set CapSense_Sns__Button6_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button6_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button6_Sns0__PORT, 3
.set CapSense_Sns__Button6_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button6_Sns0__SHIFT, 4
.set CapSense_Sns__Button7_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button7_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button7_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button7_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button7_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button7_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button7_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button7_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button7_Sns0__MASK, 0x02
.set CapSense_Sns__Button7_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button7_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button7_Sns0__PORT, 3
.set CapSense_Sns__Button7_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button7_Sns0__SHIFT, 1
.set CapSense_Sns__Button8_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Button8_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Button8_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Button8_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Button8_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button8_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button8_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Button8_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Button8_Sns0__MASK, 0x01
.set CapSense_Sns__Button8_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Button8_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Button8_Sns0__PORT, 3
.set CapSense_Sns__Button8_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Button8_Sns0__SHIFT, 0
.set CapSense_Sns__Button9_Sns0__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Button9_Sns0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Button9_Sns0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Button9_Sns0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Button9_Sns0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button9_Sns0__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button9_Sns0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Button9_Sns0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Button9_Sns0__MASK, 0x20
.set CapSense_Sns__Button9_Sns0__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Button9_Sns0__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Button9_Sns0__PORT, 6
.set CapSense_Sns__Button9_Sns0__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Button9_Sns0__SHIFT, 5

/* LOCK_INT */
.set LOCK_INT__0__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LOCK_INT__0__HSIOM_MASK, 0x0000000F
.set LOCK_INT__0__HSIOM_SHIFT, 0
.set LOCK_INT__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__0__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__0__MASK, 0x01
.set LOCK_INT__0__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__0__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__0__PORT, 0
.set LOCK_INT__0__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__0__SHIFT, 0
.set LOCK_INT__1__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LOCK_INT__1__HSIOM_MASK, 0x000000F0
.set LOCK_INT__1__HSIOM_SHIFT, 4
.set LOCK_INT__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__1__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__1__MASK, 0x02
.set LOCK_INT__1__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__1__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__1__PORT, 0
.set LOCK_INT__1__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__1__SHIFT, 1
.set LOCK_INT__2__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LOCK_INT__2__HSIOM_MASK, 0x00000F00
.set LOCK_INT__2__HSIOM_SHIFT, 8
.set LOCK_INT__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__2__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__2__MASK, 0x04
.set LOCK_INT__2__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__2__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__2__PORT, 0
.set LOCK_INT__2__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__2__SHIFT, 2
.set LOCK_INT__3__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LOCK_INT__3__HSIOM_MASK, 0x0000F000
.set LOCK_INT__3__HSIOM_SHIFT, 12
.set LOCK_INT__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__3__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__3__MASK, 0x08
.set LOCK_INT__3__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__3__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__3__PORT, 0
.set LOCK_INT__3__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__3__SHIFT, 3
.set LOCK_INT__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_BNT_INT__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__LOCK_BNT_INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__LOCK_BNT_INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__LOCK_BNT_INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__LOCK_BNT_INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_BNT_INT__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_BNT_INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_BNT_INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_BNT_INT__MASK, 0x02
.set LOCK_INT__LOCK_BNT_INT__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__LOCK_BNT_INT__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__LOCK_BNT_INT__PORT, 0
.set LOCK_INT__LOCK_BNT_INT__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__LOCK_BNT_INT__SHIFT, 1
.set LOCK_INT__LOCK_MODE_INT__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__LOCK_MODE_INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__LOCK_MODE_INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__LOCK_MODE_INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__LOCK_MODE_INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_MODE_INT__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_MODE_INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_MODE_INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_MODE_INT__MASK, 0x04
.set LOCK_INT__LOCK_MODE_INT__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__LOCK_MODE_INT__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__LOCK_MODE_INT__PORT, 0
.set LOCK_INT__LOCK_MODE_INT__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__LOCK_MODE_INT__SHIFT, 2
.set LOCK_INT__LOCK_SLOT_INT__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__LOCK_SLOT_INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__LOCK_SLOT_INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__LOCK_SLOT_INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__LOCK_SLOT_INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_SLOT_INT__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_SLOT_INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__LOCK_SLOT_INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__LOCK_SLOT_INT__MASK, 0x08
.set LOCK_INT__LOCK_SLOT_INT__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__LOCK_SLOT_INT__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__LOCK_SLOT_INT__PORT, 0
.set LOCK_INT__LOCK_SLOT_INT__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__LOCK_SLOT_INT__SHIFT, 3
.set LOCK_INT__MASK, 0x0F
.set LOCK_INT__OP2INT__DR, CYREG_GPIO_PRT0_DR
.set LOCK_INT__OP2INT__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LOCK_INT__OP2INT__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LOCK_INT__OP2INT__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LOCK_INT__OP2INT__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__OP2INT__INTR, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__OP2INT__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LOCK_INT__OP2INT__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LOCK_INT__OP2INT__MASK, 0x01
.set LOCK_INT__OP2INT__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__OP2INT__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__OP2INT__PORT, 0
.set LOCK_INT__OP2INT__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__OP2INT__SHIFT, 0
.set LOCK_INT__PC, CYREG_GPIO_PRT0_PC
.set LOCK_INT__PC2, CYREG_GPIO_PRT0_PC2
.set LOCK_INT__PORT, 0
.set LOCK_INT__PS, CYREG_GPIO_PRT0_PS
.set LOCK_INT__SHIFT, 0
.set LOCK_INT__SNAP, CYREG_GPIO_PRT0_INTR

/* MOTO_ADC */
.set MOTO_ADC__0__DR, CYREG_GPIO_PRT2_DR
.set MOTO_ADC__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set MOTO_ADC__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set MOTO_ADC__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set MOTO_ADC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MOTO_ADC__0__HSIOM_MASK, 0x0F000000
.set MOTO_ADC__0__HSIOM_SHIFT, 24
.set MOTO_ADC__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set MOTO_ADC__0__INTR, CYREG_GPIO_PRT2_INTR
.set MOTO_ADC__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set MOTO_ADC__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set MOTO_ADC__0__MASK, 0x40
.set MOTO_ADC__0__PC, CYREG_GPIO_PRT2_PC
.set MOTO_ADC__0__PC2, CYREG_GPIO_PRT2_PC2
.set MOTO_ADC__0__PORT, 2
.set MOTO_ADC__0__PS, CYREG_GPIO_PRT2_PS
.set MOTO_ADC__0__SHIFT, 6
.set MOTO_ADC__DR, CYREG_GPIO_PRT2_DR
.set MOTO_ADC__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set MOTO_ADC__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set MOTO_ADC__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set MOTO_ADC__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set MOTO_ADC__INTR, CYREG_GPIO_PRT2_INTR
.set MOTO_ADC__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set MOTO_ADC__INTSTAT, CYREG_GPIO_PRT2_INTR
.set MOTO_ADC__MASK, 0x40
.set MOTO_ADC__PC, CYREG_GPIO_PRT2_PC
.set MOTO_ADC__PC2, CYREG_GPIO_PRT2_PC2
.set MOTO_ADC__PORT, 2
.set MOTO_ADC__PS, CYREG_GPIO_PRT2_PS
.set MOTO_ADC__SHIFT, 6

/* Opamp_Rf */
.set Opamp_Rf_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM0_COMP_STAT
.set Opamp_Rf_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_Rf_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM0_CTB_CTRL
.set Opamp_Rf_cy_psoc4_abuf__INTR, CYREG_CTBM0_INTR
.set Opamp_Rf_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM0_INTR_MASK
.set Opamp_Rf_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_Rf_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM0_INTR_MASKED
.set Opamp_Rf_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_Rf_cy_psoc4_abuf__INTR_SET, CYREG_CTBM0_INTR_SET
.set Opamp_Rf_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_Rf_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_Rf_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM0_OA0_COMP_TRIM
.set Opamp_Rf_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_Rf_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM0_OA0_OFFSET_TRIM
.set Opamp_Rf_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM0_OA_RES0_CTRL
.set Opamp_Rf_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
.set Opamp_Rf_cy_psoc4_abuf__OA_SW, CYREG_CTBM0_OA0_SW
.set Opamp_Rf_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM0_OA0_SW_CLEAR

/* GPIO_ISR1 */
.set GPIO_ISR1__0__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO_ISR1__0__HSIOM_MASK, 0x00000F00
.set GPIO_ISR1__0__HSIOM_SHIFT, 8
.set GPIO_ISR1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__0__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__0__MASK, 0x04
.set GPIO_ISR1__0__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__0__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__0__PORT, 1
.set GPIO_ISR1__0__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__0__SHIFT, 2
.set GPIO_ISR1__1__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO_ISR1__1__HSIOM_MASK, 0x0000F000
.set GPIO_ISR1__1__HSIOM_SHIFT, 12
.set GPIO_ISR1__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__1__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__1__MASK, 0x08
.set GPIO_ISR1__1__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__1__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__1__PORT, 1
.set GPIO_ISR1__1__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__1__SHIFT, 3
.set GPIO_ISR1__2__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO_ISR1__2__HSIOM_MASK, 0x000F0000
.set GPIO_ISR1__2__HSIOM_SHIFT, 16
.set GPIO_ISR1__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__2__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__2__MASK, 0x10
.set GPIO_ISR1__2__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__2__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__2__PORT, 1
.set GPIO_ISR1__2__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__2__SHIFT, 4
.set GPIO_ISR1__3__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GPIO_ISR1__3__HSIOM_MASK, 0x00F00000
.set GPIO_ISR1__3__HSIOM_SHIFT, 20
.set GPIO_ISR1__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__3__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__3__MASK, 0x20
.set GPIO_ISR1__3__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__3__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__3__PORT, 1
.set GPIO_ISR1__3__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__3__SHIFT, 5
.set GPIO_ISR1__BLE_INT__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__BLE_INT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__BLE_INT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__BLE_INT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__BLE_INT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__BLE_INT__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__BLE_INT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__BLE_INT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__BLE_INT__MASK, 0x10
.set GPIO_ISR1__BLE_INT__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__BLE_INT__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__BLE_INT__PORT, 1
.set GPIO_ISR1__BLE_INT__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__BLE_INT__SHIFT, 4
.set GPIO_ISR1__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__EXT_UART_2_INT__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__EXT_UART_2_INT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__EXT_UART_2_INT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__EXT_UART_2_INT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__EXT_UART_2_INT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__EXT_UART_2_INT__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__EXT_UART_2_INT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__EXT_UART_2_INT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__EXT_UART_2_INT__MASK, 0x08
.set GPIO_ISR1__EXT_UART_2_INT__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__EXT_UART_2_INT__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__EXT_UART_2_INT__PORT, 1
.set GPIO_ISR1__EXT_UART_2_INT__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__EXT_UART_2_INT__SHIFT, 3
.set GPIO_ISR1__FPC_UART_0_INT__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__FPC_UART_0_INT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__FPC_UART_0_INT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__FPC_UART_0_INT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__FPC_UART_0_INT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__FPC_UART_0_INT__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__FPC_UART_0_INT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__FPC_UART_0_INT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__FPC_UART_0_INT__MASK, 0x20
.set GPIO_ISR1__FPC_UART_0_INT__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__FPC_UART_0_INT__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__FPC_UART_0_INT__PORT, 1
.set GPIO_ISR1__FPC_UART_0_INT__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__FPC_UART_0_INT__SHIFT, 5
.set GPIO_ISR1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__KEY_INT__DR, CYREG_GPIO_PRT1_DR
.set GPIO_ISR1__KEY_INT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GPIO_ISR1__KEY_INT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GPIO_ISR1__KEY_INT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GPIO_ISR1__KEY_INT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__KEY_INT__INTR, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__KEY_INT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GPIO_ISR1__KEY_INT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GPIO_ISR1__KEY_INT__MASK, 0x04
.set GPIO_ISR1__KEY_INT__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__KEY_INT__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__KEY_INT__PORT, 1
.set GPIO_ISR1__KEY_INT__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__KEY_INT__SHIFT, 2
.set GPIO_ISR1__MASK, 0x3C
.set GPIO_ISR1__PC, CYREG_GPIO_PRT1_PC
.set GPIO_ISR1__PC2, CYREG_GPIO_PRT1_PC2
.set GPIO_ISR1__PORT, 1
.set GPIO_ISR1__PS, CYREG_GPIO_PRT1_PS
.set GPIO_ISR1__SHIFT, 2
.set GPIO_ISR1__SNAP, CYREG_GPIO_PRT1_INTR

/* Opamp_Bat */
.set Opamp_Bat_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM0_COMP_STAT
.set Opamp_Bat_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_Bat_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM0_CTB_CTRL
.set Opamp_Bat_cy_psoc4_abuf__INTR, CYREG_CTBM0_INTR
.set Opamp_Bat_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM0_INTR_MASK
.set Opamp_Bat_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_Bat_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM0_INTR_MASKED
.set Opamp_Bat_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_Bat_cy_psoc4_abuf__INTR_SET, CYREG_CTBM0_INTR_SET
.set Opamp_Bat_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_Bat_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_Bat_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM0_OA1_COMP_TRIM
.set Opamp_Bat_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_Bat_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM0_OA1_OFFSET_TRIM
.set Opamp_Bat_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM0_OA_RES1_CTRL
.set Opamp_Bat_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
.set Opamp_Bat_cy_psoc4_abuf__OA_SW, CYREG_CTBM0_OA1_SW
.set Opamp_Bat_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM0_OA1_SW_CLEAR

/* CARD_RESET */
.set CARD_RESET__0__DR, CYREG_GPIO_PRT5_DR
.set CARD_RESET__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CARD_RESET__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CARD_RESET__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CARD_RESET__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set CARD_RESET__0__HSIOM_MASK, 0x00F00000
.set CARD_RESET__0__HSIOM_SHIFT, 20
.set CARD_RESET__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CARD_RESET__0__INTR, CYREG_GPIO_PRT5_INTR
.set CARD_RESET__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CARD_RESET__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CARD_RESET__0__MASK, 0x20
.set CARD_RESET__0__PC, CYREG_GPIO_PRT5_PC
.set CARD_RESET__0__PC2, CYREG_GPIO_PRT5_PC2
.set CARD_RESET__0__PORT, 5
.set CARD_RESET__0__PS, CYREG_GPIO_PRT5_PS
.set CARD_RESET__0__SHIFT, 5
.set CARD_RESET__DR, CYREG_GPIO_PRT5_DR
.set CARD_RESET__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set CARD_RESET__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set CARD_RESET__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set CARD_RESET__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set CARD_RESET__INTR, CYREG_GPIO_PRT5_INTR
.set CARD_RESET__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set CARD_RESET__INTSTAT, CYREG_GPIO_PRT5_INTR
.set CARD_RESET__MASK, 0x20
.set CARD_RESET__PC, CYREG_GPIO_PRT5_PC
.set CARD_RESET__PC2, CYREG_GPIO_PRT5_PC2
.set CARD_RESET__PORT, 5
.set CARD_RESET__PS, CYREG_GPIO_PRT5_PS
.set CARD_RESET__SHIFT, 5

/* SPI_1_CARD */
.set SPI_1_CARD_miso_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_miso_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_miso_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_miso_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_CARD_miso_m__0__HSIOM_GPIO, 0
.set SPI_1_CARD_miso_m__0__HSIOM_MASK, 0x00F00000
.set SPI_1_CARD_miso_m__0__HSIOM_SHIFT, 20
.set SPI_1_CARD_miso_m__0__HSIOM_SPI, 14
.set SPI_1_CARD_miso_m__0__HSIOM_SPI_MISO, 14
.set SPI_1_CARD_miso_m__0__HSIOM_UART, 9
.set SPI_1_CARD_miso_m__0__HSIOM_UART_TX, 9
.set SPI_1_CARD_miso_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_miso_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_miso_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_miso_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_miso_m__0__MASK, 0x20
.set SPI_1_CARD_miso_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_miso_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_miso_m__0__PORT, 4
.set SPI_1_CARD_miso_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_miso_m__0__SHIFT, 5
.set SPI_1_CARD_miso_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_miso_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_miso_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_miso_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_miso_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_miso_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_miso_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_miso_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_miso_m__MASK, 0x20
.set SPI_1_CARD_miso_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_miso_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_miso_m__PORT, 4
.set SPI_1_CARD_miso_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_miso_m__SHIFT, 5
.set SPI_1_CARD_mosi_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_mosi_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_mosi_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_mosi_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_CARD_mosi_m__0__HSIOM_GPIO, 0
.set SPI_1_CARD_mosi_m__0__HSIOM_MASK, 0x000F0000
.set SPI_1_CARD_mosi_m__0__HSIOM_SHIFT, 16
.set SPI_1_CARD_mosi_m__0__HSIOM_SPI, 14
.set SPI_1_CARD_mosi_m__0__HSIOM_SPI_MOSI, 14
.set SPI_1_CARD_mosi_m__0__HSIOM_UART, 9
.set SPI_1_CARD_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_1_CARD_mosi_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_mosi_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_mosi_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_mosi_m__0__MASK, 0x10
.set SPI_1_CARD_mosi_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_mosi_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_mosi_m__0__PORT, 4
.set SPI_1_CARD_mosi_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_mosi_m__0__SHIFT, 4
.set SPI_1_CARD_mosi_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_mosi_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_mosi_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_mosi_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_mosi_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_mosi_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_mosi_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_mosi_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_mosi_m__MASK, 0x10
.set SPI_1_CARD_mosi_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_mosi_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_mosi_m__PORT, 4
.set SPI_1_CARD_mosi_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_mosi_m__SHIFT, 4
.set SPI_1_CARD_SCB__CTRL, CYREG_SCB4_CTRL
.set SPI_1_CARD_SCB__EZ_DATA0, CYREG_SCB4_EZ_DATA0
.set SPI_1_CARD_SCB__EZ_DATA1, CYREG_SCB4_EZ_DATA1
.set SPI_1_CARD_SCB__EZ_DATA10, CYREG_SCB4_EZ_DATA10
.set SPI_1_CARD_SCB__EZ_DATA11, CYREG_SCB4_EZ_DATA11
.set SPI_1_CARD_SCB__EZ_DATA12, CYREG_SCB4_EZ_DATA12
.set SPI_1_CARD_SCB__EZ_DATA13, CYREG_SCB4_EZ_DATA13
.set SPI_1_CARD_SCB__EZ_DATA14, CYREG_SCB4_EZ_DATA14
.set SPI_1_CARD_SCB__EZ_DATA15, CYREG_SCB4_EZ_DATA15
.set SPI_1_CARD_SCB__EZ_DATA16, CYREG_SCB4_EZ_DATA16
.set SPI_1_CARD_SCB__EZ_DATA17, CYREG_SCB4_EZ_DATA17
.set SPI_1_CARD_SCB__EZ_DATA18, CYREG_SCB4_EZ_DATA18
.set SPI_1_CARD_SCB__EZ_DATA19, CYREG_SCB4_EZ_DATA19
.set SPI_1_CARD_SCB__EZ_DATA2, CYREG_SCB4_EZ_DATA2
.set SPI_1_CARD_SCB__EZ_DATA20, CYREG_SCB4_EZ_DATA20
.set SPI_1_CARD_SCB__EZ_DATA21, CYREG_SCB4_EZ_DATA21
.set SPI_1_CARD_SCB__EZ_DATA22, CYREG_SCB4_EZ_DATA22
.set SPI_1_CARD_SCB__EZ_DATA23, CYREG_SCB4_EZ_DATA23
.set SPI_1_CARD_SCB__EZ_DATA24, CYREG_SCB4_EZ_DATA24
.set SPI_1_CARD_SCB__EZ_DATA25, CYREG_SCB4_EZ_DATA25
.set SPI_1_CARD_SCB__EZ_DATA26, CYREG_SCB4_EZ_DATA26
.set SPI_1_CARD_SCB__EZ_DATA27, CYREG_SCB4_EZ_DATA27
.set SPI_1_CARD_SCB__EZ_DATA28, CYREG_SCB4_EZ_DATA28
.set SPI_1_CARD_SCB__EZ_DATA29, CYREG_SCB4_EZ_DATA29
.set SPI_1_CARD_SCB__EZ_DATA3, CYREG_SCB4_EZ_DATA3
.set SPI_1_CARD_SCB__EZ_DATA30, CYREG_SCB4_EZ_DATA30
.set SPI_1_CARD_SCB__EZ_DATA31, CYREG_SCB4_EZ_DATA31
.set SPI_1_CARD_SCB__EZ_DATA4, CYREG_SCB4_EZ_DATA4
.set SPI_1_CARD_SCB__EZ_DATA5, CYREG_SCB4_EZ_DATA5
.set SPI_1_CARD_SCB__EZ_DATA6, CYREG_SCB4_EZ_DATA6
.set SPI_1_CARD_SCB__EZ_DATA7, CYREG_SCB4_EZ_DATA7
.set SPI_1_CARD_SCB__EZ_DATA8, CYREG_SCB4_EZ_DATA8
.set SPI_1_CARD_SCB__EZ_DATA9, CYREG_SCB4_EZ_DATA9
.set SPI_1_CARD_SCB__I2C_CFG, CYREG_SCB4_I2C_CFG
.set SPI_1_CARD_SCB__I2C_CTRL, CYREG_SCB4_I2C_CTRL
.set SPI_1_CARD_SCB__I2C_M_CMD, CYREG_SCB4_I2C_M_CMD
.set SPI_1_CARD_SCB__I2C_S_CMD, CYREG_SCB4_I2C_S_CMD
.set SPI_1_CARD_SCB__I2C_STATUS, CYREG_SCB4_I2C_STATUS
.set SPI_1_CARD_SCB__INTR_CAUSE, CYREG_SCB4_INTR_CAUSE
.set SPI_1_CARD_SCB__INTR_I2C_EC, CYREG_SCB4_INTR_I2C_EC
.set SPI_1_CARD_SCB__INTR_I2C_EC_MASK, CYREG_SCB4_INTR_I2C_EC_MASK
.set SPI_1_CARD_SCB__INTR_I2C_EC_MASKED, CYREG_SCB4_INTR_I2C_EC_MASKED
.set SPI_1_CARD_SCB__INTR_M, CYREG_SCB4_INTR_M
.set SPI_1_CARD_SCB__INTR_M_MASK, CYREG_SCB4_INTR_M_MASK
.set SPI_1_CARD_SCB__INTR_M_MASKED, CYREG_SCB4_INTR_M_MASKED
.set SPI_1_CARD_SCB__INTR_M_SET, CYREG_SCB4_INTR_M_SET
.set SPI_1_CARD_SCB__INTR_RX, CYREG_SCB4_INTR_RX
.set SPI_1_CARD_SCB__INTR_RX_MASK, CYREG_SCB4_INTR_RX_MASK
.set SPI_1_CARD_SCB__INTR_RX_MASKED, CYREG_SCB4_INTR_RX_MASKED
.set SPI_1_CARD_SCB__INTR_RX_SET, CYREG_SCB4_INTR_RX_SET
.set SPI_1_CARD_SCB__INTR_S, CYREG_SCB4_INTR_S
.set SPI_1_CARD_SCB__INTR_S_MASK, CYREG_SCB4_INTR_S_MASK
.set SPI_1_CARD_SCB__INTR_S_MASKED, CYREG_SCB4_INTR_S_MASKED
.set SPI_1_CARD_SCB__INTR_S_SET, CYREG_SCB4_INTR_S_SET
.set SPI_1_CARD_SCB__INTR_SPI_EC, CYREG_SCB4_INTR_SPI_EC
.set SPI_1_CARD_SCB__INTR_SPI_EC_MASK, CYREG_SCB4_INTR_SPI_EC_MASK
.set SPI_1_CARD_SCB__INTR_SPI_EC_MASKED, CYREG_SCB4_INTR_SPI_EC_MASKED
.set SPI_1_CARD_SCB__INTR_TX, CYREG_SCB4_INTR_TX
.set SPI_1_CARD_SCB__INTR_TX_MASK, CYREG_SCB4_INTR_TX_MASK
.set SPI_1_CARD_SCB__INTR_TX_MASKED, CYREG_SCB4_INTR_TX_MASKED
.set SPI_1_CARD_SCB__INTR_TX_SET, CYREG_SCB4_INTR_TX_SET
.set SPI_1_CARD_SCB__RX_CTRL, CYREG_SCB4_RX_CTRL
.set SPI_1_CARD_SCB__RX_FIFO_CTRL, CYREG_SCB4_RX_FIFO_CTRL
.set SPI_1_CARD_SCB__RX_FIFO_RD, CYREG_SCB4_RX_FIFO_RD
.set SPI_1_CARD_SCB__RX_FIFO_RD_SILENT, CYREG_SCB4_RX_FIFO_RD_SILENT
.set SPI_1_CARD_SCB__RX_FIFO_STATUS, CYREG_SCB4_RX_FIFO_STATUS
.set SPI_1_CARD_SCB__RX_MATCH, CYREG_SCB4_RX_MATCH
.set SPI_1_CARD_SCB__SPI_CTRL, CYREG_SCB4_SPI_CTRL
.set SPI_1_CARD_SCB__SPI_STATUS, CYREG_SCB4_SPI_STATUS
.set SPI_1_CARD_SCB__SS0_POSISTION, 0
.set SPI_1_CARD_SCB__SS1_POSISTION, 1
.set SPI_1_CARD_SCB__SS2_POSISTION, 2
.set SPI_1_CARD_SCB__SS3_POSISTION, 3
.set SPI_1_CARD_SCB__STATUS, CYREG_SCB4_STATUS
.set SPI_1_CARD_SCB__TX_CTRL, CYREG_SCB4_TX_CTRL
.set SPI_1_CARD_SCB__TX_FIFO_CTRL, CYREG_SCB4_TX_FIFO_CTRL
.set SPI_1_CARD_SCB__TX_FIFO_STATUS, CYREG_SCB4_TX_FIFO_STATUS
.set SPI_1_CARD_SCB__TX_FIFO_WR, CYREG_SCB4_TX_FIFO_WR
.set SPI_1_CARD_SCB__UART_CTRL, CYREG_SCB4_UART_CTRL
.set SPI_1_CARD_SCB__UART_FLOW_CTRL, CYREG_SCB4_UART_FLOW_CTRL
.set SPI_1_CARD_SCB__UART_RX_CTRL, CYREG_SCB4_UART_RX_CTRL
.set SPI_1_CARD_SCB__UART_RX_STATUS, CYREG_SCB4_UART_RX_STATUS
.set SPI_1_CARD_SCB__UART_TX_CTRL, CYREG_SCB4_UART_TX_CTRL
.set SPI_1_CARD_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set SPI_1_CARD_SCBCLK__DIV_ID, 0x00000041
.set SPI_1_CARD_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPI_1_CARD_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_1_CARD_sclk_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_sclk_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_sclk_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_sclk_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_CARD_sclk_m__0__HSIOM_GPIO, 0
.set SPI_1_CARD_sclk_m__0__HSIOM_MASK, 0x0F000000
.set SPI_1_CARD_sclk_m__0__HSIOM_SHIFT, 24
.set SPI_1_CARD_sclk_m__0__HSIOM_SPI, 14
.set SPI_1_CARD_sclk_m__0__HSIOM_SPI_CLK, 14
.set SPI_1_CARD_sclk_m__0__HSIOM_UART, 9
.set SPI_1_CARD_sclk_m__0__HSIOM_UART_CTS, 9
.set SPI_1_CARD_sclk_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_sclk_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_sclk_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_sclk_m__0__MASK, 0x40
.set SPI_1_CARD_sclk_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_sclk_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_sclk_m__0__PORT, 4
.set SPI_1_CARD_sclk_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_sclk_m__0__SHIFT, 6
.set SPI_1_CARD_sclk_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_sclk_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_sclk_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_sclk_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_sclk_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_sclk_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_sclk_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_sclk_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_sclk_m__MASK, 0x40
.set SPI_1_CARD_sclk_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_sclk_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_sclk_m__PORT, 4
.set SPI_1_CARD_sclk_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_sclk_m__SHIFT, 6
.set SPI_1_CARD_ss0_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_ss0_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_ss0_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_ss0_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_CARD_ss0_m__0__HSIOM_GPIO, 0
.set SPI_1_CARD_ss0_m__0__HSIOM_MASK, 0xF0000000
.set SPI_1_CARD_ss0_m__0__HSIOM_SHIFT, 28
.set SPI_1_CARD_ss0_m__0__HSIOM_SPI, 14
.set SPI_1_CARD_ss0_m__0__HSIOM_SPI_SELECT0, 14
.set SPI_1_CARD_ss0_m__0__HSIOM_UART, 9
.set SPI_1_CARD_ss0_m__0__HSIOM_UART_RTS, 9
.set SPI_1_CARD_ss0_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_ss0_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_ss0_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_ss0_m__0__MASK, 0x80
.set SPI_1_CARD_ss0_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_ss0_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_ss0_m__0__PORT, 4
.set SPI_1_CARD_ss0_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_ss0_m__0__SHIFT, 7
.set SPI_1_CARD_ss0_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_CARD_ss0_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_CARD_ss0_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_CARD_ss0_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_CARD_ss0_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_ss0_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_ss0_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_CARD_ss0_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_CARD_ss0_m__MASK, 0x80
.set SPI_1_CARD_ss0_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_CARD_ss0_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_CARD_ss0_m__PORT, 4
.set SPI_1_CARD_ss0_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_CARD_ss0_m__SHIFT, 7

/* UART_0_FPC */
.set UART_0_FPC_rx__0__DR, CYREG_GPIO_PRT6_DR
.set UART_0_FPC_rx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_0_FPC_rx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_0_FPC_rx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_0_FPC_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set UART_0_FPC_rx__0__HSIOM_GPIO, 0
.set UART_0_FPC_rx__0__HSIOM_I2C, 14
.set UART_0_FPC_rx__0__HSIOM_I2C_SCL, 14
.set UART_0_FPC_rx__0__HSIOM_MASK, 0x0000000F
.set UART_0_FPC_rx__0__HSIOM_SHIFT, 0
.set UART_0_FPC_rx__0__HSIOM_SPI, 15
.set UART_0_FPC_rx__0__HSIOM_SPI_MOSI, 15
.set UART_0_FPC_rx__0__HSIOM_UART, 9
.set UART_0_FPC_rx__0__HSIOM_UART_RX, 9
.set UART_0_FPC_rx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_rx__0__INTR, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_rx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_rx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_rx__0__MASK, 0x01
.set UART_0_FPC_rx__0__PC, CYREG_GPIO_PRT6_PC
.set UART_0_FPC_rx__0__PC2, CYREG_GPIO_PRT6_PC2
.set UART_0_FPC_rx__0__PORT, 6
.set UART_0_FPC_rx__0__PS, CYREG_GPIO_PRT6_PS
.set UART_0_FPC_rx__0__SHIFT, 0
.set UART_0_FPC_rx__DR, CYREG_GPIO_PRT6_DR
.set UART_0_FPC_rx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_0_FPC_rx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_0_FPC_rx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_0_FPC_rx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_rx__INTR, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_rx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_rx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_rx__MASK, 0x01
.set UART_0_FPC_rx__PC, CYREG_GPIO_PRT6_PC
.set UART_0_FPC_rx__PC2, CYREG_GPIO_PRT6_PC2
.set UART_0_FPC_rx__PORT, 6
.set UART_0_FPC_rx__PS, CYREG_GPIO_PRT6_PS
.set UART_0_FPC_rx__SHIFT, 0
.set UART_0_FPC_SCB__CTRL, CYREG_SCB3_CTRL
.set UART_0_FPC_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set UART_0_FPC_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set UART_0_FPC_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set UART_0_FPC_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set UART_0_FPC_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set UART_0_FPC_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set UART_0_FPC_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set UART_0_FPC_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set UART_0_FPC_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set UART_0_FPC_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set UART_0_FPC_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set UART_0_FPC_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set UART_0_FPC_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set UART_0_FPC_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set UART_0_FPC_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set UART_0_FPC_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set UART_0_FPC_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set UART_0_FPC_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set UART_0_FPC_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set UART_0_FPC_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set UART_0_FPC_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set UART_0_FPC_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set UART_0_FPC_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set UART_0_FPC_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set UART_0_FPC_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set UART_0_FPC_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set UART_0_FPC_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set UART_0_FPC_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set UART_0_FPC_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set UART_0_FPC_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set UART_0_FPC_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set UART_0_FPC_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set UART_0_FPC_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set UART_0_FPC_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set UART_0_FPC_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set UART_0_FPC_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set UART_0_FPC_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set UART_0_FPC_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set UART_0_FPC_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set UART_0_FPC_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set UART_0_FPC_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set UART_0_FPC_SCB__INTR_M, CYREG_SCB3_INTR_M
.set UART_0_FPC_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set UART_0_FPC_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set UART_0_FPC_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set UART_0_FPC_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set UART_0_FPC_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set UART_0_FPC_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set UART_0_FPC_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set UART_0_FPC_SCB__INTR_S, CYREG_SCB3_INTR_S
.set UART_0_FPC_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set UART_0_FPC_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set UART_0_FPC_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set UART_0_FPC_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set UART_0_FPC_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set UART_0_FPC_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set UART_0_FPC_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set UART_0_FPC_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set UART_0_FPC_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set UART_0_FPC_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set UART_0_FPC_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set UART_0_FPC_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set UART_0_FPC_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set UART_0_FPC_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set UART_0_FPC_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set UART_0_FPC_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set UART_0_FPC_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set UART_0_FPC_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set UART_0_FPC_SCB__SS0_POSISTION, 0
.set UART_0_FPC_SCB__SS1_POSISTION, 1
.set UART_0_FPC_SCB__SS2_POSISTION, 2
.set UART_0_FPC_SCB__SS3_POSISTION, 3
.set UART_0_FPC_SCB__STATUS, CYREG_SCB3_STATUS
.set UART_0_FPC_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set UART_0_FPC_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set UART_0_FPC_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set UART_0_FPC_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set UART_0_FPC_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set UART_0_FPC_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set UART_0_FPC_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set UART_0_FPC_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set UART_0_FPC_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set UART_0_FPC_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_0_FPC_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_0_FPC_SCB_IRQ__INTC_MASK, 0x400
.set UART_0_FPC_SCB_IRQ__INTC_NUMBER, 10
.set UART_0_FPC_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set UART_0_FPC_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_0_FPC_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set UART_0_FPC_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_0_FPC_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_0_FPC_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UART_0_FPC_SCBCLK__DIV_ID, 0x00000045
.set UART_0_FPC_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set UART_0_FPC_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_0_FPC_tx__0__DR, CYREG_GPIO_PRT6_DR
.set UART_0_FPC_tx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_0_FPC_tx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_0_FPC_tx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_0_FPC_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set UART_0_FPC_tx__0__HSIOM_GPIO, 0
.set UART_0_FPC_tx__0__HSIOM_I2C, 14
.set UART_0_FPC_tx__0__HSIOM_I2C_SDA, 14
.set UART_0_FPC_tx__0__HSIOM_MASK, 0x000000F0
.set UART_0_FPC_tx__0__HSIOM_SHIFT, 4
.set UART_0_FPC_tx__0__HSIOM_SPI, 15
.set UART_0_FPC_tx__0__HSIOM_SPI_MISO, 15
.set UART_0_FPC_tx__0__HSIOM_UART, 9
.set UART_0_FPC_tx__0__HSIOM_UART_TX, 9
.set UART_0_FPC_tx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_tx__0__INTR, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_tx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_tx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_tx__0__MASK, 0x02
.set UART_0_FPC_tx__0__PC, CYREG_GPIO_PRT6_PC
.set UART_0_FPC_tx__0__PC2, CYREG_GPIO_PRT6_PC2
.set UART_0_FPC_tx__0__PORT, 6
.set UART_0_FPC_tx__0__PS, CYREG_GPIO_PRT6_PS
.set UART_0_FPC_tx__0__SHIFT, 1
.set UART_0_FPC_tx__DR, CYREG_GPIO_PRT6_DR
.set UART_0_FPC_tx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_0_FPC_tx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_0_FPC_tx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_0_FPC_tx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_tx__INTR, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_tx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_0_FPC_tx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_0_FPC_tx__MASK, 0x02
.set UART_0_FPC_tx__PC, CYREG_GPIO_PRT6_PC
.set UART_0_FPC_tx__PC2, CYREG_GPIO_PRT6_PC2
.set UART_0_FPC_tx__PORT, 6
.set UART_0_FPC_tx__PS, CYREG_GPIO_PRT6_PS
.set UART_0_FPC_tx__SHIFT, 1

/* UART_1_BLE */
.set UART_1_BLE_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_1_BLE_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_1_BLE_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_1_BLE_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_1_BLE_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_1_BLE_rx__0__HSIOM_GPIO, 0
.set UART_1_BLE_rx__0__HSIOM_I2C, 14
.set UART_1_BLE_rx__0__HSIOM_I2C_SCL, 14
.set UART_1_BLE_rx__0__HSIOM_MASK, 0x0000000F
.set UART_1_BLE_rx__0__HSIOM_SHIFT, 0
.set UART_1_BLE_rx__0__HSIOM_SPI, 15
.set UART_1_BLE_rx__0__HSIOM_SPI_MOSI, 15
.set UART_1_BLE_rx__0__HSIOM_UART, 9
.set UART_1_BLE_rx__0__HSIOM_UART_RX, 9
.set UART_1_BLE_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_rx__0__MASK, 0x01
.set UART_1_BLE_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_1_BLE_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_1_BLE_rx__0__PORT, 1
.set UART_1_BLE_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_1_BLE_rx__0__SHIFT, 0
.set UART_1_BLE_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_1_BLE_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_1_BLE_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_1_BLE_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_1_BLE_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_rx__MASK, 0x01
.set UART_1_BLE_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_1_BLE_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_1_BLE_rx__PORT, 1
.set UART_1_BLE_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_1_BLE_rx__SHIFT, 0
.set UART_1_BLE_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_1_BLE_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_1_BLE_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_1_BLE_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_1_BLE_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_1_BLE_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_1_BLE_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_1_BLE_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_1_BLE_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_1_BLE_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_1_BLE_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_1_BLE_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_1_BLE_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_1_BLE_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_1_BLE_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_1_BLE_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_1_BLE_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_1_BLE_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_1_BLE_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_1_BLE_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_1_BLE_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_1_BLE_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_1_BLE_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_1_BLE_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_1_BLE_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_1_BLE_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_1_BLE_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_1_BLE_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_1_BLE_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_1_BLE_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_1_BLE_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_1_BLE_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_1_BLE_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_1_BLE_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_1_BLE_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_1_BLE_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_1_BLE_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_1_BLE_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_1_BLE_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_1_BLE_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_1_BLE_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_1_BLE_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_1_BLE_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_1_BLE_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_1_BLE_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_1_BLE_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_1_BLE_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_1_BLE_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_1_BLE_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_1_BLE_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_1_BLE_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_1_BLE_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_1_BLE_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_1_BLE_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_1_BLE_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_1_BLE_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_1_BLE_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_1_BLE_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_1_BLE_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_1_BLE_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_1_BLE_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_1_BLE_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_1_BLE_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_1_BLE_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_1_BLE_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_1_BLE_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_1_BLE_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_1_BLE_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_1_BLE_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_1_BLE_SCB__SS0_POSISTION, 0
.set UART_1_BLE_SCB__SS1_POSISTION, 1
.set UART_1_BLE_SCB__SS2_POSISTION, 2
.set UART_1_BLE_SCB__SS3_POSISTION, 3
.set UART_1_BLE_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_1_BLE_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_1_BLE_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_1_BLE_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_1_BLE_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_1_BLE_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_1_BLE_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_1_BLE_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_1_BLE_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_1_BLE_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_1_BLE_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_1_BLE_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_1_BLE_SCB_IRQ__INTC_MASK, 0x80
.set UART_1_BLE_SCB_IRQ__INTC_NUMBER, 7
.set UART_1_BLE_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set UART_1_BLE_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_1_BLE_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR1
.set UART_1_BLE_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_1_BLE_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_1_BLE_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set UART_1_BLE_SCBCLK__DIV_ID, 0x00000046
.set UART_1_BLE_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set UART_1_BLE_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_1_BLE_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_1_BLE_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_1_BLE_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_1_BLE_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_1_BLE_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_1_BLE_tx__0__HSIOM_GPIO, 0
.set UART_1_BLE_tx__0__HSIOM_I2C, 14
.set UART_1_BLE_tx__0__HSIOM_I2C_SDA, 14
.set UART_1_BLE_tx__0__HSIOM_MASK, 0x000000F0
.set UART_1_BLE_tx__0__HSIOM_SHIFT, 4
.set UART_1_BLE_tx__0__HSIOM_SPI, 15
.set UART_1_BLE_tx__0__HSIOM_SPI_MISO, 15
.set UART_1_BLE_tx__0__HSIOM_UART, 9
.set UART_1_BLE_tx__0__HSIOM_UART_TX, 9
.set UART_1_BLE_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_tx__0__MASK, 0x02
.set UART_1_BLE_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_1_BLE_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_1_BLE_tx__0__PORT, 1
.set UART_1_BLE_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_1_BLE_tx__0__SHIFT, 1
.set UART_1_BLE_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_1_BLE_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_1_BLE_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_1_BLE_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_1_BLE_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_1_BLE_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_1_BLE_tx__MASK, 0x02
.set UART_1_BLE_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_1_BLE_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_1_BLE_tx__PORT, 1
.set UART_1_BLE_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_1_BLE_tx__SHIFT, 1

/* UART_2_EXT */
.set UART_2_EXT_rx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_2_EXT_rx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_2_EXT_rx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_2_EXT_rx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_2_EXT_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_2_EXT_rx__0__HSIOM_GPIO, 0
.set UART_2_EXT_rx__0__HSIOM_I2C, 14
.set UART_2_EXT_rx__0__HSIOM_I2C_SCL, 14
.set UART_2_EXT_rx__0__HSIOM_MASK, 0x0000000F
.set UART_2_EXT_rx__0__HSIOM_SHIFT, 0
.set UART_2_EXT_rx__0__HSIOM_SPI, 15
.set UART_2_EXT_rx__0__HSIOM_SPI_MOSI, 15
.set UART_2_EXT_rx__0__HSIOM_UART, 11
.set UART_2_EXT_rx__0__HSIOM_UART_RX, 11
.set UART_2_EXT_rx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_rx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_rx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_rx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_rx__0__MASK, 0x01
.set UART_2_EXT_rx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_2_EXT_rx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_2_EXT_rx__0__PORT, 5
.set UART_2_EXT_rx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_2_EXT_rx__0__SHIFT, 0
.set UART_2_EXT_rx__DR, CYREG_GPIO_PRT5_DR
.set UART_2_EXT_rx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_2_EXT_rx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_2_EXT_rx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_2_EXT_rx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_rx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_rx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_rx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_rx__MASK, 0x01
.set UART_2_EXT_rx__PC, CYREG_GPIO_PRT5_PC
.set UART_2_EXT_rx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_2_EXT_rx__PORT, 5
.set UART_2_EXT_rx__PS, CYREG_GPIO_PRT5_PS
.set UART_2_EXT_rx__SHIFT, 0
.set UART_2_EXT_SCB__CTRL, CYREG_SCB2_CTRL
.set UART_2_EXT_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set UART_2_EXT_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set UART_2_EXT_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set UART_2_EXT_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set UART_2_EXT_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set UART_2_EXT_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set UART_2_EXT_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set UART_2_EXT_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set UART_2_EXT_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set UART_2_EXT_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set UART_2_EXT_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set UART_2_EXT_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set UART_2_EXT_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set UART_2_EXT_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set UART_2_EXT_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set UART_2_EXT_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set UART_2_EXT_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set UART_2_EXT_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set UART_2_EXT_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set UART_2_EXT_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set UART_2_EXT_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set UART_2_EXT_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set UART_2_EXT_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set UART_2_EXT_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set UART_2_EXT_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set UART_2_EXT_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set UART_2_EXT_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set UART_2_EXT_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set UART_2_EXT_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set UART_2_EXT_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set UART_2_EXT_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set UART_2_EXT_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set UART_2_EXT_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set UART_2_EXT_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set UART_2_EXT_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set UART_2_EXT_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set UART_2_EXT_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set UART_2_EXT_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set UART_2_EXT_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set UART_2_EXT_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set UART_2_EXT_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set UART_2_EXT_SCB__INTR_M, CYREG_SCB2_INTR_M
.set UART_2_EXT_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set UART_2_EXT_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set UART_2_EXT_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set UART_2_EXT_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set UART_2_EXT_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set UART_2_EXT_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set UART_2_EXT_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set UART_2_EXT_SCB__INTR_S, CYREG_SCB2_INTR_S
.set UART_2_EXT_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set UART_2_EXT_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set UART_2_EXT_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set UART_2_EXT_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set UART_2_EXT_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set UART_2_EXT_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set UART_2_EXT_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set UART_2_EXT_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set UART_2_EXT_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set UART_2_EXT_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set UART_2_EXT_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set UART_2_EXT_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set UART_2_EXT_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set UART_2_EXT_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set UART_2_EXT_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set UART_2_EXT_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set UART_2_EXT_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set UART_2_EXT_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set UART_2_EXT_SCB__SS0_POSISTION, 0
.set UART_2_EXT_SCB__SS1_POSISTION, 1
.set UART_2_EXT_SCB__SS2_POSISTION, 2
.set UART_2_EXT_SCB__SS3_POSISTION, 3
.set UART_2_EXT_SCB__STATUS, CYREG_SCB2_STATUS
.set UART_2_EXT_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set UART_2_EXT_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set UART_2_EXT_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set UART_2_EXT_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set UART_2_EXT_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set UART_2_EXT_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set UART_2_EXT_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set UART_2_EXT_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set UART_2_EXT_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set UART_2_EXT_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_2_EXT_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_2_EXT_SCB_IRQ__INTC_MASK, 0x200
.set UART_2_EXT_SCB_IRQ__INTC_NUMBER, 9
.set UART_2_EXT_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set UART_2_EXT_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_2_EXT_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set UART_2_EXT_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_2_EXT_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_2_EXT_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set UART_2_EXT_SCBCLK__DIV_ID, 0x00000044
.set UART_2_EXT_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set UART_2_EXT_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_2_EXT_tx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_2_EXT_tx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_2_EXT_tx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_2_EXT_tx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_2_EXT_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_2_EXT_tx__0__HSIOM_GPIO, 0
.set UART_2_EXT_tx__0__HSIOM_I2C, 14
.set UART_2_EXT_tx__0__HSIOM_I2C_SDA, 14
.set UART_2_EXT_tx__0__HSIOM_MASK, 0x000000F0
.set UART_2_EXT_tx__0__HSIOM_SHIFT, 4
.set UART_2_EXT_tx__0__HSIOM_SPI, 15
.set UART_2_EXT_tx__0__HSIOM_SPI_MISO, 15
.set UART_2_EXT_tx__0__HSIOM_UART, 11
.set UART_2_EXT_tx__0__HSIOM_UART_TX, 11
.set UART_2_EXT_tx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_tx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_tx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_tx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_tx__0__MASK, 0x02
.set UART_2_EXT_tx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_2_EXT_tx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_2_EXT_tx__0__PORT, 5
.set UART_2_EXT_tx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_2_EXT_tx__0__SHIFT, 1
.set UART_2_EXT_tx__DR, CYREG_GPIO_PRT5_DR
.set UART_2_EXT_tx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_2_EXT_tx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_2_EXT_tx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_2_EXT_tx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_tx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_tx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_2_EXT_tx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_2_EXT_tx__MASK, 0x02
.set UART_2_EXT_tx__PC, CYREG_GPIO_PRT5_PC
.set UART_2_EXT_tx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_2_EXT_tx__PORT, 5
.set UART_2_EXT_tx__PS, CYREG_GPIO_PRT5_PS
.set UART_2_EXT_tx__SHIFT, 1

/* VOICE_BUSY */
.set VOICE_BUSY__0__DR, CYREG_GPIO_PRT5_DR
.set VOICE_BUSY__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set VOICE_BUSY__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set VOICE_BUSY__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set VOICE_BUSY__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set VOICE_BUSY__0__HSIOM_MASK, 0x0F000000
.set VOICE_BUSY__0__HSIOM_SHIFT, 24
.set VOICE_BUSY__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set VOICE_BUSY__0__INTR, CYREG_GPIO_PRT5_INTR
.set VOICE_BUSY__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set VOICE_BUSY__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set VOICE_BUSY__0__MASK, 0x40
.set VOICE_BUSY__0__PC, CYREG_GPIO_PRT5_PC
.set VOICE_BUSY__0__PC2, CYREG_GPIO_PRT5_PC2
.set VOICE_BUSY__0__PORT, 5
.set VOICE_BUSY__0__PS, CYREG_GPIO_PRT5_PS
.set VOICE_BUSY__0__SHIFT, 6
.set VOICE_BUSY__DR, CYREG_GPIO_PRT5_DR
.set VOICE_BUSY__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set VOICE_BUSY__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set VOICE_BUSY__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set VOICE_BUSY__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set VOICE_BUSY__INTR, CYREG_GPIO_PRT5_INTR
.set VOICE_BUSY__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set VOICE_BUSY__INTSTAT, CYREG_GPIO_PRT5_INTR
.set VOICE_BUSY__MASK, 0x40
.set VOICE_BUSY__PC, CYREG_GPIO_PRT5_PC
.set VOICE_BUSY__PC2, CYREG_GPIO_PRT5_PC2
.set VOICE_BUSY__PORT, 5
.set VOICE_BUSY__PS, CYREG_GPIO_PRT5_PS
.set VOICE_BUSY__SHIFT, 6

/* VOICE_DATA */
.set VOICE_DATA__0__DR, CYREG_GPIO_PRT1_DR
.set VOICE_DATA__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VOICE_DATA__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VOICE_DATA__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VOICE_DATA__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set VOICE_DATA__0__HSIOM_MASK, 0xF0000000
.set VOICE_DATA__0__HSIOM_SHIFT, 28
.set VOICE_DATA__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VOICE_DATA__0__INTR, CYREG_GPIO_PRT1_INTR
.set VOICE_DATA__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VOICE_DATA__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VOICE_DATA__0__MASK, 0x80
.set VOICE_DATA__0__PC, CYREG_GPIO_PRT1_PC
.set VOICE_DATA__0__PC2, CYREG_GPIO_PRT1_PC2
.set VOICE_DATA__0__PORT, 1
.set VOICE_DATA__0__PS, CYREG_GPIO_PRT1_PS
.set VOICE_DATA__0__SHIFT, 7
.set VOICE_DATA__DR, CYREG_GPIO_PRT1_DR
.set VOICE_DATA__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set VOICE_DATA__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set VOICE_DATA__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set VOICE_DATA__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set VOICE_DATA__INTR, CYREG_GPIO_PRT1_INTR
.set VOICE_DATA__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set VOICE_DATA__INTSTAT, CYREG_GPIO_PRT1_INTR
.set VOICE_DATA__MASK, 0x80
.set VOICE_DATA__PC, CYREG_GPIO_PRT1_PC
.set VOICE_DATA__PC2, CYREG_GPIO_PRT1_PC2
.set VOICE_DATA__PORT, 1
.set VOICE_DATA__PS, CYREG_GPIO_PRT1_PS
.set VOICE_DATA__SHIFT, 7

/* COVER_CHK_INT */
.set COVER_CHK_INT__0__DR, CYREG_GPIO_PRT1_DR
.set COVER_CHK_INT__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set COVER_CHK_INT__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set COVER_CHK_INT__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set COVER_CHK_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set COVER_CHK_INT__0__HSIOM_MASK, 0x0F000000
.set COVER_CHK_INT__0__HSIOM_SHIFT, 24
.set COVER_CHK_INT__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set COVER_CHK_INT__0__INTR, CYREG_GPIO_PRT1_INTR
.set COVER_CHK_INT__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set COVER_CHK_INT__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set COVER_CHK_INT__0__MASK, 0x40
.set COVER_CHK_INT__0__PC, CYREG_GPIO_PRT1_PC
.set COVER_CHK_INT__0__PC2, CYREG_GPIO_PRT1_PC2
.set COVER_CHK_INT__0__PORT, 1
.set COVER_CHK_INT__0__PS, CYREG_GPIO_PRT1_PS
.set COVER_CHK_INT__0__SHIFT, 6
.set COVER_CHK_INT__DR, CYREG_GPIO_PRT1_DR
.set COVER_CHK_INT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set COVER_CHK_INT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set COVER_CHK_INT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set COVER_CHK_INT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set COVER_CHK_INT__INTR, CYREG_GPIO_PRT1_INTR
.set COVER_CHK_INT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set COVER_CHK_INT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set COVER_CHK_INT__MASK, 0x40
.set COVER_CHK_INT__PC, CYREG_GPIO_PRT1_PC
.set COVER_CHK_INT__PC2, CYREG_GPIO_PRT1_PC2
.set COVER_CHK_INT__PORT, 1
.set COVER_CHK_INT__PS, CYREG_GPIO_PRT1_PS
.set COVER_CHK_INT__SHIFT, 6

/* SPI_0_OLED_FLASH */
.set SPI_0_OLED_FLASH_miso_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_miso_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_miso_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_miso_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_GPIO, 0
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C, 14
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_SHIFT, 4
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI, 15
.set SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_0_OLED_FLASH_miso_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_miso_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_miso_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_miso_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_miso_m__0__MASK, 0x02
.set SPI_0_OLED_FLASH_miso_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_miso_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_miso_m__0__PORT, 2
.set SPI_0_OLED_FLASH_miso_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_miso_m__0__SHIFT, 1
.set SPI_0_OLED_FLASH_miso_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_miso_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_miso_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_miso_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_miso_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_miso_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_miso_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_miso_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_miso_m__MASK, 0x02
.set SPI_0_OLED_FLASH_miso_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_miso_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_miso_m__PORT, 2
.set SPI_0_OLED_FLASH_miso_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_miso_m__SHIFT, 1
.set SPI_0_OLED_FLASH_mosi_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_mosi_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_mosi_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_mosi_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_GPIO, 0
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C, 14
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI, 15
.set SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_0_OLED_FLASH_mosi_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_mosi_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_mosi_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_mosi_m__0__MASK, 0x01
.set SPI_0_OLED_FLASH_mosi_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_mosi_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_mosi_m__0__PORT, 2
.set SPI_0_OLED_FLASH_mosi_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_mosi_m__0__SHIFT, 0
.set SPI_0_OLED_FLASH_mosi_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_mosi_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_mosi_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_mosi_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_mosi_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_mosi_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_mosi_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_mosi_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_mosi_m__MASK, 0x01
.set SPI_0_OLED_FLASH_mosi_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_mosi_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_mosi_m__PORT, 2
.set SPI_0_OLED_FLASH_mosi_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_mosi_m__SHIFT, 0
.set SPI_0_OLED_FLASH_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_0_OLED_FLASH_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set SPI_0_OLED_FLASH_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set SPI_0_OLED_FLASH_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_0_OLED_FLASH_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_0_OLED_FLASH_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_0_OLED_FLASH_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_0_OLED_FLASH_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_0_OLED_FLASH_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_0_OLED_FLASH_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_0_OLED_FLASH_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_0_OLED_FLASH_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_0_OLED_FLASH_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_0_OLED_FLASH_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set SPI_0_OLED_FLASH_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_0_OLED_FLASH_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_0_OLED_FLASH_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_0_OLED_FLASH_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_0_OLED_FLASH_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_0_OLED_FLASH_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_0_OLED_FLASH_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_0_OLED_FLASH_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_0_OLED_FLASH_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_0_OLED_FLASH_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_0_OLED_FLASH_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set SPI_0_OLED_FLASH_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_0_OLED_FLASH_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_0_OLED_FLASH_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set SPI_0_OLED_FLASH_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set SPI_0_OLED_FLASH_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set SPI_0_OLED_FLASH_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set SPI_0_OLED_FLASH_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set SPI_0_OLED_FLASH_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set SPI_0_OLED_FLASH_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_0_OLED_FLASH_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_0_OLED_FLASH_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_0_OLED_FLASH_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_0_OLED_FLASH_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_0_OLED_FLASH_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_0_OLED_FLASH_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_0_OLED_FLASH_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_0_OLED_FLASH_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_0_OLED_FLASH_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_0_OLED_FLASH_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_0_OLED_FLASH_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_0_OLED_FLASH_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_0_OLED_FLASH_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_0_OLED_FLASH_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_0_OLED_FLASH_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_0_OLED_FLASH_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_0_OLED_FLASH_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_0_OLED_FLASH_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_0_OLED_FLASH_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_0_OLED_FLASH_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_0_OLED_FLASH_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_0_OLED_FLASH_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_0_OLED_FLASH_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_0_OLED_FLASH_SCB__SS0_POSISTION, 0
.set SPI_0_OLED_FLASH_SCB__SS1_POSISTION, 1
.set SPI_0_OLED_FLASH_SCB__SS2_POSISTION, 2
.set SPI_0_OLED_FLASH_SCB__SS3_POSISTION, 3
.set SPI_0_OLED_FLASH_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_0_OLED_FLASH_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_0_OLED_FLASH_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_0_OLED_FLASH_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_0_OLED_FLASH_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_0_OLED_FLASH_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_0_OLED_FLASH_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_0_OLED_FLASH_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_0_OLED_FLASH_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_0_OLED_FLASH_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_0_OLED_FLASH_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set SPI_0_OLED_FLASH_SCBCLK__DIV_ID, 0x00000042
.set SPI_0_OLED_FLASH_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set SPI_0_OLED_FLASH_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_0_OLED_FLASH_sclk_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_sclk_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_sclk_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_sclk_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM_GPIO, 0
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI, 15
.set SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_0_OLED_FLASH_sclk_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_sclk_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_sclk_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_sclk_m__0__MASK, 0x04
.set SPI_0_OLED_FLASH_sclk_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_sclk_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_sclk_m__0__PORT, 2
.set SPI_0_OLED_FLASH_sclk_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_sclk_m__0__SHIFT, 2
.set SPI_0_OLED_FLASH_sclk_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_sclk_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_sclk_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_sclk_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_sclk_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_sclk_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_sclk_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_sclk_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_sclk_m__MASK, 0x04
.set SPI_0_OLED_FLASH_sclk_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_sclk_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_sclk_m__PORT, 2
.set SPI_0_OLED_FLASH_sclk_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_sclk_m__SHIFT, 2
.set SPI_0_OLED_FLASH_ss0_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_ss0_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_ss0_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_ss0_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM_GPIO, 0
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI, 15
.set SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI_SELECT0, 15
.set SPI_0_OLED_FLASH_ss0_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss0_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss0_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss0_m__0__MASK, 0x08
.set SPI_0_OLED_FLASH_ss0_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_ss0_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_ss0_m__0__PORT, 2
.set SPI_0_OLED_FLASH_ss0_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_ss0_m__0__SHIFT, 3
.set SPI_0_OLED_FLASH_ss0_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_ss0_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_ss0_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_ss0_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_ss0_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss0_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss0_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss0_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss0_m__MASK, 0x08
.set SPI_0_OLED_FLASH_ss0_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_ss0_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_ss0_m__PORT, 2
.set SPI_0_OLED_FLASH_ss0_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_ss0_m__SHIFT, 3
.set SPI_0_OLED_FLASH_ss1_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_ss1_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_ss1_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_ss1_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM_GPIO, 0
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM_MASK, 0x000F0000
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SHIFT, 16
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI, 15
.set SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI_SELECT1, 15
.set SPI_0_OLED_FLASH_ss1_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss1_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss1_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss1_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss1_m__0__MASK, 0x10
.set SPI_0_OLED_FLASH_ss1_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_ss1_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_ss1_m__0__PORT, 2
.set SPI_0_OLED_FLASH_ss1_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_ss1_m__0__SHIFT, 4
.set SPI_0_OLED_FLASH_ss1_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_0_OLED_FLASH_ss1_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_0_OLED_FLASH_ss1_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_0_OLED_FLASH_ss1_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_0_OLED_FLASH_ss1_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss1_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss1_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_0_OLED_FLASH_ss1_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_0_OLED_FLASH_ss1_m__MASK, 0x10
.set SPI_0_OLED_FLASH_ss1_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_0_OLED_FLASH_ss1_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_0_OLED_FLASH_ss1_m__PORT, 2
.set SPI_0_OLED_FLASH_ss1_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_0_OLED_FLASH_ss1_m__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x257011B5
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4V
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4V_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_RTC_SOURCE_DIV, 32768
.set CYDEV_RTC_SOURCE_WDT, 2
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_TIMER2_DIV, 32768
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8crypto_VERSION, 2
.set CYIPBLOCK_m0s8csdv2_VERSION, 2
.set CYIPBLOCK_m0s8exco_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4a_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
