#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb  2 12:17:03 2020
# Process ID: 7628
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6092 C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.xpr
# Log file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/vivado.log
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 879.250 ; gain = 184.793
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v w ]
add_files -fileset sim_1 C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v
update_compile_order -fileset sim_1
set_property top counter_2bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
ERROR: [VRFC 10-1412] syntax error near # [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:33]
ERROR: [VRFC 10-2939] 'en' is an unknown type [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:33]
ERROR: [VRFC 10-2865] module 'counter_2bit_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.023 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Feb  2 12:47:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
ERROR: [VRFC 10-1412] syntax error near # [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:33]
ERROR: [VRFC 10-2939] 'en' is an unknown type [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:33]
ERROR: [VRFC 10-2865] module 'counter_2bit_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/counter_2bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/counter_2bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb  2 12:49:55 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  2 12:49:55 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.023 ; gain = 0.000
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
Adding cell -- xilinx.com:xup:xup_dff_en_reset:1.0 - xup_dff_en_reset_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:xup:xup_dff_en_reset:1.0 - xup_dff_en_reset_1
Successfully read diagram <counter_2bit> from BD file <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd>
INFO: [Common 17-365] Interrupt caught but 'open_bd_design' cannot be canceled. Please wait for command to finish.
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.023 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd]
INFO: [BD 41-1662] The design 'counter_2bit.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xup_dff_en_reset_0/d
/xup_dff_en_reset_1/d

VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/sim/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_1 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files -ipstatic_source_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/modelsim} {questa=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/questa} {riviera=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/riviera} {activehdl=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.563 ; gain = 4.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:47 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:01:50 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:54 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1191.910 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:21]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:21]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:19]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:19]
ERROR: [VRFC 10-2865] module 'counter_2bit_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1191.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter.protoinst" -protoinst "protoinst_files/counter_2bit.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.910 ; gain = 0.000
set_property top counter_2bit_wrapper [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:8]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.824 ; gain = 0.000
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Q' [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:7]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Q' is not permitted [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.641 ; gain = 0.000
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
startgroup
set_property -dict [list CONFIG.DELAY {0}] [get_bd_cells xup_dff_en_reset_0]
endgroup
startgroup
set_property -dict [list CONFIG.DELAY {0}] [get_bd_cells xup_dff_en_reset_1]
endgroup
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xup_dff_en_reset_1/d]
delete_bd_objs [get_bd_nets xup_dff_en_reset_0_q]
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xlconcat_0/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0
endgroup
set_property location {2 342 -43} [get_bd_cells xup_xor2_0]
connect_bd_net [get_bd_pins xup_xor2_0/a] [get_bd_pins xup_dff_en_reset_0/q]
connect_bd_net [get_bd_pins xup_xor2_0/b] [get_bd_pins xup_dff_en_reset_1/q]
connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins xup_dff_en_reset_0/d]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_inv:1.0 xup_inv_1
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets xup_dff_en_reset_1_q]
delete_bd_objs [get_bd_nets xup_dff_en_reset_0_q]
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xup_xor2_0/b]
connect_bd_net [get_bd_pins xup_dff_en_reset_1/q] [get_bd_pins xup_xor2_0/a]
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xup_inv_1/a]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xup_dff_en_reset_1/q] [get_bd_pins xup_inv_0/a]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xlconcat_0/In0]
regenerate_bd_layout
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/ui/bd_69dd449e.ui> 
generate_target Simulation [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xup_dff_en_reset_1/d

Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/sim/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files -ipstatic_source_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/modelsim} {questa=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/questa} {riviera=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/riviera} {activehdl=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_xor2_0_0/sim/counter_2bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_0_0/sim/counter_2bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_1_0/sim/counter_2bit_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.xup_inv(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_inv_0_0
Compiling module xil_defaultlib.counter_2bit_xup_inv_1_0
Compiling module xil_defaultlib.xup_xor2(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_xor2_0_0
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.613 ; gain = 6.695
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
delete_bd_objs [get_bd_nets xup_dff_en_reset_1_q]
delete_bd_objs [get_bd_nets xup_dff_en_reset_0_q]
delete_bd_objs [get_bd_nets xup_inv_1_y]
delete_bd_objs [get_bd_nets xup_inv_0_y]
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xup_xor2_0/a]
connect_bd_net [get_bd_pins xup_dff_en_reset_0/q] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xup_dff_en_reset_1/q] [get_bd_pins xup_inv_0/a]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_dff_en_reset_1/d]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xup_dff_en_reset_1/q]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
generate_target Simulation [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xup_xor2_0/b
/xup_inv_1/a

Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/sim/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files -ipstatic_source_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/modelsim} {questa=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/questa} {riviera=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/riviera} {activehdl=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_xor2_0_0/sim/counter_2bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_0_0/sim/counter_2bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_1_0/sim/counter_2bit_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.xup_inv(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_inv_0_0
Compiling module xil_defaultlib.counter_2bit_xup_inv_1_0
Compiling module xil_defaultlib.xup_xor2(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_xor2_0_0
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1432.492 ; gain = 0.000
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
connect_bd_net [get_bd_pins xup_dff_en_reset_1/q] [get_bd_pins xup_xor2_0/b]
delete_bd_objs [get_bd_cells xup_inv_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
generate_target Simulation [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd]
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\counter_2bit\counter_2bit.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/sim/counter_2bit.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hw_handoff/counter_2bit_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/synth/counter_2bit.hwdef
export_ip_user_files -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd] -directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files -ipstatic_source_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/modelsim} {questa=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/questa} {riviera=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/riviera} {activehdl=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_xor2_0_0/sim/counter_2bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_0_0/sim/counter_2bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.xup_inv(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_inv_0_0
Compiling module xil_defaultlib.xup_xor2(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_xor2_0_0
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1468.078 ; gain = 8.484
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/counter_2bit.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_2bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_2bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_en_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_0/sim/counter_2bit_xup_dff_en_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xlconcat_0_0/sim/counter_2bit_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_dff_en_reset_0_1/sim/counter_2bit_xup_dff_en_reset_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_dff_en_reset_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/sim/counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_xor2_0_0/sim/counter_2bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/counter_2bit/ip/counter_2bit_xup_inv_0_0/sim/counter_2bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/counter_2bit/hdl/counter_2bit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_2bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_2bit_tb_behav xil_defaultlib.counter_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.counter_2bit_xlconcat_0_0
Compiling module xil_defaultlib.xup_dff_en_reset
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.counter_2bit_xup_dff_en_reset_0_...
Compiling module xil_defaultlib.xup_inv(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_inv_0_0
Compiling module xil_defaultlib.xup_xor2(DELAY=3)
Compiling module xil_defaultlib.counter_2bit_xup_xor2_0_0
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.counter_2bit_wrapper
Compiling module xil_defaultlib.counter_2bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_2bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_2bit_tb_behav -key {Behavioral:sim_1:Functional:counter_2bit_tb} -tclbatch {counter_2bit_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source counter_2bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/counter_2bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_2bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.441 ; gain = 0.000
create_bd_design "Decade_counter"
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Decade_counter\Decade_counter.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9}] [get_bd_cells c_counter_binary_0]
startgroup
make_bd_pins_external  [get_bd_pins c_counter_binary_0/CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells c_counter_binary_0]
make_bd_intf_pins_external  [get_bd_cells c_counter_binary_0]
INFO: [BD 5-409] No interface pins to be made external for /c_counter_binary_0
endgroup
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Decade_counter\Decade_counter.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/ui/bd_c8c5997d.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_dff_en_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
[Sun Feb  2 17:00:51 2020] Launched counter_2bit_xup_xor2_0_0_synth_1, counter_2bit_xup_inv_0_0_synth_1, counter_2bit_xup_dff_en_reset_0_0_synth_1, counter_2bit_xup_dff_en_reset_0_1_synth_1...
Run output will be captured here:
counter_2bit_xup_xor2_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/counter_2bit_xup_xor2_0_0_synth_1/runme.log
counter_2bit_xup_inv_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/counter_2bit_xup_inv_0_0_synth_1/runme.log
counter_2bit_xup_dff_en_reset_0_0_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/counter_2bit_xup_dff_en_reset_0_0_synth_1/runme.log
counter_2bit_xup_dff_en_reset_0_1_synth_1: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/counter_2bit_xup_dff_en_reset_0_1_synth_1/runme.log
[Sun Feb  2 17:00:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v w ]
add_files -fileset sim_1 C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v
update_compile_order -fileset sim_1
set_property name CLK [get_bd_ports CLK_0]
set_property name Q [get_bd_ports Q_0]
set_property top Decade_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
make_wrapper -files [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd] -top
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Decade_counter\Decade_counter.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/ui/bd_c8c5997d.ui> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/synth/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/sim/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v
add_files -norecurse C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v w ]
add_files -fileset sim_1 C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v
update_compile_order -fileset sim_1
set_property top Decade_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1

launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 497649024b814329b964f44ce35c896c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decade_counter_tb_behav xil_defaultlib.Decade_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decade_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decade_counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/Decade_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xsim.dir/Decade_counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb  2 17:10:03 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  2 17:10:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decade_counter_tb_behav -key {Behavioral:sim_1:Functional:Decade_counter_tb} -tclbatch {Decade_counter_tb.tcl} -protoinst "protoinst_files/counter_2bit.protoinst" -protoinst "protoinst_files/counter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter_2bit.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter_2bit.protoinst for the following reason(s):
There are no instances of module "counter_2bit" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/counter.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/counter.protoinst for the following reason(s):
There are no instances of module "counter" in the design.

Time resolution is 1 ps
source Decade_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decade_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.957 ; gain = 9.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd]
INFO: [BD 41-1662] The design 'Decade_counter.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/synth/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/sim/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hw_handoff/Decade_counter.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hw_handoff/Decade_counter_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/synth/Decade_counter.hwdef
export_ip_user_files -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd] -directory C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files -ipstatic_source_dir C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/modelsim} {questa=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/questa} {riviera=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/riviera} {activehdl=C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
WARNING: [VRFC 10-3028] 'Q' was previously declared with a range [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Decade_counter_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
WARNING: [VRFC 10-3028] 'Q' was previously declared with a range [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
WARNING: [VRFC 10-3028] 'Q' was previously declared with a range [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/Decade_counter.bd}
delete_bd_objs [get_bd_nets c_counter_binary_0_Q]
delete_bd_objs [get_bd_ports Q]
delete_bd_objs [get_bd_nets CLK_0_1] [get_bd_ports CLK]
startgroup
make_bd_pins_external  [get_bd_pins c_counter_binary_0/Q]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins c_counter_binary_0/CLK]
endgroup
set_property name CLK [get_bd_ports CLK_0]
set_property name Q [get_bd_ports Q_0]
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Decade_counter\Decade_counter.bd> 
launch_runs synth_1 -jobs 2
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.srcs\sources_1\bd\Decade_counter\Decade_counter.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/synth/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/sim/Decade_counter.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hw_handoff/Decade_counter.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hw_handoff/Decade_counter_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/synth/Decade_counter.hwdef
[Sun Feb  2 17:28:40 2020] Launched Decade_counter_c_counter_binary_0_0_synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/Decade_counter_c_counter_binary_0_0_synth_1/runme.log
[Sun Feb  2 17:28:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/ip/Decade_counter_c_counter_binary_0_0/Decade_counter_c_counter_binary_0_0_sim_netlist.v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_bd_design [get_bd_designs counter_2bit]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/ip/Decade_counter_c_counter_binary_0_0/Decade_counter_c_counter_binary_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 17:34:29 2020...
