$date
	Mon Apr 04 22:40:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux41_tb $end
$var wire 4 ! z_0451 [3:0] $end
$var reg 4 " in1 [3:0] $end
$var reg 4 # in2 [3:0] $end
$var reg 4 $ in3 [3:0] $end
$var reg 4 % in4 [3:0] $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module main_mux_set $end
$var wire 4 ( in1 [3:0] $end
$var wire 4 ) in2 [3:0] $end
$var wire 4 * in3 [3:0] $end
$var wire 4 + in4 [3:0] $end
$var wire 2 , sel [1:0] $end
$var wire 4 - out [3:0] $end
$scope module m1 $end
$var wire 4 . in [3:0] $end
$var wire 2 / sel [1:0] $end
$var reg 1 0 out $end
$upscope $end
$scope module m2 $end
$var wire 4 1 in [3:0] $end
$var wire 2 2 sel [1:0] $end
$var reg 1 3 out $end
$upscope $end
$scope module m3 $end
$var wire 4 4 in [3:0] $end
$var wire 2 5 sel [1:0] $end
$var reg 1 6 out $end
$upscope $end
$scope module m4 $end
$var wire 4 7 in [3:0] $end
$var wire 2 8 sel [1:0] $end
$var reg 1 9 out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
b0 8
b11 7
16
b0 5
b1001 4
13
b0 2
b1 1
00
b0 /
b100 .
b1110 -
b0 ,
b11 +
b1001 *
b1 )
b100 (
b0 '
b0 &
b11 %
b1001 $
b1 #
b100 "
b1110 !
$end
#1
03
b1000 !
b1000 -
06
b1 '
b1 &
b1 ,
b1 /
b1 2
b1 5
b1 8
#2
10
b1 !
b1 -
09
b10 '
b10 &
b10 ,
b10 /
b10 2
b10 5
b10 8
#3
00
b100 !
b100 -
16
b11 '
b11 &
b11 ,
b11 /
b11 2
b11 5
b11 8
#4
13
b1110 !
b1110 -
19
b100 '
b0 &
b0 ,
b0 /
b0 2
b0 5
b0 8
