;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP 12, @10
	CMP @121, 103
	CMP 712, @10
	SUB -207, <-120
	SPL 0, <-103
	CMP @121, 103
	JMP -30, 9
	CMP -207, <-120
	CMP @121, 103
	CMP 712, @10
	SPL 0, <-103
	SUB -207, <-120
	JMP -30, 9
	JMP -30, 9
	JMN @300, 90
	SPL 0, <802
	ADD -130, 9
	MOV 0, 336
	CMP 0, 902
	SLT -0, 0
	SUB 0, 902
	CMP @-127, 100
	SLT -0, 0
	ADD -130, 9
	SPL 0, <-103
	DJN 12, <10
	JMP -30, 9
	CMP @121, 103
	ADD 30, 9
	ADD 3, 20
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SLT 121, 1
	CMP -702, -11
	SPL 0, <802
	CMP <-127, 105
	CMP <-127, 105
	SPL 0, <802
	CMP <-127, 105
	ADD #270, <0
	SPL 0, <802
	DJN -1, @-20
	JMP <-30, 9
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
