INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.srcs/sources_1/imports/lab0_src/fist_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fist_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.srcs/sources_1/imports/lab0_src/judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.srcs/sources_1/imports/lab0_src/lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.srcs/sources_1/imports/lab0_src/slow_fist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_fist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.srcs/sim_1/imports/lab0_src/lab0_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab0_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab0/lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
