# About Me üëã

Hi there! I'm **Supriyo Roy**, a passionate **VLSI enthusiast** dedicated to the fascinating world of digital and analog circuit design. I'm captivated by how billions of transistors work together to power the technology that shapes our modern world. üíª‚ú®

![CMOS Layout Design](https://via.placeholder.com/600x300?text=CMOS+Layout+Design)

## Education & Skills üéì
- Currently pursuing my **B.Tech in Electrical Engineering** at **IIEST Shibpur**
- Proficient in **Verilog**, **LTspice**, and **MATLAB** for circuit design and simulation
- Focused on hardware design, digital logic, and semiconductor technologies

![Verilog Code Simulation](https://via.placeholder.com/500x250?text=Verilog+Simulation+Waveforms)

## What Drives Me? üî•
- **Curiosity**: I'm endlessly fascinated by the intricate world of chip design and implementation
- **Problem-Solving**: I thrive on optimizing circuits for power efficiency and signal integrity
- **Innovation**: Always exploring new architectures and methodologies to push VLSI boundaries

![Transistor Level Design](https://via.placeholder.com/550x300?text=Transistor+Level+Circuit+Design)

## My VLSI Journey üõ†Ô∏è
- **Projects**: Designed **CMOS inverters** and implemented a **4-bit Universal Shift Register** in Verilog
- **Education**: Completed specialized **VLSI training** from the **National Institute of Electronics and Information Technology**
- **Competitions**: Won awards at technical festivals including **SPHURAN 3.0** and **AXIS'24**

![FPGA Development Board](https://via.placeholder.com/500x300?text=FPGA+Development+Board)

## Current Focus üîç
- Exploring **FPGA design** for reconfigurable hardware applications
- Studying advanced concepts like **ASIC design**, **timing analysis**, and **low-power techniques**
- Building a comprehensive portfolio to showcase my technical journey

![Chip Floorplanning](https://via.placeholder.com/600x350?text=Chip+Floorplanning+and+Layout)

## Beyond VLSI üé®
When I'm not immersed in circuit design:
- Creating posters and promotional videos as **Co-Lead of the Design Team** at GDG on Campus, IIEST Shibpur
- Staying updated with emerging semiconductor technologies and industry trends
- Enjoying coffee while debugging Verilog code (the essential fuel for VLSI engineers!)

![EDA Tools Workflow](https://via.placeholder.com/550x300?text=EDA+Tools+Workflow)

## Let's Connect! ü§ù
I'm always eager to collaborate, discuss VLSI design, or explore new opportunities in semiconductor technology:
- üìß **Email**: suppiyor099@gmail.com
- üíº **LinkedIn**: [LinkedIn Profile](#)
- üê± **GitHub**: [GitHub Profile](#)

**Let's build the future, one transistor at a time!** ‚ö°

![Semiconductor Wafer](https://via.placeholder.com/600x300?text=Semiconductor+Wafer+Fabrication)

---
*Made with ‚ù§Ô∏è by Supriyo Roy*
