$comment
	File created using the following command:
		vcd file Cross.msim.vcd -direction
$end
$date
	Thu Jul 12 14:36:18 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Cross_fina_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ pin_name1 $end
$var wire 1 % pin_name2 $end
$var wire 1 & pin_name3 $end
$var wire 1 ' pin_name4 $end
$var wire 1 ( pin_name5 $end
$var wire 1 ) pin_name6 $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 A~output_o $end
$var wire 1 1 B~output_o $end
$var wire 1 2 pin_name1~output_o $end
$var wire 1 3 pin_name2~output_o $end
$var wire 1 4 pin_name3~output_o $end
$var wire 1 5 pin_name4~output_o $end
$var wire 1 6 pin_name5~output_o $end
$var wire 1 7 pin_name6~output_o $end
$var wire 1 8 CLK~input_o $end
$var wire 1 9 inst15|25~combout $end
$var wire 1 : inst15|48~3_combout $end
$var wire 1 ; inst15|48~0_combout $end
$var wire 1 < inst15|48~_emulated_q $end
$var wire 1 = inst15|48~2_combout $end
$var wire 1 > inst|24~0_combout $end
$var wire 1 ? inst|24~combout $end
$var wire 1 @ inst|23~combout $end
$var wire 1 A inst|49~1_combout $end
$var wire 1 B inst19|sub|86~combout $end
$var wire 1 C inst19|sub|87~q $end
$var wire 1 D inst|22~combout $end
$var wire 1 E inst|21~combout $end
$var wire 1 F inst|50~1_combout $end
$var wire 1 G inst|50~7_combout $end
$var wire 1 H inst|50~3_combout $end
$var wire 1 I inst|50~0_combout $end
$var wire 1 J inst|50~_emulated_q $end
$var wire 1 K inst|50~2_combout $end
$var wire 1 L inst|57~0_combout $end
$var wire 1 M inst|49~3_combout $end
$var wire 1 N inst|49~0_combout $end
$var wire 1 O inst|49~_emulated_q $end
$var wire 1 P inst|49~2_combout $end
$var wire 1 Q inst|51~0_combout $end
$var wire 1 R inst|51~q $end
$var wire 1 S inst23~0_combout $end
$var wire 1 T inst15|26~combout $end
$var wire 1 U inst15|48~1_combout $end
$var wire 1 V inst15|49~0_combout $end
$var wire 1 W inst15|49~q $end
$var wire 1 X inst15|50~3_combout $end
$var wire 1 Y inst15|50~1_combout $end
$var wire 1 Z inst15|50~_emulated_q $end
$var wire 1 [ inst15|50~0_combout $end
$var wire 1 \ inst15|51~0_combout $end
$var wire 1 ] inst15|51~q $end
$var wire 1 ^ inst1~combout $end
$var wire 1 _ inst|48~0_combout $end
$var wire 1 ` inst|48~q $end
$var wire 1 a inst8~0_combout $end
$var wire 1 b inst8~combout $end
$var wire 1 c inst17|25~combout $end
$var wire 1 d inst17|48~3_combout $end
$var wire 1 e inst17|48~0_combout $end
$var wire 1 f inst17|48~_emulated_q $end
$var wire 1 g inst17|48~2_combout $end
$var wire 1 h inst17|49~0_combout $end
$var wire 1 i inst17|49~q $end
$var wire 1 j inst17|51~0_combout $end
$var wire 1 k inst17|51~q $end
$var wire 1 l inst2~combout $end
$var wire 1 m inst16|48~0_combout $end
$var wire 1 n inst16|48~q $end
$var wire 1 o inst16|22~combout $end
$var wire 1 p inst16|21~combout $end
$var wire 1 q inst16|50~1_combout $end
$var wire 1 r inst16|24~combout $end
$var wire 1 s inst16|23~combout $end
$var wire 1 t inst16|49~1_combout $end
$var wire 1 u inst16|49~3_combout $end
$var wire 1 v inst16|49~0_combout $end
$var wire 1 w inst16|49~_emulated_q $end
$var wire 1 x inst16|49~2_combout $end
$var wire 1 y inst16|57~0_combout $end
$var wire 1 z inst16|40~0_combout $end
$var wire 1 { inst16|50~3_combout $end
$var wire 1 | inst16|50~0_combout $end
$var wire 1 } inst16|50~_emulated_q $end
$var wire 1 ~ inst16|50~2_combout $end
$var wire 1 !! inst16|51~0_combout $end
$var wire 1 "! inst16|51~q $end
$var wire 1 #! inst24~0_combout $end
$var wire 1 $! inst17|26~combout $end
$var wire 1 %! inst17|48~1_combout $end
$var wire 1 &! inst17|50~3_combout $end
$var wire 1 '! inst17|50~1_combout $end
$var wire 1 (! inst17|50~_emulated_q $end
$var wire 1 )! inst17|50~0_combout $end
$var wire 1 *! inst9~0_combout $end
$var wire 1 +! inst10~combout $end
$var wire 1 ,! inst19|sub|9~0_combout $end
$var wire 1 -! inst19|sub|9~q $end
$var wire 1 .! inst21|1~combout $end
$var wire 1 /! inst21|9~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
1'
x(
x)
0*
1+
x,
1-
1.
1/
00
01
12
13
14
15
x6
x7
08
09
x:
0;
0<
x=
0>
0?
0@
xA
0B
0C
0D
0E
xF
xG
xH
0I
0J
xK
xL
xM
0N
0O
xP
xQ
0R
0S
0T
xU
xV
0W
xX
xY
0Z
x[
x\
0]
0^
1_
0`
xa
xb
0c
xd
0e
0f
xg
xh
0i
xj
0k
0l
1m
0n
0o
0p
xq
0r
0s
xt
xu
0v
0w
xx
xy
xz
x{
0|
0}
x~
x!!
0"!
0#!
0$!
x%!
x&!
x'!
0(!
x)!
x*!
x+!
1,!
0-!
0.!
1/!
$end
#10000
1!
18
x(!
xk
xi
xf
x]
xZ
xW
x<
xl
x^
#20000
0!
08
#30000
1!
18
#40000
0!
08
#50000
1!
18
#60000
0!
08
#70000
1!
18
#80000
0!
08
#90000
1!
18
#100000
0!
08
#110000
1!
18
#120000
0!
08
#130000
1!
18
#140000
0!
08
#150000
1!
18
#160000
0!
08
#170000
1!
18
#180000
0!
08
#190000
1!
18
#200000
0!
08
#210000
1!
18
#220000
0!
08
#230000
1!
18
#240000
0!
08
#250000
1!
18
#260000
0!
08
#270000
1!
18
#280000
0!
08
#290000
1!
18
#300000
0!
08
#310000
1!
18
#320000
0!
08
#330000
1!
18
#340000
0!
08
#350000
1!
18
#360000
0!
08
#370000
1!
18
#380000
0!
08
#390000
1!
18
#400000
0!
08
#410000
1!
18
#420000
0!
08
#430000
1!
18
#440000
0!
08
#450000
1!
18
#460000
0!
08
#470000
1!
18
#480000
0!
08
#490000
1!
18
#500000
0!
08
#510000
1!
18
#520000
0!
08
#530000
1!
18
#540000
0!
08
#550000
1!
18
#560000
0!
08
#570000
1!
18
#580000
0!
08
#590000
1!
18
#600000
0!
08
#610000
1!
18
#620000
0!
08
#630000
1!
18
#640000
0!
08
#650000
1!
18
#660000
0!
08
#670000
1!
18
#680000
0!
08
#690000
1!
18
#700000
0!
08
#710000
1!
18
#720000
0!
08
#730000
1!
18
#740000
0!
08
#750000
1!
18
#760000
0!
08
#770000
1!
18
#780000
0!
08
#790000
1!
18
#800000
0!
08
#810000
1!
18
#820000
0!
08
#830000
1!
18
#840000
0!
08
#850000
1!
18
#860000
0!
08
#870000
1!
18
#880000
0!
08
#890000
1!
18
#900000
0!
08
#910000
1!
18
#920000
0!
08
#930000
1!
18
#940000
0!
08
#950000
1!
18
#960000
0!
08
#970000
1!
18
#980000
0!
08
#990000
1!
18
#1000000
