#ifndef __QUSB4PHY_H__
#define __QUSB4PHY_H__
/*
===========================================================================
*/
/**
    @file phy.h
    @brief Auto-generated HWIO interface include file.

    Reference chip release:
        SC8280XP (Makena) [makena_v1.0_p3q2r70_MTO_SWI]
 
    This file contains HWIO register definitions for the following modules:
        AHB2PHY_0QUSB4PHY_.*


    Generation parameters: 
    { 'explicit-addressing': True,
      'filename': 'phy.h',
      'module-filter-exclude': {},
      'module-filter-include': {},
      'modules': ['AHB2PHY_0QUSB4PHY_.*'],
      'output-attrs': True,
      'output-fvals': True,
      'output-offsets': True,
      'output-phys': True,
      'output-resets': True}

    Attribute definitions for the HWIO_*_ATTR macros are as follows:
        0x0: Command register
        0x1: Read-Only
        0x2: Write-Only
        0x3: Read/Write
*/
/*
    ===========================================================================

    Copyright (c) 2020 Qualcomm Technologies, Inc.
    All Rights Reserved.
    Confidential and Proprietary - Qualcomm Technologies, Inc.

    Export of this technology or software is regulated by the U.S. Government.
    Diversion contrary to U.S. law prohibited.

    All ideas, data and information contained in or disclosed by
    this document are confidential and proprietary information of
    Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
    By accepting this material the recipient agrees that this material
    and the information contained therein are held in confidence and in
    trust and will not be used, copied, reproduced in whole or in part,
    nor its contents revealed in any manner to others without the express
    written permission of Qualcomm Technologies, Inc.

    ===========================================================================

    $Header: //service/BOOT/BOOT.MXF.2.1-01839-LANAI-2.65818/boot_images/boot/QcomPkg/Drivers/Usb4Dxe/hwio_qusb4phy_swi.h#1 $
    $DateTime: 2024/04/02 23:00:31 $
    $Author: cirrusp4svc $

    ===========================================================================
*/

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON_REG_BASE (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000b000)
#define AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON_REG_BASE_SIZE 0x4000
#define AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON_REG_BASE_USED 0x0
#define AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON_REG_BASE_PHYS (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000b000)
#define AHB2PHY_0QUSB4PHY_QUSB4PHY_CM_USB4_USB3_DP_CON_REG_BASE_OFFS 0x0000b000

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM_REG_BASE                      (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000b000)
#define AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM_REG_BASE_SIZE                 0x40
#define AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM_REG_BASE_USED                 0x3c
#define AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM_REG_BASE_PHYS                 (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000b000)
#define AHB2PHY_0QUSB4PHY_USB43DP_COM_USB43DP_COM_USB4_USB3_DP_COM_REG_BASE_OFFS                 0x0000b000

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ADDR(x)                                 ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_PHYS(x)                                 ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_OFFS                                    (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_RMSK                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_POR                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_POR_RMSK                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ATTR                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_DP_TUNNELING_CLOCK_GEN_EN_BMSK                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_DP_TUNNELING_CLOCK_GEN_EN_SHFT                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_USB4_PHY_MODE_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_USB4_PHY_MODE_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_USB3DP_PHY_MODE_BMSK                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PHY_MODE_CTRL_USB3DP_PHY_MODE_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ADDR(x)                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_PHYS(x)                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_OFFS                                         (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_RMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_POR                                          0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_SW_RESET_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SW_RESET_SW_RESET_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ADDR(x)                               ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_PHYS(x)                               ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_OFFS                                  (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_RMSK                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_PLACEHOLDER_CLK_EN_BMSK                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_PLACEHOLDER_CLK_EN_SHFT                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_SW_PWRDN_B_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_POWER_DOWN_CTRL_SW_PWRDN_B_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ADDR(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_PHYS(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_OFFS                                         (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_RMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_RSVD_BMSK                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_SWI_CTRL_RSVD_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ADDR(x)                                    ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_PHYS(x)                                    ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_OFFS                                       (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_RMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L1_CMN_SEL_MUX_BMSK                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L1_CMN_SEL_MUX_SHFT                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L1_CMN_SEL_BMSK                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L1_CMN_SEL_SHFT                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L0_CMN_SEL_MUX_BMSK                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L0_CMN_SEL_MUX_SHFT                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L0_CMN_SEL_BMSK                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_L0_CMN_SEL_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_HW_PORTSELECT_SEL_BMSK                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_HW_PORTSELECT_SEL_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_PORTSELECT_POLARITY_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_PORTSELECT_POLARITY_SHFT                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_PORTSELECT_MUX_BMSK                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_PORTSELECT_MUX_SHFT                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_PORTSELECT_BMSK                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_CTRL_SW_PORTSELECT_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ADDR(x)                              ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_PHYS(x)                              ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_OFFS                                 (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_RMSK                                       0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_POR                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_POR_RMSK                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ATTR                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_MUX_BMSK                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_MUX_SHFT                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_BMSK                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_SHFT                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_MUX_BMSK                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_MUX_SHFT                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_BMSK                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_SHFT                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_UNUSED_LANE_PWRDN_EN_BMSK                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_PWRDN_CTRL_UNUSED_LANE_PWRDN_EN_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ADDR(x)                                 ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_PHYS(x)                                 ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_OFFS                                    (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_RMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_POR                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_POR_RMSK                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ATTR                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_SW_DP_BIST_SEL_BMSK                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DP_BIST_CFG_0_SW_DP_BIST_SEL_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ADDR(x)                              ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_PHYS(x)                              ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_OFFS                                 (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_RMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_POR                                  0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_POR_RMSK                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ATTR                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB4PHY_RESET_MUX_BMSK                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB4PHY_RESET_MUX_SHFT                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB4PHY_RESET_BMSK                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB4PHY_RESET_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB3PHY_RESET_MUX_BMSK                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB3PHY_RESET_MUX_SHFT                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB3PHY_RESET_BMSK                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_USB3PHY_RESET_SHFT                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_DPPHY_RESET_MUX_BMSK                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_DPPHY_RESET_MUX_SHFT                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_DPPHY_RESET_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL1_SW_DPPHY_RESET_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ADDR(x)                              ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_PHYS(x)                              ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_OFFS                                 (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_RMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_POR                                  0x00000063
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_POR_RMSK                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ATTR                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C1_RESET_MUX_BMSK                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C1_RESET_MUX_SHFT                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_HW_C1_RESET_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_HW_C1_RESET_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C1_RESET_BMSK                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C1_RESET_SHFT                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_PWRDN_B_MUX_BMSK                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_PWRDN_B_MUX_SHFT                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_PWRDN_B_BMSK                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_PWRDN_B_SHFT                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_RESET_MUX_BMSK                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_RESET_MUX_SHFT                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_HW_C0_RESET_BMSK                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_HW_C0_RESET_SHFT                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_RESET_BMSK                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_RESET_OVRD_CTRL2_SW_C0_RESET_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ADDR(x)                              ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_PHYS(x)                              ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_OFFS                                 (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_RMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_POR                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_POR_RMSK                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ATTR                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_DEBUG_CLK_DIV_BMSK                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_DEBUG_CLK_DIV_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_DEBUG_CLK_SEL_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_DBG_CLK_MUX_CTRL_DEBUG_CLK_SEL_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_ADDR(x)                                  ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_PHYS(x)                                  ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_OFFS                                     (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_RMSK                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_PORTSELECT_PCS_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_PORTSELECT_PCS_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_PORTSELECT_RAW_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_TYPEC_STATUS_PORTSELECT_RAW_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_ADDR(x)                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_PHYS(x)                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_OFFS                               (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_RMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_POR                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_POR_RMSK                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_ATTR                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_PLACEHOLDER_STATUS_BMSK                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_PLACEHOLDER_STATUS_PLACEHOLDER_STATUS_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_ADDR(x)                                  ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_PHYS(x)                                  ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_OFFS                                     (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_STEP_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID0_STEP_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_ADDR(x)                                  ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_PHYS(x)                                  ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_OFFS                                     (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_STEP_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID1_STEP_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_ADDR(x)                                  ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_PHYS(x)                                  ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_OFFS                                     (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_MINOR_7_0_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID2_MINOR_7_0_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_ADDR(x)                                  ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_PHYS(x)                                  ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_OFFS                                     (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_POR                                      0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_MAJOR_BMSK                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_MAJOR_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_MINOR_11_8_BMSK                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_COM_REVISION_ID3_MINOR_11_8_SHFT                                   0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT_REG_BASE                    (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000b200)
#define AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT_REG_BASE_SIZE               0x5c
#define AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT_REG_BASE_USED               0x58
#define AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT_REG_BASE_PHYS               (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000b200)
#define AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_USB43DP_DBGINT_USB3_PCS_DEBUG_INT_REG_BASE_OFFS               0x0000b200

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_ADDR(x)                                   ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_PHYS(x)                                   ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_OFFS                                      (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_RMSK                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_DEBUG_IRQ_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS1_DEBUG_IRQ_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_ADDR(x)                                   ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_PHYS(x)                                   ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_OFFS                                      (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_RMSK                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_STR2_IRQ_BMSK                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_STR2_IRQ_SHFT                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_STR1_IRQ_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_STR1_IRQ_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_SIG2_IRQ_BMSK                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_SIG2_IRQ_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_SIG1_IRQ_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_INTGEN_STATUS2_SIG1_IRQ_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ADDR(x)                                          ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_PHYS(x)                                          ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_OFFS                                             (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_INTGEN_GLOBAL_TRIGGER_EN_BMSK                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_CONFIG1_INTGEN_GLOBAL_TRIGGER_EN_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ADDR(x)                               ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_PHYS(x)                               ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_OFFS                                  (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_POR                                   0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_BLOCK_EN_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_BLOCK_EN_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_INTERRUPT_CLR_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_INTERRUPT_CLR_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_COUNT_CLR_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_COUNT_CLR_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_ASYNC_MUX_BMSK                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_ASYNC_MUX_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_INVERT_MUX_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_INVERT_MUX_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_TOGGLE_LEVEL_MUX_BMSK                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_TOGGLE_LEVEL_MUX_SHFT                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_TOGGLES_PATTERN_BMSK                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG1_SIG1_TOGGLES_PATTERN_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ADDR(x)                               ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_PHYS(x)                               ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_OFFS                                  (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_SIG1_ASYNC_PATTERN_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG2_SIG1_ASYNC_PATTERN_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ADDR(x)                               ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_PHYS(x)                               ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_OFFS                                  (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_SIG1_ASYNC_MASK_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG3_SIG1_ASYNC_MASK_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ADDR(x)                               ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_PHYS(x)                               ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_OFFS                                  (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_ENTRY_MUX_BMSK                         0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_ENTRY_MUX_SHFT                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_TOGGLES_MASK_BMSK                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_TOGGLES_MASK_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_INTERRUPT_MASK_BMSK                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG4_SIG1_INTERRUPT_MASK_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ADDR(x)                               ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_PHYS(x)                               ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_OFFS                                  (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_SIG1_TOGGLE_LEVEL_COUNT_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK1_CONFIG5_SIG1_TOGGLE_LEVEL_COUNT_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ADDR(x)                               ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_PHYS(x)                               ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_OFFS                                  (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_POR                                   0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_BLOCK_EN_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_BLOCK_EN_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_INTERRUPT_CLR_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_INTERRUPT_CLR_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_COUNT_CLR_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_COUNT_CLR_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_ASYNC_MUX_BMSK                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_ASYNC_MUX_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_INVERT_MUX_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_INVERT_MUX_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_TOGGLE_LEVEL_MUX_BMSK                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_TOGGLE_LEVEL_MUX_SHFT                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_TOGGLES_PATTERN_BMSK                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG1_SIG2_TOGGLES_PATTERN_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ADDR(x)                               ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_PHYS(x)                               ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_OFFS                                  (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_SIG2_ASYNC_PATTERN_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG2_SIG2_ASYNC_PATTERN_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ADDR(x)                               ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_PHYS(x)                               ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_OFFS                                  (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_SIG2_ASYNC_MASK_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG3_SIG2_ASYNC_MASK_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ADDR(x)                               ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_PHYS(x)                               ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_OFFS                                  (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_ENTRY_MUX_BMSK                         0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_ENTRY_MUX_SHFT                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_TOGGLES_MASK_BMSK                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_TOGGLES_MASK_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_INTERRUPT_MASK_BMSK                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG4_SIG2_INTERRUPT_MASK_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ADDR(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_PHYS(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_OFFS                                  (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_SIG2_TOGGLE_LEVEL_COUNT_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_SIGNALBLK2_CONFIG5_SIG2_TOGGLE_LEVEL_COUNT_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ADDR(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_PHYS(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_OFFS                                  (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_RMSK                                        0xe4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_POR                                   0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_BLOCK_EN_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_BLOCK_EN_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_INTERRUPT_CLR_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_INTERRUPT_CLR_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_COUNT_CLR_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_COUNT_CLR_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_TOGGLE_LEVEL_MUX_BMSK                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG1_STR1_TOGGLE_LEVEL_MUX_SHFT                     2

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ADDR(x)                               ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_PHYS(x)                               ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_OFFS                                  (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_STR1_ASYNC_PATTERN_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG2_STR1_ASYNC_PATTERN_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ADDR(x)                               ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_PHYS(x)                               ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_OFFS                                  (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_STR1_ASYNC_MASK_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG3_STR1_ASYNC_MASK_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ADDR(x)                               ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_PHYS(x)                               ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_OFFS                                  (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_STR1_ENTRY_MUX_BMSK                         0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_STR1_ENTRY_MUX_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_STR1_INTERRUPT_MASK_BMSK                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG4_STR1_INTERRUPT_MASK_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ADDR(x)                               ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_PHYS(x)                               ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_OFFS                                  (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_STR1_TOGGLE_LEVEL_COUNT_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK1_CONFIG5_STR1_TOGGLE_LEVEL_COUNT_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ADDR(x)                               ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_PHYS(x)                               ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_OFFS                                  (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_RMSK                                        0xe4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_POR                                   0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_BLOCK_EN_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_BLOCK_EN_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_INTERRUPT_CLR_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_INTERRUPT_CLR_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_COUNT_CLR_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_COUNT_CLR_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_TOGGLE_LEVEL_MUX_BMSK                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG1_STR2_TOGGLE_LEVEL_MUX_SHFT                     2

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ADDR(x)                               ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_PHYS(x)                               ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_OFFS                                  (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_STR2_ASYNC_PATTERN_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG2_STR2_ASYNC_PATTERN_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ADDR(x)                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_PHYS(x)                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_OFFS                                  (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_STR2_ASYNC_MASK_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG3_STR2_ASYNC_MASK_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ADDR(x)                               ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_PHYS(x)                               ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_OFFS                                  (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_STR2_ENTRY_MUX_BMSK                         0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_STR2_ENTRY_MUX_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_STR2_INTERRUPT_MASK_BMSK                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG4_STR2_INTERRUPT_MASK_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ADDR(x)                               ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_PHYS(x)                               ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_OFFS                                  (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_RMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_STR2_TOGGLE_LEVEL_COUNT_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_DBGINT_STRINGBLK2_CONFIG5_STR2_TOGGLE_LEVEL_COUNT_SHFT                   0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX_REG_BASE                   (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000b400)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX_REG_BASE_SIZE              0x100
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX_REG_BASE_USED              0xfc
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX_REG_BASE_PHYS              (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000b400)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_USB43DP_QSERDES_TXA_USB4_USB3_DP_QMP_TX_REG_BASE_OFFS              0x0000b400

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ADDR(x)                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_PHYS(x)                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_OFFS                                         (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BIST_ERROR_INJECT_BMSK                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BIST_ERROR_INJECT_SHFT                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BIST_LANE_NUMBER_BMSK                              0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BIST_LANE_NUMBER_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BISTMODE_BMSK                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_MODE_LANENO_BISTMODE_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_RMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_FROM_PCS_BMSK                                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_FROM_PCS_SHFT                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_INVERT_RX_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_INVERT_RX_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_INVERT_TX_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_INVERT_BIST_INVERT_TX_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ADDR(x)                                         ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_PHYS(x)                                         ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_OFFS                                            (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_POR                                             0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_DISABLE_LPB_TX_CLKGATE_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_DISABLE_LPB_TX_CLKGATE_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_TXONLY_CLOCK_EDGE_BMSK                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_TXONLY_CLOCK_EDGE_SHFT                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_GATED_CLK_EN_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_GATED_CLK_EN_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE1_MUX_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE1_MUX_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE1_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE1_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE0_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE0_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE0_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_CLKBUF_ENABLE_CLKBUF_EN_LANE0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ADDR(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_PHYS(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_OFFS                                         (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_MUX_BMSK                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_MUX_SHFT                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_BMSK                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ADDR(x)                                 ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_PHYS(x)                                 ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_OFFS                                    (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_RMSK                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_POR                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_POR_RMSK                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ATTR                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_MUX_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_MUX_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ADDR(x)                                            ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_PHYS(x)                                            ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFS                                               (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_TX_DRV_LVL_MUX_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_TX_DRV_LVL_MUX_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_TX_DRV_LVL_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_TX_DRV_LVL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ADDR(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_PHYS(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_OFFS                                        (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_RMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_TX_DRV_LVL_OFFSET_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_DRV_LVL_OFFSET_TX_DRV_LVL_OFFSET_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ADDR(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_PHYS(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_OFFS                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_RMSK                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_POR                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_RESET_TSYNC_EN_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_TSYNC_EN_RESET_TSYNC_EN_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ADDR(x)                                ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_PHYS(x)                                ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_OFFS                                   (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_RMSK                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_EN_VREG_MUX_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_EN_VREG_MUX_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_EN_VREG_BMSK                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_EN_VREG_SHFT                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_STALL_EN_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_STALL_EN_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_STALL_EN_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_STALL_EN_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_PRE_EN_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_PRE_EN_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_PRE_EN_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_STALL_LDO_BOOST_EN_PRE_EN_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ADDR(x)                                                ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_PHYS(x)                                                ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_OFFS                                                   (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_PLACEHOLDER_CHAIN_INPUT_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_PLACEHOLDER_CHAIN_INPUT_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_LINE_LPB_EN_MUX_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_LINE_LPB_EN_MUX_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_LINE_LPB_EN_BMSK                                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_LINE_LPB_EN_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_TX_RCLK_LPB_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_TX_RCLK_LPB_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_SER_LPB_EN_MUX_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_SER_LPB_EN_MUX_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_SER_LPB_EN_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_SER_LPB_EN_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_PAR_LPB_EN_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_PAR_LPB_EN_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_RCLK_LPB_EN_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LPB_EN_RCLK_LPB_EN_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ADDR(x)                                      ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_PHYS(x)                                      ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_OFFS                                         (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_POR                                          0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_RES_CODE_LANE_TX_MUX_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_RES_CODE_LANE_TX_MUX_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_RES_CODE_LANE_TX_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_TX_RES_CODE_LANE_TX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ADDR(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_PHYS(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_OFFS                                         (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_POR                                          0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_RES_CODE_LANE_RX_MUX_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_RES_CODE_LANE_RX_MUX_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_RES_CODE_LANE_RX_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_RX_RES_CODE_LANE_RX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ADDR(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_PHYS(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_OFFS                                  (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_RES_CODE_LANE_OFFSET_TX_BMSK                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX_RES_CODE_LANE_OFFSET_TX_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ADDR(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_PHYS(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_OFFS                                  (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_RES_CODE_LANE_OFFSET_RX_BMSK                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX_RES_CODE_LANE_OFFSET_RX_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ADDR(x)                                          ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_PHYS(x)                                          ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_OFFS                                             (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_PERL_LENGTH1_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH1_PERL_LENGTH1_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ADDR(x)                                          ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_PHYS(x)                                          ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_OFFS                                             (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_PERL_LENGTH2_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PERL_LENGTH2_PERL_LENGTH2_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ADDR(x)                                     ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_PHYS(x)                                     ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_OFFS                                        (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_RMSK                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_MUX_BMSK                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_MUX_SHFT                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_BMSK                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_MUX_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_MUX_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_MUX_BMSK                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_MUX_SHFT                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ADDR(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_PHYS(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_OFFS                                            (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_RMSK                                                  0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_CLK_DEBUG_SEL_BMSK                                    0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_CLK_DEBUG_SEL_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_RSVD_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_RSVD_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_DEBUGBUS_SEL_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS_SEL_DEBUGBUS_SEL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ADDR(x)                                   ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_PHYS(x)                                   ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_OFFS                                      (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_POR                                       0x00000015
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_CMN_SEL_MUX_BMSK                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_CMN_SEL_MUX_SHFT                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_CMN_SEL_BMSK                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_CMN_SEL_SHFT                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_MUX_BMSK                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_MUX_SHFT                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_BMSK                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_SHFT                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_MUX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_MUX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ADDR(x)                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_PHYS(x)                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_OFFS                                            (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_RMSK                                                  0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_POR                                             0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_DRVR_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_DRVR_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_MUX_BMSK                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_MUX_SHFT                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_MUX_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_MUX_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ADDR(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_PHYS(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_OFFS                                               (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_RMSK                                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE1_MUX_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE1_MUX_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE1_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE1_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE0_MUX_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE0_MUX_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE0_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_POL_INV_TX_POL_INV_LANE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ADDR(x)                            ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_PHYS(x)                            ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_OFFS                               (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_RMSK                                     0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_POR                                0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_POR_RMSK                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ATTR                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_MUX_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_MUX_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_BMSK                         0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_BMSK                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_SHFT                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_BMSK                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_SHFT                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_MUX_BMSK                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_MUX_SHFT                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_BMSK                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ADDR(x)                                         ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_PHYS(x)                                         ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_OFFS                                            (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_BIST_PATTERN1_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN1_BIST_PATTERN1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ADDR(x)                                         ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_PHYS(x)                                         ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_OFFS                                            (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_BIST_PATTERN2_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN2_BIST_PATTERN2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ADDR(x)                                         ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_PHYS(x)                                         ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_OFFS                                            (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_BIST_PATTERN3_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN3_BIST_PATTERN3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ADDR(x)                                         ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_PHYS(x)                                         ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_OFFS                                            (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_BIST_PATTERN4_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN4_BIST_PATTERN4_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ADDR(x)                                         ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_PHYS(x)                                         ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_OFFS                                            (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_BIST_PATTERN5_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN5_BIST_PATTERN5_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ADDR(x)                                         ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_PHYS(x)                                         ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_OFFS                                            (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_BIST_PATTERN6_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN6_BIST_PATTERN6_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ADDR(x)                                         ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_PHYS(x)                                         ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_OFFS                                            (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_BIST_PATTERN7_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN7_BIST_PATTERN7_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ADDR(x)                                         ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_PHYS(x)                                         ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_OFFS                                            (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_BIST_PATTERN8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_PATTERN8_BIST_PATTERN8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ADDR(x)                                           ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_PHYS(x)                                           ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_OFFS                                              (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_POR                                               0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_LANE_MODE1_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_1_LANE_MODE1_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ADDR(x)                                           ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_PHYS(x)                                           ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_OFFS                                              (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_LANE_MODE2_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_2_LANE_MODE2_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ADDR(x)                                           ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_PHYS(x)                                           ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_OFFS                                              (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_POR                                               0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_LANE_MODE3_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_MODE_3_LANE_MODE3_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ADDR(x)                                              ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_PHYS(x)                                              ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_OFFS                                                 (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ATB_SEL1_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL1_ATB_SEL1_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ADDR(x)                                              ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_PHYS(x)                                              ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_OFFS                                                 (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_RMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ATB_SEL2_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ATB_SEL2_ATB_SEL2_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ADDR(x)                                        ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_PHYS(x)                                        ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_OFFS                                           (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_RCV_DET_LVL_MUX_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_RCV_DET_LVL_MUX_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_RCV_DET_LVL_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_RCV_DET_LVL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ADDR(x)                                      ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_PHYS(x)                                      ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_OFFS                                         (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_POR                                          0x00000012
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_RCV_DET_LVL_2_BMSK                                 0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_RCV_DET_LVL_2_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_RCV_DET_LVL_1_BMSK                                  0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RCV_DETECT_LVL_2_RCV_DET_LVL_1_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ADDR(x)                                            ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_PHYS(x)                                            ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_OFFS                                               (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_POR                                                0x000000a5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_PRBS_SEED1_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED1_PRBS_SEED1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ADDR(x)                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_PHYS(x)                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_OFFS                                               (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_POR                                                0x0000005a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_PRBS_SEED2_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED2_PRBS_SEED2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ADDR(x)                                            ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_PHYS(x)                                            ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_OFFS                                               (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_POR                                                0x0000007f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_PRBS_SEED3_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED3_PRBS_SEED3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ADDR(x)                                            ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_PHYS(x)                                            ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_OFFS                                               (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_POR                                                0x00000013
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_PRBS_SEED4_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRBS_SEED4_PRBS_SEED4_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ADDR(x)                                             ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_PHYS(x)                                             ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_OFFS                                                (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_CDR_RESET_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_CDR_RESET_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_JITTER_GEN_RESET_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_JITTER_GEN_RESET_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_TSYNC_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_TSYNC_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_RSYNC_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_SW_RSYNC_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_RSVD_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_RSVD_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_BIST_TX_RESET_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_BIST_TX_RESET_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_BIST_RX_RESET_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_BIST_RX_RESET_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ADDR(x)                                       ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_PHYS(x)                                       ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_OFFS                                          (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_RMSK                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_TSYNC_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_TSYNC_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_RSYNC_MUX_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_RESET_GEN_MUXES_RSYNC_MUX_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ADDR(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_PHYS(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_OFFS                                         (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_RMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_POR                                          0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_MUX_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_MUX_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_EMP_EN_MUX_BMSK                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_EMP_EN_MUX_SHFT                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_EMP_EN_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TRAN_DRVR_EMP_EN_EMP_EN_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ADDR(x)                                           ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_PHYS(x)                                           ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_OFFS                                              (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_VMODE_CTRL1_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_VMODE_CTRL1_VMODE_CTRL1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x)                                  ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_PHYS(x)                                  ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_OFFS                                     (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_ADDR(x)                                           ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_PHYS(x)                                           ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_OFFS                                              (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_BIST_STATUS_RO_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_STATUS_BIST_STATUS_RO_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_ADDR(x)                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_PHYS(x)                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_OFFS                                        (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_BIST_ERROR_COUNT1_STATUS_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT1_BIST_ERROR_COUNT1_STATUS_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_ADDR(x)                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_PHYS(x)                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_OFFS                                        (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_BIST_ERROR_COUNT2_STATUS_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_BIST_ERROR_COUNT2_BIST_ERROR_COUNT2_STATUS_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x)                                ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_PHYS(x)                                ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_OFFS                                   (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ATTR                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ADDR(x)                                       ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_PHYS(x)                                       ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_OFFS                                          (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_POR                                           0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_RSVD_BMSK                                           0xfe
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_RSVD_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_LANE_PWRDN_B_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_LANE_DIG_CONFIG_LANE_PWRDN_B_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ADDR(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_PHYS(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_OFFS                                              (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_PI_QEC_CTRL_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PI_QEC_CTRL_PI_QEC_CTRL_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ADDR(x)                                              ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_PHYS(x)                                              ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_OFFS                                                 (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_RMSK                                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_PREEMPH_VAL_MUX_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_PREEMPH_VAL_MUX_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_PREEMPH_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_PRE_EMPH_PREEMPH_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ADDR(x)                                              ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_PHYS(x)                                              ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_OFFS                                                 (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_RMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_SW_RESET_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SW_RESET_SW_RESET_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ADDR(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_PHYS(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_OFFS                                                  (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE3_BMSK                                          0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE3_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE2_BMSK                                          0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE2_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE1_BMSK                                           0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE1_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE0_BMSK                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BAND_TX_BAND_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ADDR(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_PHYS(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_OFFS                                               (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_SLEW_CNTL_RATE1_BMSK                                     0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_SLEW_CNTL_RATE1_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_SLEW_CNTL_RATE0_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL0_SLEW_CNTL_RATE0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ADDR(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_PHYS(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_OFFS                                               (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_SLEW_CNTL_RATE3_BMSK                                     0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_SLEW_CNTL_RATE3_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_SLEW_CNTL_RATE2_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_SLEW_CNTL1_SLEW_CNTL_RATE2_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ADDR(x)                                      ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_PHYS(x)                                      ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_OFFS                                         (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_POR                                          0x000000f3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE3_BMSK                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE3_SHFT                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE2_BMSK                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE2_SHFT                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE1_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE1_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE0_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_20B_10B_RATE0_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE3_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE3_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE2_BMSK                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE2_SHFT                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE1_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE1_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE0_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_INTERFACE_SELECT_SEL_10B_8B_RATE0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ADDR(x)                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_PHYS(x)                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_OFFS                                            (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_RSVD_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DIG_BKUP_CTRL_RSVD_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_ADDR(x)                                            ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_PHYS(x)                                            ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_OFFS                                               (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_ADDR(x)                                            ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_PHYS(x)                                            ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_OFFS                                               (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_ADDR(x)                                            ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_PHYS(x)                                            ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_OFFS                                               (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_ADDR(x)                                            ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_PHYS(x)                                            ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_OFFS                                               (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_ADDR(x)                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_PHYS(x)                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_OFFS                                           (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_TX_BKUP_READ_BUS_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXA_TX_BKUP_RO_BUS_TX_BKUP_READ_BUS_SHFT                                   0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX_REG_BASE                                   (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000b600)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX_REG_BASE_SIZE                              0x3ec
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX_REG_BASE_USED                              0x3e8
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX_REG_BASE_PHYS                              (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000b600)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_USB43DP_QSERDES_RXA_USB4_USB3_DP_QMP_RX_REG_BASE_OFFS                              0x0000b600

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_PHYS(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_OFFS                                              (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_POR                                               0x0000000b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_UCDR_FASTLOCK_FO_GAIN_RATE0_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE0_UCDR_FASTLOCK_FO_GAIN_RATE0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_POR                                               0x0000000b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_UCDR_FASTLOCK_FO_GAIN_RATE1_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE1_UCDR_FASTLOCK_FO_GAIN_RATE1_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_PHYS(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_OFFS                                              (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_POR                                               0x0000002f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_UCDR_FASTLOCK_FO_GAIN_RATE2_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE2_UCDR_FASTLOCK_FO_GAIN_RATE2_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_PHYS(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_OFFS                                              (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_POR                                               0x0000002f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_UCDR_FASTLOCK_FO_GAIN_RATE3_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN_RATE3_UCDR_FASTLOCK_FO_GAIN_RATE3_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x)                                           ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_PHYS(x)                                           ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_OFFS                                              (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_UCDR_FASTLOCK_SO_GAIN_RATE0_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE0_UCDR_FASTLOCK_SO_GAIN_RATE0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x)                                           ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_PHYS(x)                                           ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_OFFS                                              (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_UCDR_FASTLOCK_SO_GAIN_RATE1_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE1_UCDR_FASTLOCK_SO_GAIN_RATE1_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x)                                           ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_PHYS(x)                                           ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_OFFS                                              (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_UCDR_FASTLOCK_SO_GAIN_RATE2_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE2_UCDR_FASTLOCK_SO_GAIN_RATE2_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x)                                           ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_PHYS(x)                                           ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_OFFS                                              (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_UCDR_FASTLOCK_SO_GAIN_RATE3_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_SO_GAIN_RATE3_UCDR_FASTLOCK_SO_GAIN_RATE3_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ADDR(x)                                                    ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_PHYS(x)                                                    ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_OFFS                                                       (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_RMSK                                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_POR                                                        0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_UCDR_SO_SATURATION_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_SATURATION_UCDR_SO_SATURATION_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ADDR(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_PHYS(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_OFFS                                                      (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x)                                         ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_PHYS(x)                                         ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_OFFS                                            (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_UCDR_FASTLOCK_COUNTER_LOW_RATE0_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE0_UCDR_FASTLOCK_COUNTER_LOW_RATE0_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x)                                        ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_PHYS(x)                                        ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OFFS                                           (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_UCDR_FASTLOCK_COUNTER_HIGH_RATE0_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE0_UCDR_FASTLOCK_COUNTER_HIGH_RATE0_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x)                                         ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_PHYS(x)                                         ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_OFFS                                            (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_UCDR_FASTLOCK_COUNTER_LOW_RATE1_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE1_UCDR_FASTLOCK_COUNTER_LOW_RATE1_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x)                                        ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_PHYS(x)                                        ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OFFS                                           (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_UCDR_FASTLOCK_COUNTER_HIGH_RATE1_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE1_UCDR_FASTLOCK_COUNTER_HIGH_RATE1_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_PHYS(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_OFFS                                            (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_UCDR_FASTLOCK_COUNTER_LOW_RATE2_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE2_UCDR_FASTLOCK_COUNTER_LOW_RATE2_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x)                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_PHYS(x)                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OFFS                                           (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_POR                                            0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_UCDR_FASTLOCK_COUNTER_HIGH_RATE2_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE2_UCDR_FASTLOCK_COUNTER_HIGH_RATE2_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_PHYS(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_OFFS                                            (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_UCDR_FASTLOCK_COUNTER_LOW_RATE3_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_LOW_RATE3_UCDR_FASTLOCK_COUNTER_LOW_RATE3_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x)                                        ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_PHYS(x)                                        ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OFFS                                           (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_POR                                            0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_UCDR_FASTLOCK_COUNTER_HIGH_RATE3_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FASTLOCK_COUNT_HIGH_RATE3_UCDR_FASTLOCK_COUNTER_HIGH_RATE3_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ADDR(x)                                                         ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_PHYS(x)                                                         ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_OFFS                                                            (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_POR                                                             0x00000090
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE3_BMSK                                              0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE3_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE2_BMSK                                              0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE2_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE1_BMSK                                               0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE1_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE0_BMSK                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ADDR(x)                                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_PHYS(x)                                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_OFFS                                                            (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_POR                                                             0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE3_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE3_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE2_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE2_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE1_BMSK                                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE1_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE0_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE0_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE3_BMSK                                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE3_SHFT                                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE2_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE2_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE1_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE1_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE0_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CTRL2_CDR_SB2_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ADDR(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_PHYS(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_OFFS                                                   (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_DIV6PD_THRESH1_RATE0_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE0_DIV6PD_THRESH1_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ADDR(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_PHYS(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_OFFS                                                   (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_DIV6PD_THRESH1_RATE1_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE1_DIV6PD_THRESH1_RATE1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ADDR(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_PHYS(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_OFFS                                                   (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_DIV6PD_THRESH1_RATE2_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE2_DIV6PD_THRESH1_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ADDR(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_PHYS(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_OFFS                                                   (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_DIV6PD_THRESH1_RATE3_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH1_RATE3_DIV6PD_THRESH1_RATE3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ADDR(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_PHYS(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_OFFS                                                   (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_DIV6PD_THRESH2_RATE0_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE0_DIV6PD_THRESH2_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ADDR(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_PHYS(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_OFFS                                                   (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_DIV6PD_THRESH2_RATE1_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE1_DIV6PD_THRESH2_RATE1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ADDR(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_PHYS(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_OFFS                                                   (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_DIV6PD_THRESH2_RATE2_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE2_DIV6PD_THRESH2_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_DIV6PD_THRESH2_RATE3_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_THRESH2_RATE3_DIV6PD_THRESH2_RATE3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ADDR(x)                                                  ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_PHYS(x)                                                  ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_OFFS                                                     (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_DIV6PD_GAIN1_RATE0_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE0_DIV6PD_GAIN1_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ADDR(x)                                                  ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_PHYS(x)                                                  ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_OFFS                                                     (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_DIV6PD_GAIN1_RATE1_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE1_DIV6PD_GAIN1_RATE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ADDR(x)                                                  ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_PHYS(x)                                                  ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_OFFS                                                     (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_DIV6PD_GAIN1_RATE2_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE2_DIV6PD_GAIN1_RATE2_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ADDR(x)                                                  ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_PHYS(x)                                                  ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_OFFS                                                     (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_POR                                                      0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_DIV6PD_GAIN1_RATE3_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN1_RATE3_DIV6PD_GAIN1_RATE3_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ADDR(x)                                                  ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_PHYS(x)                                                  ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_OFFS                                                     (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_DIV6PD_GAIN2_RATE0_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE0_DIV6PD_GAIN2_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ADDR(x)                                                  ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_PHYS(x)                                                  ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_OFFS                                                     (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_DIV6PD_GAIN2_RATE1_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE1_DIV6PD_GAIN2_RATE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ADDR(x)                                                  ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_PHYS(x)                                                  ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_OFFS                                                     (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_DIV6PD_GAIN2_RATE2_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE2_DIV6PD_GAIN2_RATE2_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ADDR(x)                                                  ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_PHYS(x)                                                  ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_OFFS                                                     (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_POR                                                      0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_DIV6PD_GAIN2_RATE3_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SB2_GAIN2_RATE3_DIV6PD_GAIN2_RATE3_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ADDR(x)                                                       ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_PHYS(x)                                                       ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_OFFS                                                          (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE3_BMSK                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE3_SHFT                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE2_BMSK                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE2_SHFT                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE1_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE1_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE0_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE0_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE3_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE3_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE2_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE2_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE1_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE1_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE0_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RXCLK_DIV2_CTRL_SVS_MODE_RATE0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ADDR(x)                                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_PHYS(x)                                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_OFFS                                                                  (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_POR                                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE3_BMSK                                                          0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE3_SHFT                                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE2_BMSK                                                          0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE2_SHFT                                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE1_BMSK                                                           0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE1_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE0_BMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BAND_RX_BAND_RATE0_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ADDR(x)                                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_PHYS(x)                                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_OFFS                                                               (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE3_BMSK                                                    0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE3_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE2_BMSK                                                    0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE2_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE1_BMSK                                                     0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE1_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE0_BMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_BW_RX_TERM_BW_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ADDR(x)                                                    ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_PHYS(x)                                                    ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_OFFS                                                       (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_UCDR_FO_GAIN_RATE0_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE0_UCDR_FO_GAIN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ADDR(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_PHYS(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_OFFS                                                       (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_UCDR_FO_GAIN_RATE1_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE1_UCDR_FO_GAIN_RATE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ADDR(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_PHYS(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_OFFS                                                       (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_UCDR_FO_GAIN_RATE2_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE2_UCDR_FO_GAIN_RATE2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ADDR(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_PHYS(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_OFFS                                                       (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_UCDR_FO_GAIN_RATE3_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_FO_GAIN_RATE3_UCDR_FO_GAIN_RATE3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ADDR(x)                                                    ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_PHYS(x)                                                    ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_OFFS                                                       (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_UCDR_SO_GAIN_RATE0_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE0_UCDR_SO_GAIN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ADDR(x)                                                    ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_PHYS(x)                                                    ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_OFFS                                                       (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_UCDR_SO_GAIN_RATE1_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE1_UCDR_SO_GAIN_RATE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ADDR(x)                                                    ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_PHYS(x)                                                    ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_OFFS                                                       (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_UCDR_SO_GAIN_RATE2_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE2_UCDR_SO_GAIN_RATE2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ADDR(x)                                                    ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_PHYS(x)                                                    ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_OFFS                                                       (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_UCDR_SO_GAIN_RATE3_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_GAIN_RATE3_UCDR_SO_GAIN_RATE3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ADDR(x)                                                      ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PHYS(x)                                                      ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_OFFS                                                         (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_POR                                                          0x00000017
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_MUX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_MUX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_FLIP_BMSK                                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PI_QUAD_DIR_FLIP_SHFT                                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_SB2_EN_BMSK                                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_SB2_EN_SHFT                                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PD_MODE_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_PD_MODE_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_ENABLE_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_ENABLE_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_BLOCK_STEP_BY_TWO_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_BLOCK_STEP_BY_TWO_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_FASTLOCK_ENABLE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PI_CONTROLS_UCDR_FASTLOCK_ENABLE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x)                                           ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PHYS(x)                                           ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_OFFS                                              (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE3_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE3_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE2_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE2_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE1_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE1_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE0_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE0_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x)                                         ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_PHYS(x)                                         ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OFFS                                            (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_SO_ACC_DEFAULT_VAL_RATE0_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE0_SO_ACC_DEFAULT_VAL_RATE0_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x)                                         ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_PHYS(x)                                         ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OFFS                                            (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_SO_ACC_DEFAULT_VAL_RATE1_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE1_SO_ACC_DEFAULT_VAL_RATE1_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x)                                         ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_PHYS(x)                                         ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OFFS                                            (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_SO_ACC_DEFAULT_VAL_RATE2_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE2_SO_ACC_DEFAULT_VAL_RATE2_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x)                                         ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_PHYS(x)                                         ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OFFS                                            (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_POR                                             0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_SO_ACC_DEFAULT_VAL_RATE3_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_UCDR_SO_ACC_DEFAULT_VAL_RATE3_SO_ACC_DEFAULT_VAL_RATE3_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ADDR(x)                                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_PHYS(x)                                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_OFFS                                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUXDATA_THRESH_FORCE_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUXDATA_THRESH_FORCE_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUX_OFFSET_MUX_BMSK                                                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUX_OFFSET_MUX_SHFT                                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUX_OFFSET_BMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUX_CONTROL_AUX_OFFSET_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ADDR(x)                                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_PHYS(x)                                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_OFFS                                                               (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_AUXDATA_TB_MUX_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_AUXDATA_TB_MUX_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_AUXDATA_TB_BMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AUXDATA_TB_AUXDATA_TB_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ADDR(x)                                                      ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_PHYS(x)                                                      ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_OFFS                                                         (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_EN_BMSK                                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_EN_SHFT                                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_EN_MUX_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_EN_MUX_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXCLK_EN_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXCLK_EN_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXCLK_EN_MUX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXCLK_EN_MUX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IACOMPARE_CLEAR_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IACOMPARE_CLEAR_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IACOMPARE_ENABLE_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_IACOMPARE_ENABLE_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_SEL_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_AUXDATA_SEL_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_RCLK_SEL_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RCLK_AUXDATA_SEL_RCLK_SEL_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ADDR(x)                                                              ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_PHYS(x)                                                              ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_OFFS                                                                 (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_POR                                                                  0x00000021
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ATTR                                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_VTH_DIR_MUX_BMSK                                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_VTH_DIR_MUX_SHFT                                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_VTH_DIR_BMSK                                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_VTH_DIR_SHFT                                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_DTAP1_EB_BMSK                                                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_DTAP1_EB_SHFT                                                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_DTAP1_E_BMSK                                                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_DTAP1_E_SHFT                                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_EOM_MODE_BMSK                                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_CTRL_EOM_MODE_SHFT                                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ADDR(x)                                                        ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_PHYS(x)                                                        ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_OFFS                                                           (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_AC_JTAG_EN_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_ENABLE_AC_JTAG_EN_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ADDR(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_PHYS(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_OFFS                                                            (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_RMSK                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_AC_JTAG_INITP_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_AC_JTAG_INITP_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_AC_JTAG_INITP_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITP_AC_JTAG_INITP_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ADDR(x)                                                         ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_PHYS(x)                                                         ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_OFFS                                                            (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_RMSK                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_AC_JTAG_INITN_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_AC_JTAG_INITN_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_AC_JTAG_INITN_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_INITN_AC_JTAG_INITN_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ADDR(x)                                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_PHYS(x)                                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_OFFS                                                              (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_RMSK                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_AC_JTAG_LVL_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_LVL_AC_JTAG_LVL_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ADDR(x)                                                          ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_PHYS(x)                                                          ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_OFFS                                                             (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_AC_JTAG_MODE_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_MODE_AC_JTAG_MODE_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ADDR(x)                                                         ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_PHYS(x)                                                         ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_OFFS                                                            (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_RMSK                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_AC_JTAG_RESET_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_RESET_AC_JTAG_RESET_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ADDR(x)                                                         ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_PHYS(x)                                                         ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_OFFS                                                            (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_POR                                                             0x00000015
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_POL_INV_BMSK                                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_POL_INV_SHFT                                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_Q_EN_MUX_BMSK                                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_Q_EN_MUX_SHFT                                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_Q_EN_BMSK                                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_Q_EN_SHFT                                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_I_EN_MUX_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_I_EN_MUX_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_I_EN_BMSK                                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RX_I_EN_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RCVR_EN_MUX_BMSK                                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RCVR_EN_MUX_SHFT                                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RCVR_EN_BMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_RCVR_IQ_EN_RCVR_EN_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ADDR(x)                                                         ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_PHYS(x)                                                         ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_OFFS                                                            (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RMSK                                                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_POR                                                             0x0000000e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE3_BMSK                                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE3_SHFT                                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE2_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE2_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE1_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE1_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE0_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_Q_EN_RATES_RX_Q_EN_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ADDR(x)                                                 ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_PHYS(x)                                                 ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_OFFS                                                    (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_IDAC_I0_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0_DC_OFFSETS_IDAC_I0_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x)                                              ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_PHYS(x)                                              ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_OFFS                                                 (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_IDAC_I0B_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I0BAR_DC_OFFSETS_IDAC_I0B_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ADDR(x)                                                 ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_PHYS(x)                                                 ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_OFFS                                                    (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_IDAC_I1_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1_DC_OFFSETS_IDAC_I1_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x)                                              ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_PHYS(x)                                              ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_OFFS                                                 (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_IDAC_I1B_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_I1BAR_DC_OFFSETS_IDAC_I1B_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ADDR(x)                                                  ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_PHYS(x)                                                  ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_OFFS                                                     (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_IDAC_Q_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_Q_DC_OFFSETS_IDAC_Q_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x)                                               ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_PHYS(x)                                               ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_OFFS                                                  (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_IDAC_QB_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_QBAR_DC_OFFSETS_IDAC_QB_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ADDR(x)                                                  ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_PHYS(x)                                                  ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_OFFS                                                     (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_IDAC_A_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_A_DC_OFFSETS_IDAC_A_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_PHYS(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_OFFS                                                  (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_IDAC_AB_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ABAR_DC_OFFSETS_IDAC_AB_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ADDR(x)                                                            ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_PHYS(x)                                                            ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_OFFS                                                               (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_RMSK                                                                     0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_MUX_AROUND_DEMET_BMSK                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_MUX_AROUND_DEMET_SHFT                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_MUX_BMSK                                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_MUX_SHFT                                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_BYPASS_BMSK                                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_BYPASS_SHFT                                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_EN_MUX_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_EN_MUX_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_EN_BMSK                                                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_IDAC_CAL_EN_SHFT                                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_DATA_SLICER_CAL_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_DATA_SLICER_CAL_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_DATA_SLICER_CAL_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_EN_DATA_SLICER_CAL_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ADDR(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_PHYS(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_OFFS                                                          (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_POR                                                           0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_IDAC_ENABLE_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_ENABLES_IDAC_ENABLE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ADDR(x)                                                          ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_PHYS(x)                                                          ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_OFFS                                                             (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_IDAC_SIGN_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_SIGN_IDAC_SIGN_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x)                                             ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_PHYS(x)                                             ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_OFFS                                                (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_MUX_BMSK                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_MUX_SHFT                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_BMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ADDR(x)                                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_PHYS(x)                                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_OFFS                                                        (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_RMSK                                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_FORCE_DONE_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_FORCE_DONE_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_SETTLE_TIME_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_SETTLE_TIME_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_POL_FLIP_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_POL_FLIP_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ADDR(x)                                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_PHYS(x)                                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_OFFS                                                        (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_EN_SA_VOS_BMSK                                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_EN_SA_VOS_SHFT                                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_MUX_BMSK                                            0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_MUX_SHFT                                               6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_BMSK                                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_MUX_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_MUX_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SUM_CAL_REF_SEL_BMSK                                               0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_CAL_CTRL2_SUM_CAL_REF_SEL_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ADDR(x)                                                ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_PHYS(x)                                                ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_OFFS                                                   (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_RMSK                                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_IVCM_CAL_POSTCAL_OFFSET_BMSK                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IVCM_POSTCAL_OFFSET_IVCM_CAL_POSTCAL_OFFSET_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ADDR(x)                                                ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_PHYS(x)                                                ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_OFFS                                                   (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE3_BMSK                                      0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE3_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE2_BMSK                                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE2_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE1_BMSK                                       0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE1_SHFT                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE0_BMSK                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ADDR(x)                                                      ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_PHYS(x)                                                      ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_OFFS                                                         (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RMSK                                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_POR                                                          0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_PAR_RATE_MUX_BMSK                                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_PAR_RATE_MUX_SHFT                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_PAR_RATE_BMSK                                                    0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_PAR_RATE_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_HIGHZ_MUX_BMSK                                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_HIGHZ_MUX_SHFT                                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_HIGHZ_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_HIGHZ_PARRATE_RX_HIGHZ_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x)                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_PHYS(x)                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OFFS                                       (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RMSK                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_POR                                        0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_MUX_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_MUX_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_BMSK                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_MUX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_MUX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ADDR(x)                                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_PHYS(x)                                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_OFFS                                                                    (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_POR                                                                     0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_TAP1CODE_MAN_VAL_BMSK                                                         0xf8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_TAP1CODE_MAN_VAL_SHFT                                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_KTAP1_BMSK                                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_1_KTAP1_SHFT                                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ADDR(x)                                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_PHYS(x)                                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_OFFS                                                                    (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_POR                                                                     0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_TAP2CODE_MAN_VAL_BMSK                                                         0xf8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_TAP2CODE_MAN_VAL_SHFT                                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_KTAP2_BMSK                                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_2_KTAP2_SHFT                                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ADDR(x)                                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_PHYS(x)                                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_OFFS                                                                    (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_POR                                                                     0x00000088
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_MODE_BMSK                                                             0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_MODE_SHFT                                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_EN_BMSK                                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_EN_SHFT                                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_FLIP_SIGN_BMSK                                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP2ADP_FLIP_SIGN_SHFT                                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_MODE_BMSK                                                              0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_MODE_SHFT                                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_EN_BMSK                                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_EN_SHFT                                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_FLIP_SIGN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_3_TAP1ADP_FLIP_SIGN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ADDR(x)                                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_PHYS(x)                                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_OFFS                                                                    (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_POR                                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_FORCE_EN_MUX_BMSK                                                     0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_FORCE_EN_MUX_SHFT                                                        7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_FORCE_EN_BMSK                                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_FORCE_EN_SHFT                                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_FORCE_EN_MUX_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_FORCE_EN_MUX_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_FORCE_EN_BMSK                                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_FORCE_EN_SHFT                                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_BYP_EN_MUX_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_BYP_EN_MUX_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_EN_MUX_BMSK                                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP2ADP_EN_MUX_SHFT                                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_BYP_EN_MUX_BMSK                                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_BYP_EN_MUX_SHFT                                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_EN_MUX_BMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_4_TAP1ADP_EN_MUX_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ADDR(x)                                                         ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_PHYS(x)                                                         ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_OFFS                                                            (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_CTRL_TAP3ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_OFFS                                                     (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_TAP3CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_TAP3CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_KTAP3_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_MANVAL_KTAP_KTAP3_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ADDR(x)                                                         ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_PHYS(x)                                                         ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_OFFS                                                            (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_CTRL_TAP4ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_OFFS                                                     (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_TAP4CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_TAP4CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_KTAP4_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_MANVAL_KTAP_KTAP4_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ADDR(x)                                                         ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_PHYS(x)                                                         ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_OFFS                                                            (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_CTRL_TAP5ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_OFFS                                                     (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_TAP5CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_TAP5CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_KTAP5_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_MANVAL_KTAP_KTAP5_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ADDR(x)                                                          ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_PHYS(x)                                                          ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_OFFS                                                             (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_RMSK                                                                    0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_PRE_CODE_DEP_DISABLE_BMSK                                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_PRE_CODE_DEP_DISABLE_SHFT                                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_POSTCODE_DEP_DISABLE_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_POSTCODE_DEP_DISABLE_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_TX_ADPT_EN_MUX_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_TX_ADPT_EN_MUX_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_TX_ADPT_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADPT_CTRL_TX_ADPT_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ADDR(x)                                                       ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_PHYS(x)                                                       ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_OFFS                                                          (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_POR                                                           0x0000000c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE3_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE3_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE2_BMSK                                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE2_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE1_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE1_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE0_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE0_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE3_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE3_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE2_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE2_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE1_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE1_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE0_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ADDR(x)                                                       ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_PHYS(x)                                                       ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_OFFS                                                          (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_RMSK                                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE3_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE3_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE2_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE2_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE1_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE1_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE0_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ADDR(x)                                                  ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_PHYS(x)                                                  ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_OFFS                                                     (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_RMSK                                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_POR                                                      0x0000003e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_PRE_THRESH1_BMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH1_PRE_THRESH1_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ADDR(x)                                                  ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_PHYS(x)                                                  ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_OFFS                                                     (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_RMSK                                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_POR                                                      0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_PRE_THRESH2_BMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_PRE_THRESH2_PRE_THRESH2_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ADDR(x)                                                 ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_PHYS(x)                                                 ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_OFFS                                                    (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_POST_THRESH1_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH1_POST_THRESH1_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ADDR(x)                                                 ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_PHYS(x)                                                 ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_OFFS                                                    (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_POST_THRESH2_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_POST_THRESH2_POST_THRESH2_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ADDR(x)                                                 ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_PHYS(x)                                                 ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_OFFS                                                    (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_MAIN_THRESH1_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH1_MAIN_THRESH1_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ADDR(x)                                                 ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_PHYS(x)                                                 ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_OFFS                                                    (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_POR                                                     0x0000001d
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_MAIN_THRESH2_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_TX_ADAPT_MAIN_THRESH2_MAIN_THRESH2_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ADDR(x)                                                        ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_PHYS(x)                                                        ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_OFFS                                                           (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_POR                                                            0x00000044
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGA_UNROLL_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGA_UNROLL_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_MODE_BMSK                                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_MODE_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_EN_BMSK                                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_EN_SHFT                                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_FLIP_SIGN_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_VGAADP_FLIP_SIGN_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_KVGA_BMSK                                                             0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL1_KVGA_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ADDR(x)                                                        ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_PHYS(x)                                                        ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_OFFS                                                           (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_RMSK                                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_MUX_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_MUX_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_BYP_EN_MUX_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_BYP_EN_MUX_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_EN_MUX_BMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_CNTRL2_VGAADP_EN_MUX_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ADDR(x)                                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_PHYS(x)                                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_OFFS                                                          (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_RMSK                                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_POR                                                           0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_VGACODE_MAN_VAL_BMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_CAL_MAN_VAL_VGACODE_MAN_VAL_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ADDR(x)                                                    ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_PHYS(x)                                                    ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_OFFS                                                       (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_POR                                                        0x00000044
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTH_UNROLL_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTH_UNROLL_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_MODE_BMSK                                                 0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_MODE_SHFT                                                    5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_EN_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_EN_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_FLIP_SIGN_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_VTHADP_FLIP_SIGN_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_KVTH_BMSK                                                         0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL1_KVTH_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ADDR(x)                                                    ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_PHYS(x)                                                    ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_OFFS                                                       (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_POR                                                        0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTH_SETTLE_TIME_BMSK                                             0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTH_SETTLE_TIME_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_MUX_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_MUX_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_BYP_EN_MUX_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_BYP_EN_MUX_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_EN_MUX_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_CNTRL2_VTHADP_EN_MUX_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_PHYS(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_OFFS                                                (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_VTHCODE_MAN_VAL_RATE0_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE0_VTHCODE_MAN_VAL_RATE0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_PHYS(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_OFFS                                                (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_VTHCODE_MAN_VAL_RATE1_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE1_VTHCODE_MAN_VAL_RATE1_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_PHYS(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_OFFS                                                (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_VTHCODE_MAN_VAL_RATE2_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE2_VTHCODE_MAN_VAL_RATE2_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x)                                             ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_PHYS(x)                                             ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_OFFS                                                (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_VTHCODE_MAN_VAL_RATE3_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_CAL_MAN_VAL_RATE3_VTHCODE_MAN_VAL_RATE3_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ADDR(x)                                                                ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_PHYS(x)                                                                ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_OFFS                                                                   (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_RMSK                                                                         0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ATTR                                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_TRAN_RCVR_GMCAL_RES_BMSK                                                     0x1e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_TRAN_RCVR_GMCAL_RES_SHFT                                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_TRAN_RX_GMCAL_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_GM_CAL_TRAN_RX_GMCAL_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ADDR(x)                                                     ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_PHYS(x)                                                     ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_OFFS                                                        (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_RX_VGA_GAIN2_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK1_RX_VGA_GAIN2_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ADDR(x)                                                     ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_PHYS(x)                                                     ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_OFFS                                                        (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_RX_VGA_GAIN2_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_VGA_GAIN2_BLK2_RX_VGA_GAIN2_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ADDR(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_PHYS(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_OFFS                                                    (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_OFFSETADP_MODE_MUX_BMSK                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_OFFSETADP_MODE_MUX_SHFT                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_MUX_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_MUX_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_BMSK                                                 0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_SHFT                                                    5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_VGA_GAIN2_MUX_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_VGA_GAIN2_MUX_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQDEGCAP_BMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2_EQDEGCAP_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ADDR(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_PHYS(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_OFFS                                                    (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_POR                                                     0x0000004a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_KEQ_BMSK                                                      0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_KEQ_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_FLIP_SIGN_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_FLIP_SIGN_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_BYPASS_OFF_BMSK                                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_BYPASS_OFF_SHFT                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_MODE_BMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3_EQADP_MODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ADDR(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_PHYS(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_OFFS                                                    (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_POR                                                     0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_MUX_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_MUX_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_BMSK                                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQCODE_MAN_VAL_BMSK                                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4_EQCODE_MAN_VAL_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ADDR(x)                                                   ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_PHYS(x)                                                   ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_OFFS                                                      (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_POR                                                       0x00000032
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_TSETTLE_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_IDAC_TSETTLE_LOW_TSETTLE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ADDR(x)                                                      ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_PHYS(x)                                                      ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_OFFS                                                         (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_RX_EQ_OFFSET_LSB_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_LSB_RX_EQ_OFFSET_LSB_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ADDR(x)                                                      ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_PHYS(x)                                                      ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_OFFS                                                         (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_RX_EQ_OFFSET_MSB_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_MSB_RX_EQ_OFFSET_MSB_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x)                                           ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_PHYS(x)                                           ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFS                                              (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_POR                                               0x00000074
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RX_EQ_OFFSET_MUX_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RX_EQ_OFFSET_MUX_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_KOFFSET_BMSK                                            0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_KOFFSET_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_FLIP_SIGN_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_FLIP_SIGN_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_MODE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_MODE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_MUX_BMSK                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_MUX_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x)                                              ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_PHYS(x)                                              ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_OFFS                                                 (0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_RMSK                                                       0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_OFFSETCODE_MAN_VAL_BMSK                                    0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2_OFFSETCODE_MAN_VAL_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ADDR(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_PHYS(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_OFFS                                                           (0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_POR                                                            0x0000001c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_CORE_RX_SIGDET_MUX_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_CORE_RX_SIGDET_MUX_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_CORE_RX_SIGDET_BMSK                                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_CORE_RX_SIGDET_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_FLT_BYP_BMSK                                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_FLT_BYP_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_LP_EN_MUX_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_LP_EN_MUX_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_LP_EN_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_LP_EN_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_EN_MUX_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_EN_MUX_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_EN_BMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_ENABLES_SIGDET_EN_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ADDR(x)                                                          ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_PHYS(x)                                                          ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_OFFS                                                             (0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_POR                                                              0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_SIGDET_CAP_CTRL_BMSK                                                   0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_SIGDET_CAP_CTRL_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_SIGDET_BW_CTRL_BMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_CNTRL_SIGDET_BW_CTRL_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ADDR(x)                                                            ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_PHYS(x)                                                            ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_OFFS                                                               (0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_RMSK                                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_POR                                                                0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_UFS_MODE_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_UFS_MODE_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_LVL_MUX_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_LVL_MUX_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_LVL_BMSK                                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_LVL_SIGDET_LVL_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ADDR(x)                                                 ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_PHYS(x)                                                 ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_OFFS                                                    (0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_POR                                                     0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_BMSK                                     0x1e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ADDR(x)                                                      ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_PHYS(x)                                                      ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_OFFS                                                         (0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_RMSK                                                                0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_DN_BMSK                                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_DN_SHFT                                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_UP_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_UP_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_FREEZE_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_FREEZE_UP_DN_CDR_FREEZE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ADDR(x)                                                    ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_PHYS(x)                                                    ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_OFFS                                                       (0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_DFE_RESET_MUX_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_DFE_RESET_MUX_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_DFE_RESET_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_DFE_RESET_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ADDR(x)                                                     ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_PHYS(x)                                                     ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_OFFS                                                        (0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_RMSK                                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_RX_CLOCK_EDGE_BMSK                                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_RX_CLOCK_EDGE_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_LANE_RATE_MUX_BMSK                                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_LANE_RATE_MUX_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_LANE_RATE_BMSK                                                     0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_LANE_RATE_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_IDATA_MARKER_FLIP_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_IDATA_MARKER_FLIP_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_QUARTER_RATE_EDGE_ON_FIVE_ONE_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_INTERFACE_MODE_QUARTER_RATE_EDGE_ON_FIVE_ONE_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ADDR(x)                                                       ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_PHYS(x)                                                       ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_OFFS                                                          (0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_JITTERGENMODE_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_JITTER_GEN_MODE_JITTERGENMODE_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ADDR(x)                                                               ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_PHYS(x)                                                               ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_OFFS                                                                  (0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_SJ_AMPLITUDE1_BMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP1_SJ_AMPLITUDE1_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ADDR(x)                                                               ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_PHYS(x)                                                               ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_OFFS                                                                  (0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_SJ_AMPLITUDE2_BMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_AMP2_SJ_AMPLITUDE2_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ADDR(x)                                                               ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_PHYS(x)                                                               ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_OFFS                                                                  (0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_SJ_PERIOD1_BMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER1_SJ_PERIOD1_SHFT                                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ADDR(x)                                                               ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_PHYS(x)                                                               ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_OFFS                                                                  (0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_SJ_PERIOD2_BMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SJ_PER2_SJ_PERIOD2_SHFT                                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ADDR(x)                                                           ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_PHYS(x)                                                           ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_OFFS                                                              (0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_PPMOFFSET1_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET1_PPMOFFSET1_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ADDR(x)                                                           ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_PHYS(x)                                                           ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_OFFS                                                              (0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_PPMOFFSET2_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PPM_OFFSET2_PPMOFFSET2_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ADDR(x)                                                      ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_PHYS(x)                                                      ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_OFFS                                                         (0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD1_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD1_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ADDR(x)                                                      ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_PHYS(x)                                                      ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_OFFS                                                         (0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD2_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD2_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ADDR(x)                                                   ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_PHYS(x)                                                   ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_OFFS                                                      (0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_RX_MODE_RATE_0AND1_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B0_RX_MODE_RATE_0AND1_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ADDR(x)                                                   ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_PHYS(x)                                                   ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_OFFS                                                      (0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_RX_MODE_RATE_0AND1_15_8_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B1_RX_MODE_RATE_0AND1_15_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ADDR(x)                                                   ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_PHYS(x)                                                   ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_OFFS                                                      (0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_RX_MODE_RATE_0AND1_23_16_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B2_RX_MODE_RATE_0AND1_23_16_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ADDR(x)                                                   ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_PHYS(x)                                                   ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_OFFS                                                      (0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_RX_MODE_RATE_0AND1_31_24_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B3_RX_MODE_RATE_0AND1_31_24_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ADDR(x)                                                   ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_PHYS(x)                                                   ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_OFFS                                                      (0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_POR                                                       0x000000b1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_RX_MODE_RATE_0AND1_39_32_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B4_RX_MODE_RATE_0AND1_39_32_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ADDR(x)                                                   ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_PHYS(x)                                                   ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_OFFS                                                      (0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_POR                                                       0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_RX_MODE_RATE_0AND1_47_40_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B5_RX_MODE_RATE_0AND1_47_40_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ADDR(x)                                                   ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_PHYS(x)                                                   ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_OFFS                                                      (0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_POR                                                       0x00000024
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_RX_MODE_RATE_0AND1_55_48_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B6_RX_MODE_RATE_0AND1_55_48_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ADDR(x)                                                   ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_PHYS(x)                                                   ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_OFFS                                                      (0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_RX_MODE_RATE_0AND1_63_56_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE_0_1_B7_RX_MODE_RATE_0AND1_63_56_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ADDR(x)                                                      ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_PHYS(x)                                                      ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_OFFS                                                         (0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_POR                                                          0x00000036
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_RX_MODE_RATE2_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B0_RX_MODE_RATE2_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ADDR(x)                                                      ((x) + 0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_PHYS(x)                                                      ((x) + 0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_OFFS                                                         (0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_POR                                                          0x00000036
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_RX_MODE_RATE2_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B1_RX_MODE_RATE2_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ADDR(x)                                                      ((x) + 0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_PHYS(x)                                                      ((x) + 0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_OFFS                                                         (0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_POR                                                          0x000000b6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_RX_MODE_RATE2_23_16_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B2_RX_MODE_RATE2_23_16_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ADDR(x)                                                      ((x) + 0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_PHYS(x)                                                      ((x) + 0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_OFFS                                                         (0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_POR                                                          0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_RX_MODE_RATE2_31_24_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B3_RX_MODE_RATE2_31_24_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ADDR(x)                                                      ((x) + 0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_PHYS(x)                                                      ((x) + 0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_OFFS                                                         (0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_POR                                                          0x0000003c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_RX_MODE_RATE2_39_32_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B4_RX_MODE_RATE2_39_32_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ADDR(x)                                                      ((x) + 0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_PHYS(x)                                                      ((x) + 0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_OFFS                                                         (0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_RX_MODE_RATE2_47_40_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B5_RX_MODE_RATE2_47_40_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ADDR(x)                                                      ((x) + 0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_PHYS(x)                                                      ((x) + 0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_OFFS                                                         (0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_POR                                                          0x00000049
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_RX_MODE_RATE2_55_48_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B6_RX_MODE_RATE2_55_48_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ADDR(x)                                                      ((x) + 0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_PHYS(x)                                                      ((x) + 0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_OFFS                                                         (0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_RX_MODE_RATE2_63_56_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE2_B7_RX_MODE_RATE2_63_56_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ADDR(x)                                                      ((x) + 0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_PHYS(x)                                                      ((x) + 0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_OFFS                                                         (0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_POR                                                          0x0000009e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_RX_MODE_RATE3_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B0_RX_MODE_RATE3_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ADDR(x)                                                      ((x) + 0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_PHYS(x)                                                      ((x) + 0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_OFFS                                                         (0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_POR                                                          0x0000009e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_RX_MODE_RATE3_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B1_RX_MODE_RATE3_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ADDR(x)                                                      ((x) + 0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_PHYS(x)                                                      ((x) + 0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_OFFS                                                         (0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_POR                                                          0x000000b6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_RX_MODE_RATE3_23_16_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B2_RX_MODE_RATE3_23_16_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ADDR(x)                                                      ((x) + 0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_PHYS(x)                                                      ((x) + 0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_OFFS                                                         (0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_POR                                                          0x000000bf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_RX_MODE_RATE3_31_24_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B3_RX_MODE_RATE3_31_24_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ADDR(x)                                                      ((x) + 0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_PHYS(x)                                                      ((x) + 0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_OFFS                                                         (0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_POR                                                          0x00000064
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_RX_MODE_RATE3_39_32_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B4_RX_MODE_RATE3_39_32_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ADDR(x)                                                      ((x) + 0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_PHYS(x)                                                      ((x) + 0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_OFFS                                                         (0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_POR                                                          0x000000bf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_RX_MODE_RATE3_47_40_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B5_RX_MODE_RATE3_47_40_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ADDR(x)                                                      ((x) + 0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_PHYS(x)                                                      ((x) + 0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_OFFS                                                         (0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_POR                                                          0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_RX_MODE_RATE3_55_48_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B6_RX_MODE_RATE3_55_48_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ADDR(x)                                                      ((x) + 0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_PHYS(x)                                                      ((x) + 0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_OFFS                                                         (0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_RX_MODE_RATE3_63_56_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MODE_RATE3_B7_RX_MODE_RATE3_63_56_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ADDR(x)                                                            ((x) + 0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHYS(x)                                                            ((x) + 0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_OFFS                                                               (0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_POR                                                                0x000000a0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_ADP_MODE_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_ADP_MODE_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_GAIN_SIGN_BMSK                                                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_GAIN_SIGN_SHFT                                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_GAIN_BMSK                                                          0x3c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_GAIN_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_EN_MUX_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_EN_MUX_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_EN_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_CTRL_PHPRE_EN_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ADDR(x)                                                         ((x) + 0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_PHYS(x)                                                         ((x) + 0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_OFFS                                                            (0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_RMSK                                                                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_PHPRE_INITVAL_BMSK                                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PHPRE_INITVAL_PHPRE_INITVAL_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ADDR(x)                                                          ((x) + 0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_PHYS(x)                                                          ((x) + 0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_OFFS                                                             (0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_POR                                                              0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_VGA_DFE_EN_TIMER_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_EN_TIMER_VGA_DFE_EN_TIMER_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ADDR(x)                                              ((x) + 0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_PHYS(x)                                              ((x) + 0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_OFFS                                                 (0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_RMSK                                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_CTLE_OFFSET_BMSK                                  0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_CTLE_OFFSET_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_TAP1_OFFSET_BMSK                                   0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_TAP1_OFFSET_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ADDR(x)                                                             ((x) + 0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_PHYS(x)                                                             ((x) + 0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_OFFS                                                                (0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_POR                                                                 0x0000000c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ATTR                                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_ANA_EN_MUX_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_ANA_EN_MUX_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_ANA_EN_BMSK                                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_ANA_EN_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_SETTLE_TIME_PI_BMSK                                                   0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_SETTLE_TIME_PI_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_MAG_POL_FLIP_PI_BMSK                                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_MAG_POL_FLIP_PI_SHFT                                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_SIGN_POL_FLIP_PI_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_DCC_SIGN_POL_FLIP_PI_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_EN_MUX_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_EN_MUX_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL1_RX_DCC_CAL_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ADDR(x)                                                             ((x) + 0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_PHYS(x)                                                             ((x) + 0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_OFFS                                                                (0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ATTR                                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_CAL_CLK_EN_MUX_BMSK                                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_CAL_CLK_EN_MUX_SHFT                                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_CAL_CLK_EN_BMSK                                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_CAL_CLK_EN_SHFT                                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_DCC_CAL_FORCE_DONE_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_DCC_CAL_FORCE_DONE_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IDCC_PI_CODE_MUX_BMSK                                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IDCC_PI_CODE_MUX_SHFT                                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IDCC_PI_CODE_BMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CTRL2_IDCC_PI_CODE_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ADDR(x)                                                            ((x) + 0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_PHYS(x)                                                            ((x) + 0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_OFFS                                                               (0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_RMSK                                                                     0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_DCC_POSTCAL_OFFSET_PI_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_OFFSET_DCC_POSTCAL_OFFSET_PI_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ADDR(x)                                               ((x) + 0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_PHYS(x)                                               ((x) + 0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_OFFS                                                  (0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_DCC_POSTCAL_OFFSET_CMUX_BMSK                                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_POSTCAL_OFFSET_DCC_POSTCAL_OFFSET_CMUX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ADDR(x)                                                    ((x) + 0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_PHYS(x)                                                    ((x) + 0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_OFFS                                                       (0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_RMSK                                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_POR                                                        0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_PI_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_PI_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_CMUX_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_CMUX_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_SETTLE_TIME_CMUX_BMSK                                         0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_SETTLE_TIME_CMUX_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_MAG_POL_FLIP_CMUX_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_MAG_POL_FLIP_CMUX_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_SIGN_POL_FLIP_CMUX_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL1_DCC_SIGN_POL_FLIP_CMUX_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ADDR(x)                                                    ((x) + 0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_PHYS(x)                                                    ((x) + 0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_OFFS                                                       (0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_MUX_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_MUX_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x)                                                  ((x) + 0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_PHYS(x)                                                  ((x) + 0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_OFFS                                                     (0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ADDR(x)                                                         ((x) + 0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_PHYS(x)                                                         ((x) + 0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_OFFS                                                            (0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_POR                                                             0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_UPDATE_MUX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_UPDATE_MUX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_UPDATE_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_UPDATE_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_EN_MUX_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_EN_MUX_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_EN_BMSK                                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_EN_SHFT                                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_FORCE_DONE_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARG_FORCE_DONE_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARGINING_STEP_WAIT_BMSK                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL1_RX_MARGINING_STEP_WAIT_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ADDR(x)                                                         ((x) + 0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_PHYS(x)                                                         ((x) + 0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_OFFS                                                            (0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_DFE_CLK_SEL_MUX_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_DFE_CLK_SEL_MUX_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_DFE_CLK_SEL_BMSK                                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_DFE_CLK_SEL_SHFT                                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_MUX_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_MUX_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ADDR(x)                                                         ((x) + 0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_PHYS(x)                                                         ((x) + 0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_OFFS                                                            (0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_IACOMPARE_CLEAR_MUX_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_IACOMPARE_CLEAR_MUX_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_RX_MARG_STATUS_READ_MUX_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_RX_MARG_STATUS_READ_MUX_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_RX_MARG_STATUS_READ_BMSK                                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_RX_MARG_STATUS_READ_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_AUX_CLK_RESET_MUX_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_AUX_CLK_RESET_MUX_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_AUX_CLK_RESET_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_AUX_CLK_RESET_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_PI_OFFSET_UPDATE_MUX_BMSK                                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_PI_OFFSET_UPDATE_MUX_SHFT                                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_PI_OFFSET_UPDATE_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL3_PI_OFFSET_UPDATE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ADDR(x)                                                        ((x) + 0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_PHYS(x)                                                        ((x) + 0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_OFFS                                                           (0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_POR                                                            0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_CLK_EN_MUX_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_CLK_EN_MUX_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_CLK_EN_BMSK                                                  0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_CLK_EN_SHFT                                                     6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_MUX_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_MUX_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE3_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE3_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE2_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE2_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE1_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE1_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE0_BMSK                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE0_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ADDR(x)                                                  ((x) + 0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_PHYS(x)                                                  ((x) + 0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_OFFS                                                     (0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE1_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE1_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE0_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ADDR(x)                                                  ((x) + 0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_PHYS(x)                                                  ((x) + 0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_OFFS                                                     (0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE3_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE3_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE2_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ADDR(x)                                                  ((x) + 0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_PHYS(x)                                                  ((x) + 0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_OFFS                                                     (0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_POR                                                      0x000000f0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE3_BMSK                                 0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE3_SHFT                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE210_BMSK                               0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE210_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE3_BMSK                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE3_SHFT                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE210_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE210_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_MUX_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_MUX_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_BMSK                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ADDR(x)                                                  ((x) + 0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_PHYS(x)                                                  ((x) + 0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_OFFS                                                     (0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_COARSE_TUNE_BYPASS_BMSK                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_COARSE_TUNE_BYPASS_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_MUX_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_MUX_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_MUX_BMSK                                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_MUX_SHFT                                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x)                                        ((x) + 0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_PHYS(x)                                        ((x) + 0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_OFFS                                           (0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_POR                                            0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_Q_PI_UPPER_THRESH1_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE210_Q_PI_UPPER_THRESH1_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x)                                          ((x) + 0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_PHYS(x)                                          ((x) + 0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_OFFS                                             (0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_POR                                              0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_Q_PI_UPPER_THRESH1_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH1_RATE3_Q_PI_UPPER_THRESH1_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x)                                        ((x) + 0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_PHYS(x)                                        ((x) + 0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_OFFS                                           (0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_POR                                            0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_Q_PI_UPPER_THRESH2_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE210_Q_PI_UPPER_THRESH2_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x)                                          ((x) + 0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_PHYS(x)                                          ((x) + 0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_OFFS                                             (0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_POR                                              0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_Q_PI_UPPER_THRESH2_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH2_RATE3_Q_PI_UPPER_THRESH2_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x)                                        ((x) + 0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_PHYS(x)                                        ((x) + 0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_OFFS                                           (0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_POR                                            0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_Q_PI_UPPER_THRESH3_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE210_Q_PI_UPPER_THRESH3_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x)                                          ((x) + 0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_PHYS(x)                                          ((x) + 0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_OFFS                                             (0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_POR                                              0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_Q_PI_UPPER_THRESH3_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH3_RATE3_Q_PI_UPPER_THRESH3_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x)                                        ((x) + 0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_PHYS(x)                                        ((x) + 0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_OFFS                                           (0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_Q_PI_UPPER_THRESH4_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE210_Q_PI_UPPER_THRESH4_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x)                                          ((x) + 0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_PHYS(x)                                          ((x) + 0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_OFFS                                             (0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_POR                                              0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_Q_PI_UPPER_THRESH4_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH4_RATE3_Q_PI_UPPER_THRESH4_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x)                                        ((x) + 0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_PHYS(x)                                        ((x) + 0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_OFFS                                           (0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_Q_PI_UPPER_THRESH5_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE210_Q_PI_UPPER_THRESH5_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x)                                          ((x) + 0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_PHYS(x)                                          ((x) + 0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_OFFS                                             (0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_POR                                              0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_Q_PI_UPPER_THRESH5_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH5_RATE3_Q_PI_UPPER_THRESH5_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x)                                        ((x) + 0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_PHYS(x)                                        ((x) + 0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_OFFS                                           (0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_Q_PI_UPPER_THRESH6_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE210_Q_PI_UPPER_THRESH6_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x)                                          ((x) + 0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_PHYS(x)                                          ((x) + 0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_OFFS                                             (0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_POR                                              0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_Q_PI_UPPER_THRESH6_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH6_RATE3_Q_PI_UPPER_THRESH6_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x)                                        ((x) + 0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_PHYS(x)                                        ((x) + 0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_OFFS                                           (0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_Q_PI_UPPER_THRESH7_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE210_Q_PI_UPPER_THRESH7_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x)                                          ((x) + 0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_PHYS(x)                                          ((x) + 0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_OFFS                                             (0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_POR                                              0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_Q_PI_UPPER_THRESH7_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_THRESH7_RATE3_Q_PI_UPPER_THRESH7_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x)                                            ((x) + 0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_PHYS(x)                                            ((x) + 0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_OFFS                                               (0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE1_BMSK                           0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE1_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE0_BMSK                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x)                                            ((x) + 0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_PHYS(x)                                            ((x) + 0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_OFFS                                               (0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_POR                                                0x00000009
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE3_BMSK                           0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE3_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE2_BMSK                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE2_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ADDR(x)                                                 ((x) + 0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_PHYS(x)                                                 ((x) + 0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_OFFS                                                    (0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_RMSK                                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_MARG_THRESH_FROM_PCS_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_MARG_THRESH_FROM_PCS_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_MUX_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_MUX_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ADDR(x)                                                 ((x) + 0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_PHYS(x)                                                 ((x) + 0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_OFFS                                                    (0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_VERTICAL_RX_MARG_CODE_BMSK                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_VERTICAL_CODE_VERTICAL_RX_MARG_CODE_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x)                                          ((x) + 0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_PHYS(x)                                          ((x) + 0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_OFFS                                             (0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_POR                                              0x000000db
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_BYP_RES_CODE_THRESH_ADJ_BMSK                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_BYP_RES_CODE_THRESH_ADJ_SHFT                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_RES_CODE_THRESH_HIGH_FOR_RLOAD_BMSK                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_HIGH_AND_BYP_RES_CODE_THRESH_HIGH_FOR_RLOAD_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ADDR(x)                                                   ((x) + 0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_PHYS(x)                                                   ((x) + 0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_OFFS                                                      (0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_POR                                                       0x0000004b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_RES_CODE_THRESH_LOW_FOR_RLOAD_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RES_CODE_THRESH_LOW_RES_CODE_THRESH_LOW_FOR_RLOAD_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ADDR(x)                                                         ((x) + 0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_PHYS(x)                                                         ((x) + 0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_OFFS                                                            (0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_RX_BKUP_CTRL1_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL1_RX_BKUP_CTRL1_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ADDR(x)                                                         ((x) + 0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_PHYS(x)                                                         ((x) + 0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_OFFS                                                            (0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_RX_BKUP_CTRL2_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL2_RX_BKUP_CTRL2_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ADDR(x)                                                         ((x) + 0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_PHYS(x)                                                         ((x) + 0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_OFFS                                                            (0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_RX_BKUP_CTRL3_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_CTRL3_RX_BKUP_CTRL3_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_ADDR(x)                                                              ((x) + 0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_PHYS(x)                                                              ((x) + 0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_OFFS                                                                 (0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_PI_CTRL1_STATUS_BMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL1_PI_CTRL1_STATUS_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_ADDR(x)                                                              ((x) + 0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_PHYS(x)                                                              ((x) + 0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_OFFS                                                                 (0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_PI_CTRL2_STATUS_BMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_CTRL2_PI_CTRL2_STATUS_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_ADDR(x)                                                               ((x) + 0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_PHYS(x)                                                               ((x) + 0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_OFFS                                                                  (0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_RMSK                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_ATTR                                                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_PI_QUAD_STATUS_BMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_PI_QUAD_PI_QUAD_STATUS_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_ADDR(x)                                                             ((x) + 0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_PHYS(x)                                                             ((x) + 0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_OFFS                                                                (0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_Q_PI_CTRL1_STATUS_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL1_Q_PI_CTRL1_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_ADDR(x)                                                             ((x) + 0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_PHYS(x)                                                             ((x) + 0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_OFFS                                                                (0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_Q_PI_CTRL2_STATUS_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_CTRL2_Q_PI_CTRL2_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_ADDR(x)                                                              ((x) + 0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_PHYS(x)                                                              ((x) + 0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_OFFS                                                                 (0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_RMSK                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_Q_PI_QUAD_STATUS_BMSK                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_QPI_QUAD_Q_PI_QUAD_STATUS_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_ADDR(x)                                                                ((x) + 0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_PHYS(x)                                                                ((x) + 0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_OFFS                                                                   (0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_RMSK                                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_IDATA1_STATUS_BMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA1_IDATA1_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_ADDR(x)                                                                ((x) + 0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_PHYS(x)                                                                ((x) + 0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_OFFS                                                                   (0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_RMSK                                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_IDATA2_STATUS_BMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA2_IDATA2_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_ADDR(x)                                                                ((x) + 0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_PHYS(x)                                                                ((x) + 0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_OFFS                                                                   (0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_RMSK                                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_IDATA3_STATUS_BMSK                                                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDATA3_IDATA3_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_ADDR(x)                                                          ((x) + 0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_PHYS(x)                                                          ((x) + 0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_OFFS                                                             (0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_ATTR                                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_AC_JTAG_OUTP_STATUS_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTP_AC_JTAG_OUTP_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_ADDR(x)                                                          ((x) + 0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_PHYS(x)                                                          ((x) + 0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_OFFS                                                             (0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_ATTR                                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_AC_JTAG_OUTN_STATUS_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_AC_JTAG_OUTN_AC_JTAG_OUTN_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_ADDR(x)                                                             ((x) + 0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_PHYS(x)                                                             ((x) + 0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_OFFS                                                                (0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_RMSK                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_RX_SIGDET_OUT_STATUS_BMSK                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_SIGDET_RX_SIGDET_OUT_STATUS_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x)                                                ((x) + 0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_PHYS(x)                                                ((x) + 0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_OFFS                                                   (0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_ADDR(x)                                                           ((x) + 0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_PHYS(x)                                                           ((x) + 0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_OFFS                                                              (0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_RMSK                                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_ATTR                                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_READ_EQCODE_STATUS_BMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_EQCODE_READ_EQCODE_STATUS_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_ADDR(x)                                                       ((x) + 0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_PHYS(x)                                                       ((x) + 0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_OFFS                                                          (0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_RMSK                                                                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_READ_OFFSETCODE_STATUS_BMSK                                         0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_READ_OFFSETCODE_READ_OFFSETCODE_STATUS_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_ADDR(x)                                                  ((x) + 0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_PHYS(x)                                                  ((x) + 0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_OFFS                                                     (0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_IACOMPARE_COUNT_LOW_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_LOW_IACOMPARE_COUNT_LOW_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_ADDR(x)                                                 ((x) + 0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_PHYS(x)                                                 ((x) + 0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_OFFS                                                    (0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_IACOMPARE_COUNT_HIGH_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IA_ERROR_COUNTER_HIGH_IACOMPARE_COUNT_HIGH_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_ADDR(x)                                                         ((x) + 0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_PHYS(x)                                                         ((x) + 0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_OFFS                                                            (0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_RMSK                                                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_READ_VGACODE_BMSK                                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VGA_READ_CODE_READ_VGACODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_ADDR(x)                                                     ((x) + 0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_PHYS(x)                                                     ((x) + 0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_OFFS                                                        (0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_READ_VTHCODE_BMSK                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_VTHRESH_READ_CODE_READ_VTHCODE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_ADDR(x)                                                    ((x) + 0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_PHYS(x)                                                    ((x) + 0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_OFFS                                                       (0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_READ_TAP1CODE_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP1_READ_CODE_READ_TAP1CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_ADDR(x)                                                    ((x) + 0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_PHYS(x)                                                    ((x) + 0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_OFFS                                                       (0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_READ_TAP2CODE_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP2_READ_CODE_READ_TAP2CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_ADDR(x)                                                    ((x) + 0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_PHYS(x)                                                    ((x) + 0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_OFFS                                                       (0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_READ_TAP3CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP3_READ_CODE_READ_TAP3CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_ADDR(x)                                                    ((x) + 0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_PHYS(x)                                                    ((x) + 0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_OFFS                                                       (0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_READ_TAP4CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP4_READ_CODE_READ_TAP4CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_ADDR(x)                                                    ((x) + 0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_PHYS(x)                                                    ((x) + 0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_OFFS                                                       (0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_READ_TAP5CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DFE_TAP5_READ_CODE_READ_TAP5CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_ADDR(x)                                                        ((x) + 0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_PHYS(x)                                                        ((x) + 0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_OFFS                                                           (0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_IDAC_I0_STATUS_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0_IDAC_I0_STATUS_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_ADDR(x)                                                     ((x) + 0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_PHYS(x)                                                     ((x) + 0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_OFFS                                                        (0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_IDAC_I0B_STATUS_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I0BAR_IDAC_I0B_STATUS_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_ADDR(x)                                                        ((x) + 0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_PHYS(x)                                                        ((x) + 0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_OFFS                                                           (0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_IDAC_I1_STATUS_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1_IDAC_I1_STATUS_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_ADDR(x)                                                     ((x) + 0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_PHYS(x)                                                     ((x) + 0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_OFFS                                                        (0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_IDAC_I1B_STATUS_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_I1BAR_IDAC_I1B_STATUS_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_ADDR(x)                                                         ((x) + 0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_PHYS(x)                                                         ((x) + 0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_OFFS                                                            (0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_IDAC_Q_STATUS_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_Q_IDAC_Q_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_ADDR(x)                                                      ((x) + 0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_PHYS(x)                                                      ((x) + 0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_OFFS                                                         (0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_IDAC_QB_STATUS_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_QBAR_IDAC_QB_STATUS_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_ADDR(x)                                                         ((x) + 0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_PHYS(x)                                                         ((x) + 0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_OFFS                                                            (0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_IDAC_A_STATUS_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_A_IDAC_A_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_ADDR(x)                                                      ((x) + 0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_PHYS(x)                                                      ((x) + 0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_OFFS                                                         (0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_IDAC_AB_STATUS_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_ABAR_IDAC_AB_STATUS_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_ADDR(x)                                                     ((x) + 0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_PHYS(x)                                                     ((x) + 0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_OFFS                                                        (0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_DATA_SLICER_CAL_DONE_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_DATA_SLICER_CAL_DONE_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_CAL_DONE_STATUS_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_CAL_DONE_STATUS_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_CAL_ON_STATUS_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_CAL_ON_STATUS_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_SM_STATUS_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SM_ON_IDAC_SM_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_ADDR(x)                                                 ((x) + 0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_PHYS(x)                                                 ((x) + 0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_OFFS                                                    (0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_AB_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_AB_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_A_BMSK                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_A_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_QB_BMSK                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_QB_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_Q_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_Q_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_IB_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_IB_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_I_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_I_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_ADDR(x)                                                       ((x) + 0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_PHYS(x)                                                       ((x) + 0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_OFFS                                                          (0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_CAL_DONE_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_CAL_DONE_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_SIGNERR_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_SIGNERR_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_CAL_CODE_STATUS_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_STATUS_IVCM_CAL_CODE_STATUS_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_ADDR(x)                                                 ((x) + 0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_PHYS(x)                                                 ((x) + 0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_OFFS                                                    (0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_STATE_BMSK                                     0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_STATE_SHFT                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_PTR_BMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_PTR_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_ADDR(x)                                                        ((x) + 0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_PHYS(x)                                                        ((x) + 0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_OFFS                                                           (0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_SIGNERR_CMUX_STATUS_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_SIGNERR_CMUX_STATUS_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CMUX_CAL_DONE_STATUS_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CMUX_CAL_DONE_STATUS_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_SIGNERR_PI_STATUS_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_SIGNERR_PI_STATUS_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CAL_DONE_STATUS_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CAL_DONE_STATUS_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CAL_STATE_STATUS_BMSK                                             0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_CAL_STATUS_DCC_CAL_STATE_STATUS_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_ADDR(x)                                                  ((x) + 0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_PHYS(x)                                                  ((x) + 0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_OFFS                                                     (0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_SIGN_CMUX_STATUS_BMSK                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_SIGN_CMUX_STATUS_SHFT                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_VAL_CMUX_STATUS_BMSK                                       0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_VAL_CMUX_STATUS_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_SIGN_PI_STATUS_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_SIGN_PI_STATUS_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_VAL_PI_STATUS_BMSK                                          0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_DCC_READ_CODE_STATUS_DCC_VAL_PI_STATUS_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_ADDR(x)                                                 ((x) + 0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_PHYS(x)                                                 ((x) + 0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_OFFS                                                    (0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_RX_MARG_SEQ1_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG1_STATUS_RX_MARG_SEQ1_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_ADDR(x)                                                 ((x) + 0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_PHYS(x)                                                 ((x) + 0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_OFFS                                                    (0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_RX_MARG_SEQ2_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_DEBUG2_STATUS_RX_MARG_SEQ2_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_ADDR(x)                                              ((x) + 0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_PHYS(x)                                              ((x) + 0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_OFFS                                                 (0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_EOM_ERR_CLEAR_DONE_BMSK                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_EOM_ERR_CLEAR_DONE_SHFT                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_RX_MARG_CLK_EN_BMSK                                        0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_RX_MARG_CLK_EN_SHFT                                           6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_RX_MARG_STATUS_READ_READY_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_RX_MARG_STATUS_READ_READY_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_CORE_Q_PI_OFFSET_CODE_OUT_BMSK                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_READ_CODE_STATUS_CORE_Q_PI_OFFSET_CODE_OUT_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_ADDR(x)                                                ((x) + 0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_PHYS(x)                                                ((x) + 0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_OFFS                                                   (0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_EOM_ERR_CNT_STATUS_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_LSB_STATUS_EOM_ERR_CNT_STATUS_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_ADDR(x)                                                ((x) + 0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_PHYS(x)                                                ((x) + 0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_OFFS                                                   (0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_EOM_ERR_CNT_STATUS_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_EOM_ERR_CNT_MSB_STATUS_EOM_ERR_CNT_STATUS_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_ADDR(x)                                            ((x) + 0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_PHYS(x)                                            ((x) + 0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_OFFS                                               (0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_CLK_EN_BMSK                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_CLK_EN_SHFT                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_DEBUG_BMSK                                0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_DEBUG_SHFT                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_OFFSET_UPDT_REQ_BMSK                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_OFFSET_UPDT_REQ_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_TUNE_CODE_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_TUNE_CODE_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_ADDR(x)                                              ((x) + 0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_PHYS(x)                                              ((x) + 0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_OFFS                                                 (0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_RX_BKUP_READ_BUS1_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS1_STATUS_RX_BKUP_READ_BUS1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_ADDR(x)                                              ((x) + 0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_PHYS(x)                                              ((x) + 0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_OFFS                                                 (0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_RX_BKUP_READ_BUS2_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS2_STATUS_RX_BKUP_READ_BUS2_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_ADDR(x)                                              ((x) + 0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_PHYS(x)                                              ((x) + 0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_OFFS                                                 (0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_RX_BKUP_READ_BUS3_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXA_RX_BKUP_READ_BUS3_STATUS_RX_BKUP_READ_BUS3_SHFT                                        0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX_REG_BASE                   (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000ba00)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX_REG_BASE_SIZE              0x100
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX_REG_BASE_USED              0xfc
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX_REG_BASE_PHYS              (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000ba00)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_USB43DP_QSERDES_TXB_USB4_USB3_DP_QMP_TX_REG_BASE_OFFS              0x0000ba00

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ADDR(x)                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_PHYS(x)                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_OFFS                                         (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BIST_ERROR_INJECT_BMSK                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BIST_ERROR_INJECT_SHFT                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BIST_LANE_NUMBER_BMSK                              0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BIST_LANE_NUMBER_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BISTMODE_BMSK                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_MODE_LANENO_BISTMODE_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_RMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_FROM_PCS_BMSK                                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_FROM_PCS_SHFT                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_INVERT_RX_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_INVERT_RX_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_INVERT_TX_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_INVERT_BIST_INVERT_TX_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ADDR(x)                                         ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_PHYS(x)                                         ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_OFFS                                            (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_POR                                             0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_DISABLE_LPB_TX_CLKGATE_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_DISABLE_LPB_TX_CLKGATE_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_TXONLY_CLOCK_EDGE_BMSK                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_TXONLY_CLOCK_EDGE_SHFT                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_GATED_CLK_EN_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_GATED_CLK_EN_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE1_MUX_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE1_MUX_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE1_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE1_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE0_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE0_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE0_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_CLKBUF_ENABLE_CLKBUF_EN_LANE0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ADDR(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_PHYS(x)                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_OFFS                                         (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_MUX_BMSK                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_MUX_SHFT                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_BMSK                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_EMP_POST1_LVL_TX_EMP_POST1_LVL_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ADDR(x)                                 ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_PHYS(x)                                 ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_OFFS                                    (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_RMSK                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_POR                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_POR_RMSK                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ATTR                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_MUX_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_MUX_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_IDLE_LVL_LARGE_AMP_TX_IDLE_LVL_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ADDR(x)                                            ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_PHYS(x)                                            ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFS                                               (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_TX_DRV_LVL_MUX_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_TX_DRV_LVL_MUX_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_TX_DRV_LVL_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_TX_DRV_LVL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ADDR(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_PHYS(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_OFFS                                        (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_RMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_TX_DRV_LVL_OFFSET_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_DRV_LVL_OFFSET_TX_DRV_LVL_OFFSET_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ADDR(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_PHYS(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_OFFS                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_RMSK                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_POR                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_RESET_TSYNC_EN_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_RESET_TSYNC_EN_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_TSYNC_EN_RESET_TSYNC_EN_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ADDR(x)                                ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_PHYS(x)                                ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_OFFS                                   (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_RMSK                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_EN_VREG_MUX_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_EN_VREG_MUX_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_EN_VREG_BMSK                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_EN_VREG_SHFT                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_STALL_EN_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_STALL_EN_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_STALL_EN_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_STALL_EN_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_PRE_EN_MUX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_PRE_EN_MUX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_PRE_EN_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_STALL_LDO_BOOST_EN_PRE_EN_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ADDR(x)                                                ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_PHYS(x)                                                ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_OFFS                                                   (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_PLACEHOLDER_CHAIN_INPUT_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_PLACEHOLDER_CHAIN_INPUT_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_LINE_LPB_EN_MUX_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_LINE_LPB_EN_MUX_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_LINE_LPB_EN_BMSK                                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_LINE_LPB_EN_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_TX_RCLK_LPB_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_TX_RCLK_LPB_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_SER_LPB_EN_MUX_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_SER_LPB_EN_MUX_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_SER_LPB_EN_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_SER_LPB_EN_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_PAR_LPB_EN_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_PAR_LPB_EN_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_RCLK_LPB_EN_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LPB_EN_RCLK_LPB_EN_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ADDR(x)                                      ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_PHYS(x)                                      ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_OFFS                                         (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_POR                                          0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_RES_CODE_LANE_TX_MUX_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_RES_CODE_LANE_TX_MUX_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_RES_CODE_LANE_TX_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_TX_RES_CODE_LANE_TX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ADDR(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_PHYS(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_OFFS                                         (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_POR                                          0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_RES_CODE_LANE_RX_MUX_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_RES_CODE_LANE_RX_MUX_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_RES_CODE_LANE_RX_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_RX_RES_CODE_LANE_RX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ADDR(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_PHYS(x)                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_OFFS                                  (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_RES_CODE_LANE_OFFSET_TX_BMSK                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX_RES_CODE_LANE_OFFSET_TX_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ADDR(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_PHYS(x)                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_OFFS                                  (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_RMSK                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ATTR                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_RES_CODE_LANE_OFFSET_RX_BMSK                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX_RES_CODE_LANE_OFFSET_RX_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ADDR(x)                                          ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_PHYS(x)                                          ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_OFFS                                             (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_PERL_LENGTH1_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH1_PERL_LENGTH1_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ADDR(x)                                          ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_PHYS(x)                                          ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_OFFS                                             (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_PERL_LENGTH2_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PERL_LENGTH2_PERL_LENGTH2_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ADDR(x)                                     ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_PHYS(x)                                     ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_OFFS                                        (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_RMSK                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_MUX_BMSK                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_MUX_SHFT                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_BMSK                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_MUX_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_MUX_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_OUT_EN_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_MUX_BMSK                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_MUX_SHFT                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SERDES_BYP_EN_OUT_SERDES_BYP_IN_EN_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ADDR(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_PHYS(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_OFFS                                            (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_RMSK                                                  0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_CLK_DEBUG_SEL_BMSK                                    0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_CLK_DEBUG_SEL_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_RSVD_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_RSVD_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_DEBUGBUS_SEL_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS_SEL_DEBUGBUS_SEL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ADDR(x)                                   ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_PHYS(x)                                   ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_OFFS                                      (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_POR                                       0x00000015
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_CMN_SEL_MUX_BMSK                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_CMN_SEL_MUX_SHFT                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_CMN_SEL_BMSK                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_CMN_SEL_SHFT                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_MUX_BMSK                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_MUX_SHFT                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_BMSK                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TRANSCEIVER_BIAS_EN_SHFT                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE1_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_MUX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_MUX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRANSCEIVER_BIAS_EN_TX_EN_LANE0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ADDR(x)                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_PHYS(x)                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_OFFS                                            (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_RMSK                                                  0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_POR                                             0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_DRVR_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_DRVR_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_MUX_BMSK                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_MUX_SHFT                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE1_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_MUX_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_MUX_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_HIGHZ_DRVR_EN_TX_HIGHZ_LANE0_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ADDR(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_PHYS(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_OFFS                                               (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_RMSK                                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE1_MUX_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE1_MUX_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE1_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE1_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE0_MUX_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE0_MUX_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE0_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_POL_INV_TX_POL_INV_LANE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ADDR(x)                            ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_PHYS(x)                            ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_OFFS                               (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_RMSK                                     0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_POR                                0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_POR_RMSK                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ATTR                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_MUX_BMSK                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_MUX_SHFT                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_BMSK                         0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_TX_PAR_RATE_SHFT                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_BMSK                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_MUX_SHFT                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_BMSK                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_IDLE_EN_SHFT                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_MUX_BMSK                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_MUX_SHFT                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_BMSK                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PARRATE_REC_DETECT_IDLE_EN_RCV_DET_EN_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ADDR(x)                                         ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_PHYS(x)                                         ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_OFFS                                            (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_BIST_PATTERN1_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN1_BIST_PATTERN1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ADDR(x)                                         ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_PHYS(x)                                         ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_OFFS                                            (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_BIST_PATTERN2_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN2_BIST_PATTERN2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ADDR(x)                                         ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_PHYS(x)                                         ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_OFFS                                            (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_BIST_PATTERN3_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN3_BIST_PATTERN3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ADDR(x)                                         ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_PHYS(x)                                         ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_OFFS                                            (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_BIST_PATTERN4_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN4_BIST_PATTERN4_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ADDR(x)                                         ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_PHYS(x)                                         ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_OFFS                                            (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_BIST_PATTERN5_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN5_BIST_PATTERN5_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ADDR(x)                                         ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_PHYS(x)                                         ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_OFFS                                            (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_BIST_PATTERN6_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN6_BIST_PATTERN6_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ADDR(x)                                         ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_PHYS(x)                                         ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_OFFS                                            (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_POR                                             0x000000aa
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_BIST_PATTERN7_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN7_BIST_PATTERN7_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ADDR(x)                                         ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_PHYS(x)                                         ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_OFFS                                            (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_RMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_POR                                             0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_BIST_PATTERN8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_PATTERN8_BIST_PATTERN8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ADDR(x)                                           ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_PHYS(x)                                           ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_OFFS                                              (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_POR                                               0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_LANE_MODE1_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_1_LANE_MODE1_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ADDR(x)                                           ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_PHYS(x)                                           ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_OFFS                                              (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_LANE_MODE2_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_2_LANE_MODE2_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ADDR(x)                                           ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_PHYS(x)                                           ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_OFFS                                              (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_POR                                               0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_LANE_MODE3_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_MODE_3_LANE_MODE3_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ADDR(x)                                              ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_PHYS(x)                                              ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_OFFS                                                 (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ATB_SEL1_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL1_ATB_SEL1_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ADDR(x)                                              ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_PHYS(x)                                              ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_OFFS                                                 (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_RMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ATB_SEL2_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ATB_SEL2_ATB_SEL2_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ADDR(x)                                        ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_PHYS(x)                                        ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_OFFS                                           (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_RCV_DET_LVL_MUX_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_RCV_DET_LVL_MUX_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_RCV_DET_LVL_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_RCV_DET_LVL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ADDR(x)                                      ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_PHYS(x)                                      ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_OFFS                                         (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_POR                                          0x00000012
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_RCV_DET_LVL_2_BMSK                                 0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_RCV_DET_LVL_2_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_RCV_DET_LVL_1_BMSK                                  0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RCV_DETECT_LVL_2_RCV_DET_LVL_1_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ADDR(x)                                            ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_PHYS(x)                                            ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_OFFS                                               (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_POR                                                0x000000a5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_PRBS_SEED1_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED1_PRBS_SEED1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ADDR(x)                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_PHYS(x)                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_OFFS                                               (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_POR                                                0x0000005a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_PRBS_SEED2_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED2_PRBS_SEED2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ADDR(x)                                            ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_PHYS(x)                                            ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_OFFS                                               (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_POR                                                0x0000007f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_PRBS_SEED3_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED3_PRBS_SEED3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ADDR(x)                                            ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_PHYS(x)                                            ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_OFFS                                               (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_POR                                                0x00000013
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_PRBS_SEED4_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRBS_SEED4_PRBS_SEED4_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ADDR(x)                                             ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_PHYS(x)                                             ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_OFFS                                                (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_CDR_RESET_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_CDR_RESET_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_JITTER_GEN_RESET_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_JITTER_GEN_RESET_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_TSYNC_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_TSYNC_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_RSYNC_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_SW_RSYNC_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_RSVD_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_RSVD_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_BIST_TX_RESET_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_BIST_TX_RESET_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_BIST_RX_RESET_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_BIST_RX_RESET_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ADDR(x)                                       ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_PHYS(x)                                       ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_OFFS                                          (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_RMSK                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_TSYNC_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_TSYNC_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_RSYNC_MUX_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_RESET_GEN_MUXES_RSYNC_MUX_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ADDR(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_PHYS(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_OFFS                                         (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_RMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_POR                                          0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_MUX_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_MUX_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_TX_LVL_UPDATE_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_EMP_EN_MUX_BMSK                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_EMP_EN_MUX_SHFT                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_EMP_EN_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TRAN_DRVR_EMP_EN_EMP_EN_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ADDR(x)                                           ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_PHYS(x)                                           ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_OFFS                                              (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_VMODE_CTRL1_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_VMODE_CTRL1_VMODE_CTRL1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x)                                  ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_PHYS(x)                                  ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_OFFS                                     (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_ADDR(x)                                           ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_PHYS(x)                                           ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_OFFS                                              (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_BIST_STATUS_RO_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_STATUS_BIST_STATUS_RO_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_ADDR(x)                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_PHYS(x)                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_OFFS                                        (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_BIST_ERROR_COUNT1_STATUS_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT1_BIST_ERROR_COUNT1_STATUS_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_ADDR(x)                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_PHYS(x)                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_OFFS                                        (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_BIST_ERROR_COUNT2_STATUS_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_BIST_ERROR_COUNT2_BIST_ERROR_COUNT2_STATUS_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x)                                ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_PHYS(x)                                ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_OFFS                                   (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ATTR                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ADDR(x)                                       ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_PHYS(x)                                       ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_OFFS                                          (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_POR                                           0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_RSVD_BMSK                                           0xfe
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_RSVD_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_LANE_PWRDN_B_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_LANE_DIG_CONFIG_LANE_PWRDN_B_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ADDR(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_PHYS(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_OFFS                                              (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_PI_QEC_CTRL_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PI_QEC_CTRL_PI_QEC_CTRL_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ADDR(x)                                              ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_PHYS(x)                                              ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_OFFS                                                 (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_RMSK                                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_PREEMPH_VAL_MUX_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_PREEMPH_VAL_MUX_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_PREEMPH_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_PRE_EMPH_PREEMPH_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ADDR(x)                                              ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_PHYS(x)                                              ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_OFFS                                                 (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_RMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_SW_RESET_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SW_RESET_SW_RESET_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ADDR(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_PHYS(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_OFFS                                                  (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE3_BMSK                                          0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE3_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE2_BMSK                                          0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE2_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE1_BMSK                                           0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE1_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE0_BMSK                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BAND_TX_BAND_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ADDR(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_PHYS(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_OFFS                                               (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_SLEW_CNTL_RATE1_BMSK                                     0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_SLEW_CNTL_RATE1_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_SLEW_CNTL_RATE0_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL0_SLEW_CNTL_RATE0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ADDR(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_PHYS(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_OFFS                                               (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_SLEW_CNTL_RATE3_BMSK                                     0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_SLEW_CNTL_RATE3_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_SLEW_CNTL_RATE2_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_SLEW_CNTL1_SLEW_CNTL_RATE2_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ADDR(x)                                      ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_PHYS(x)                                      ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_OFFS                                         (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_POR                                          0x000000f3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE3_BMSK                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE3_SHFT                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE2_BMSK                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE2_SHFT                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE1_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE1_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE0_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_20B_10B_RATE0_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE3_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE3_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE2_BMSK                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE2_SHFT                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE1_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE1_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE0_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_INTERFACE_SELECT_SEL_10B_8B_RATE0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ADDR(x)                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_PHYS(x)                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_OFFS                                            (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_RSVD_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DIG_BKUP_CTRL_RSVD_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_ADDR(x)                                            ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_PHYS(x)                                            ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_OFFS                                               (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_ADDR(x)                                            ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_PHYS(x)                                            ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_OFFS                                               (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_ADDR(x)                                            ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_PHYS(x)                                            ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_OFFS                                               (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_ADDR(x)                                            ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_PHYS(x)                                            ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_OFFS                                               (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_ADDR(x)                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_PHYS(x)                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_OFFS                                           (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_TX_BKUP_READ_BUS_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_TXB_TX_BKUP_RO_BUS_TX_BKUP_READ_BUS_SHFT                                   0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX_REG_BASE                                   (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000bc00)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX_REG_BASE_SIZE                              0x3ec
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX_REG_BASE_USED                              0x3e8
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX_REG_BASE_PHYS                              (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000bc00)
#define AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_USB43DP_QSERDES_RXB_USB4_USB3_DP_QMP_RX_REG_BASE_OFFS                              0x0000bc00

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_PHYS(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_OFFS                                              (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_POR                                               0x0000000b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_UCDR_FASTLOCK_FO_GAIN_RATE0_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE0_UCDR_FASTLOCK_FO_GAIN_RATE0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_POR                                               0x0000000b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_UCDR_FASTLOCK_FO_GAIN_RATE1_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE1_UCDR_FASTLOCK_FO_GAIN_RATE1_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_PHYS(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_OFFS                                              (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_POR                                               0x0000002f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_UCDR_FASTLOCK_FO_GAIN_RATE2_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE2_UCDR_FASTLOCK_FO_GAIN_RATE2_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_PHYS(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_OFFS                                              (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_POR                                               0x0000002f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_UCDR_FASTLOCK_FO_GAIN_RATE3_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN_RATE3_UCDR_FASTLOCK_FO_GAIN_RATE3_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x)                                           ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_PHYS(x)                                           ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_OFFS                                              (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_UCDR_FASTLOCK_SO_GAIN_RATE0_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE0_UCDR_FASTLOCK_SO_GAIN_RATE0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x)                                           ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_PHYS(x)                                           ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_OFFS                                              (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_UCDR_FASTLOCK_SO_GAIN_RATE1_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE1_UCDR_FASTLOCK_SO_GAIN_RATE1_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x)                                           ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_PHYS(x)                                           ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_OFFS                                              (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_UCDR_FASTLOCK_SO_GAIN_RATE2_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE2_UCDR_FASTLOCK_SO_GAIN_RATE2_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x)                                           ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_PHYS(x)                                           ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_OFFS                                              (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_RMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_POR                                               0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_UCDR_FASTLOCK_SO_GAIN_RATE3_BMSK                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_SO_GAIN_RATE3_UCDR_FASTLOCK_SO_GAIN_RATE3_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ADDR(x)                                                    ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_PHYS(x)                                                    ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_OFFS                                                       (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_RMSK                                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_POR                                                        0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_UCDR_SO_SATURATION_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_SATURATION_UCDR_SO_SATURATION_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ADDR(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_PHYS(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_OFFS                                                      (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_TO_SO_DELAY_UCDR_FO_TO_SO_DELAY_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x)                                         ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_PHYS(x)                                         ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_OFFS                                            (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_UCDR_FASTLOCK_COUNTER_LOW_RATE0_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE0_UCDR_FASTLOCK_COUNTER_LOW_RATE0_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x)                                        ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_PHYS(x)                                        ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OFFS                                           (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_UCDR_FASTLOCK_COUNTER_HIGH_RATE0_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE0_UCDR_FASTLOCK_COUNTER_HIGH_RATE0_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x)                                         ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_PHYS(x)                                         ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_OFFS                                            (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_UCDR_FASTLOCK_COUNTER_LOW_RATE1_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE1_UCDR_FASTLOCK_COUNTER_LOW_RATE1_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x)                                        ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_PHYS(x)                                        ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OFFS                                           (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_UCDR_FASTLOCK_COUNTER_HIGH_RATE1_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE1_UCDR_FASTLOCK_COUNTER_HIGH_RATE1_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_PHYS(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_OFFS                                            (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_UCDR_FASTLOCK_COUNTER_LOW_RATE2_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE2_UCDR_FASTLOCK_COUNTER_LOW_RATE2_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x)                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_PHYS(x)                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OFFS                                           (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_POR                                            0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_UCDR_FASTLOCK_COUNTER_HIGH_RATE2_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE2_UCDR_FASTLOCK_COUNTER_HIGH_RATE2_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_PHYS(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_OFFS                                            (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_UCDR_FASTLOCK_COUNTER_LOW_RATE3_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_LOW_RATE3_UCDR_FASTLOCK_COUNTER_LOW_RATE3_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x)                                        ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_PHYS(x)                                        ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OFFS                                           (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_POR                                            0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_UCDR_FASTLOCK_COUNTER_HIGH_RATE3_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FASTLOCK_COUNT_HIGH_RATE3_UCDR_FASTLOCK_COUNTER_HIGH_RATE3_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ADDR(x)                                                         ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_PHYS(x)                                                         ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_OFFS                                                            (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_POR                                                             0x00000090
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE3_BMSK                                              0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE3_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE2_BMSK                                              0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE2_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE1_BMSK                                               0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE1_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE0_BMSK                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL1_CDRCLK_DIVSEL_RATE0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ADDR(x)                                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_PHYS(x)                                                         ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_OFFS                                                            (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_POR                                                             0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE3_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE3_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE2_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE2_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE1_BMSK                                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE1_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE0_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SIGDEL_SB2_RATE0_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE3_BMSK                                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE3_SHFT                                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE2_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE2_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE1_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE1_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE0_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CTRL2_CDR_SB2_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ADDR(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_PHYS(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_OFFS                                                   (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_DIV6PD_THRESH1_RATE0_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE0_DIV6PD_THRESH1_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ADDR(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_PHYS(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_OFFS                                                   (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_DIV6PD_THRESH1_RATE1_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE1_DIV6PD_THRESH1_RATE1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ADDR(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_PHYS(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_OFFS                                                   (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_DIV6PD_THRESH1_RATE2_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE2_DIV6PD_THRESH1_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ADDR(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_PHYS(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_OFFS                                                   (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_DIV6PD_THRESH1_RATE3_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH1_RATE3_DIV6PD_THRESH1_RATE3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ADDR(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_PHYS(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_OFFS                                                   (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_DIV6PD_THRESH2_RATE0_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE0_DIV6PD_THRESH2_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ADDR(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_PHYS(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_OFFS                                                   (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_DIV6PD_THRESH2_RATE1_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE1_DIV6PD_THRESH2_RATE1_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ADDR(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_PHYS(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_OFFS                                                   (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_DIV6PD_THRESH2_RATE2_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE2_DIV6PD_THRESH2_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_POR                                                    0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_DIV6PD_THRESH2_RATE3_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_THRESH2_RATE3_DIV6PD_THRESH2_RATE3_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ADDR(x)                                                  ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_PHYS(x)                                                  ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_OFFS                                                     (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_DIV6PD_GAIN1_RATE0_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE0_DIV6PD_GAIN1_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ADDR(x)                                                  ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_PHYS(x)                                                  ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_OFFS                                                     (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_DIV6PD_GAIN1_RATE1_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE1_DIV6PD_GAIN1_RATE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ADDR(x)                                                  ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_PHYS(x)                                                  ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_OFFS                                                     (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_DIV6PD_GAIN1_RATE2_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE2_DIV6PD_GAIN1_RATE2_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ADDR(x)                                                  ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_PHYS(x)                                                  ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_OFFS                                                     (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_POR                                                      0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_DIV6PD_GAIN1_RATE3_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN1_RATE3_DIV6PD_GAIN1_RATE3_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ADDR(x)                                                  ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_PHYS(x)                                                  ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_OFFS                                                     (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_DIV6PD_GAIN2_RATE0_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE0_DIV6PD_GAIN2_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ADDR(x)                                                  ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_PHYS(x)                                                  ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_OFFS                                                     (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_DIV6PD_GAIN2_RATE1_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE1_DIV6PD_GAIN2_RATE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ADDR(x)                                                  ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_PHYS(x)                                                  ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_OFFS                                                     (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_POR                                                      0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_DIV6PD_GAIN2_RATE2_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE2_DIV6PD_GAIN2_RATE2_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ADDR(x)                                                  ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_PHYS(x)                                                  ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_OFFS                                                     (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_POR                                                      0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_DIV6PD_GAIN2_RATE3_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SB2_GAIN2_RATE3_DIV6PD_GAIN2_RATE3_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ADDR(x)                                                       ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_PHYS(x)                                                       ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_OFFS                                                          (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE3_BMSK                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE3_SHFT                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE2_BMSK                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE2_SHFT                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE1_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE1_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE0_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_RXCLK_DIV2_SEL_RATE0_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE3_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE3_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE2_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE2_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE1_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE1_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE0_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RXCLK_DIV2_CTRL_SVS_MODE_RATE0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ADDR(x)                                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_PHYS(x)                                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_OFFS                                                                  (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_POR                                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE3_BMSK                                                          0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE3_SHFT                                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE2_BMSK                                                          0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE2_SHFT                                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE1_BMSK                                                           0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE1_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE0_BMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BAND_RX_BAND_RATE0_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ADDR(x)                                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_PHYS(x)                                                            ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_OFFS                                                               (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE3_BMSK                                                    0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE3_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE2_BMSK                                                    0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE2_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE1_BMSK                                                     0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE1_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE0_BMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_BW_RX_TERM_BW_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ADDR(x)                                                    ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_PHYS(x)                                                    ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_OFFS                                                       (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_UCDR_FO_GAIN_RATE0_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE0_UCDR_FO_GAIN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ADDR(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_PHYS(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_OFFS                                                       (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_UCDR_FO_GAIN_RATE1_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE1_UCDR_FO_GAIN_RATE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ADDR(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_PHYS(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_OFFS                                                       (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_UCDR_FO_GAIN_RATE2_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE2_UCDR_FO_GAIN_RATE2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ADDR(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_PHYS(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_OFFS                                                       (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_POR                                                        0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_UCDR_FO_GAIN_RATE3_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_FO_GAIN_RATE3_UCDR_FO_GAIN_RATE3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ADDR(x)                                                    ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_PHYS(x)                                                    ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_OFFS                                                       (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_UCDR_SO_GAIN_RATE0_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE0_UCDR_SO_GAIN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ADDR(x)                                                    ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_PHYS(x)                                                    ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_OFFS                                                       (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_UCDR_SO_GAIN_RATE1_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE1_UCDR_SO_GAIN_RATE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ADDR(x)                                                    ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_PHYS(x)                                                    ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_OFFS                                                       (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_UCDR_SO_GAIN_RATE2_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE2_UCDR_SO_GAIN_RATE2_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ADDR(x)                                                    ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_PHYS(x)                                                    ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_OFFS                                                       (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_POR                                                        0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_UCDR_SO_GAIN_RATE3_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_GAIN_RATE3_UCDR_SO_GAIN_RATE3_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ADDR(x)                                                      ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PHYS(x)                                                      ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_OFFS                                                         (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_POR                                                          0x00000017
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_MUX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_MUX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_FLIP_BMSK                                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PI_QUAD_DIR_FLIP_SHFT                                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_SB2_EN_BMSK                                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_SB2_EN_SHFT                                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PD_MODE_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_PD_MODE_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_ENABLE_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_ENABLE_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_BLOCK_STEP_BY_TWO_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_BLOCK_STEP_BY_TWO_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_FASTLOCK_ENABLE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PI_CONTROLS_UCDR_FASTLOCK_ENABLE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x)                                           ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PHYS(x)                                           ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_OFFS                                              (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE3_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE3_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE2_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE2_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE1_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE1_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE0_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_PD_DATA_FILTER_ENABLES_PD_DATA_FILTER_EN_RATE0_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x)                                         ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_PHYS(x)                                         ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OFFS                                            (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_SO_ACC_DEFAULT_VAL_RATE0_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE0_SO_ACC_DEFAULT_VAL_RATE0_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x)                                         ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_PHYS(x)                                         ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OFFS                                            (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_SO_ACC_DEFAULT_VAL_RATE1_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE1_SO_ACC_DEFAULT_VAL_RATE1_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x)                                         ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_PHYS(x)                                         ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OFFS                                            (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_SO_ACC_DEFAULT_VAL_RATE2_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE2_SO_ACC_DEFAULT_VAL_RATE2_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x)                                         ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_PHYS(x)                                         ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OFFS                                            (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_POR                                             0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_SO_ACC_DEFAULT_VAL_RATE3_BMSK                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_UCDR_SO_ACC_DEFAULT_VAL_RATE3_SO_ACC_DEFAULT_VAL_RATE3_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ADDR(x)                                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_PHYS(x)                                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_OFFS                                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUXDATA_THRESH_FORCE_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUXDATA_THRESH_FORCE_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUX_OFFSET_MUX_BMSK                                                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUX_OFFSET_MUX_SHFT                                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUX_OFFSET_BMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUX_CONTROL_AUX_OFFSET_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ADDR(x)                                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_PHYS(x)                                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_OFFS                                                               (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_AUXDATA_TB_MUX_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_AUXDATA_TB_MUX_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_AUXDATA_TB_BMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AUXDATA_TB_AUXDATA_TB_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ADDR(x)                                                      ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_PHYS(x)                                                      ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_OFFS                                                         (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_EN_BMSK                                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_EN_SHFT                                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_EN_MUX_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_EN_MUX_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXCLK_EN_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXCLK_EN_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXCLK_EN_MUX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXCLK_EN_MUX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IACOMPARE_CLEAR_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IACOMPARE_CLEAR_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IACOMPARE_ENABLE_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_IACOMPARE_ENABLE_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_SEL_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_AUXDATA_SEL_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_RCLK_SEL_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RCLK_AUXDATA_SEL_RCLK_SEL_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ADDR(x)                                                              ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_PHYS(x)                                                              ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_OFFS                                                                 (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_POR                                                                  0x00000021
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ATTR                                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_VTH_DIR_MUX_BMSK                                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_VTH_DIR_MUX_SHFT                                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_VTH_DIR_BMSK                                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_VTH_DIR_SHFT                                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_DTAP1_EB_BMSK                                                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_DTAP1_EB_SHFT                                                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_DTAP1_E_BMSK                                                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_DTAP1_E_SHFT                                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_EOM_MODE_BMSK                                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_CTRL_EOM_MODE_SHFT                                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ADDR(x)                                                        ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_PHYS(x)                                                        ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_OFFS                                                           (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_AC_JTAG_EN_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_ENABLE_AC_JTAG_EN_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ADDR(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_PHYS(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_OFFS                                                            (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_RMSK                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_AC_JTAG_INITP_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_AC_JTAG_INITP_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_AC_JTAG_INITP_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITP_AC_JTAG_INITP_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ADDR(x)                                                         ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_PHYS(x)                                                         ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_OFFS                                                            (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_RMSK                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_AC_JTAG_INITN_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_AC_JTAG_INITN_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_AC_JTAG_INITN_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_INITN_AC_JTAG_INITN_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ADDR(x)                                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_PHYS(x)                                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_OFFS                                                              (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_RMSK                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_AC_JTAG_LVL_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_LVL_AC_JTAG_LVL_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ADDR(x)                                                          ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_PHYS(x)                                                          ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_OFFS                                                             (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_AC_JTAG_MODE_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_MODE_AC_JTAG_MODE_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ADDR(x)                                                         ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_PHYS(x)                                                         ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_OFFS                                                            (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_RMSK                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_AC_JTAG_RESET_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_RESET_AC_JTAG_RESET_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ADDR(x)                                                         ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_PHYS(x)                                                         ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_OFFS                                                            (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_POR                                                             0x00000015
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_POL_INV_BMSK                                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_POL_INV_SHFT                                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_Q_EN_MUX_BMSK                                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_Q_EN_MUX_SHFT                                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_Q_EN_BMSK                                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_Q_EN_SHFT                                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_I_EN_MUX_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_I_EN_MUX_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_I_EN_BMSK                                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RX_I_EN_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RCVR_EN_MUX_BMSK                                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RCVR_EN_MUX_SHFT                                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RCVR_EN_BMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_RCVR_IQ_EN_RCVR_EN_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ADDR(x)                                                         ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_PHYS(x)                                                         ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_OFFS                                                            (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RMSK                                                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_POR                                                             0x0000000e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE3_BMSK                                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE3_SHFT                                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE2_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE2_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE1_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE1_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE0_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_Q_EN_RATES_RX_Q_EN_RATE0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ADDR(x)                                                 ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_PHYS(x)                                                 ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_OFFS                                                    (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_IDAC_I0_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0_DC_OFFSETS_IDAC_I0_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x)                                              ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_PHYS(x)                                              ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_OFFS                                                 (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_IDAC_I0B_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I0BAR_DC_OFFSETS_IDAC_I0B_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ADDR(x)                                                 ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_PHYS(x)                                                 ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_OFFS                                                    (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_IDAC_I1_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1_DC_OFFSETS_IDAC_I1_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x)                                              ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_PHYS(x)                                              ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_OFFS                                                 (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_IDAC_I1B_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_I1BAR_DC_OFFSETS_IDAC_I1B_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ADDR(x)                                                  ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_PHYS(x)                                                  ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_OFFS                                                     (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_IDAC_Q_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_Q_DC_OFFSETS_IDAC_Q_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x)                                               ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_PHYS(x)                                               ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_OFFS                                                  (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_IDAC_QB_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_QBAR_DC_OFFSETS_IDAC_QB_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ADDR(x)                                                  ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_PHYS(x)                                                  ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_OFFS                                                     (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_IDAC_A_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_A_DC_OFFSETS_IDAC_A_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_PHYS(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_OFFS                                                  (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_IDAC_AB_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ABAR_DC_OFFSETS_IDAC_AB_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ADDR(x)                                                            ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_PHYS(x)                                                            ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_OFFS                                                               (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_RMSK                                                                     0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_MUX_AROUND_DEMET_BMSK                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_MUX_AROUND_DEMET_SHFT                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_MUX_BMSK                                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_MUX_SHFT                                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_BYPASS_BMSK                                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_BYPASS_SHFT                                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_EN_MUX_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_EN_MUX_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_EN_BMSK                                                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_IDAC_CAL_EN_SHFT                                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_DATA_SLICER_CAL_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_DATA_SLICER_CAL_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_DATA_SLICER_CAL_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_EN_DATA_SLICER_CAL_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ADDR(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_PHYS(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_OFFS                                                          (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_POR                                                           0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_IDAC_ENABLE_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_ENABLES_IDAC_ENABLE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ADDR(x)                                                          ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_PHYS(x)                                                          ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_OFFS                                                             (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_IDAC_SIGN_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_SIGN_IDAC_SIGN_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x)                                             ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_PHYS(x)                                             ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_OFFS                                                (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_MUX_BMSK                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_MUX_SHFT                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_BMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CODE_OVERRIDE_SUM_VCMOUT_CAL_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ADDR(x)                                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_PHYS(x)                                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_OFFS                                                        (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_RMSK                                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_FORCE_DONE_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_FORCE_DONE_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_SETTLE_TIME_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_SETTLE_TIME_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_POL_FLIP_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_POL_FLIP_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL1_IVCM_CAL_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ADDR(x)                                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_PHYS(x)                                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_OFFS                                                        (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_EN_SA_VOS_BMSK                                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_EN_SA_VOS_SHFT                                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_MUX_BMSK                                            0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_MUX_SHFT                                               6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_BMSK                                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_1_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_MUX_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_MUX_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SAOFFSET_EN_0_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SUM_CAL_REF_SEL_BMSK                                               0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_CAL_CTRL2_SUM_CAL_REF_SEL_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ADDR(x)                                                ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_PHYS(x)                                                ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_OFFS                                                   (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_RMSK                                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_IVCM_CAL_POSTCAL_OFFSET_BMSK                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IVCM_POSTCAL_OFFSET_IVCM_CAL_POSTCAL_OFFSET_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ADDR(x)                                                ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_PHYS(x)                                                ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_OFFS                                                   (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE3_BMSK                                      0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE3_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE2_BMSK                                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE2_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE1_BMSK                                       0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE1_SHFT                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE0_BMSK                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SUMMER_CAL_SPD_MODE_SPD_MODE_BIN_RATE0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ADDR(x)                                                      ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_PHYS(x)                                                      ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_OFFS                                                         (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RMSK                                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_POR                                                          0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_PAR_RATE_MUX_BMSK                                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_PAR_RATE_MUX_SHFT                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_PAR_RATE_BMSK                                                    0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_PAR_RATE_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_HIGHZ_MUX_BMSK                                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_HIGHZ_MUX_SHFT                                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_HIGHZ_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_HIGHZ_PARRATE_RX_HIGHZ_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x)                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_PHYS(x)                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OFFS                                       (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RMSK                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_POR                                        0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_MUX_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_MUX_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_BMSK                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_AC_COUPLE_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_MUX_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_MUX_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_COUPLE_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_MUX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_MUX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET_RX_DC_OFFSET_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ADDR(x)                                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_PHYS(x)                                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_OFFS                                                                    (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_POR                                                                     0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_TAP1CODE_MAN_VAL_BMSK                                                         0xf8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_TAP1CODE_MAN_VAL_SHFT                                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_KTAP1_BMSK                                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_1_KTAP1_SHFT                                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ADDR(x)                                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_PHYS(x)                                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_OFFS                                                                    (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_POR                                                                     0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_TAP2CODE_MAN_VAL_BMSK                                                         0xf8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_TAP2CODE_MAN_VAL_SHFT                                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_KTAP2_BMSK                                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_2_KTAP2_SHFT                                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ADDR(x)                                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_PHYS(x)                                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_OFFS                                                                    (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_POR                                                                     0x00000088
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_MODE_BMSK                                                             0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_MODE_SHFT                                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_EN_BMSK                                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_EN_SHFT                                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_FLIP_SIGN_BMSK                                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP2ADP_FLIP_SIGN_SHFT                                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_MODE_BMSK                                                              0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_MODE_SHFT                                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_EN_BMSK                                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_EN_SHFT                                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_FLIP_SIGN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_3_TAP1ADP_FLIP_SIGN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ADDR(x)                                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_PHYS(x)                                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_OFFS                                                                    (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_RMSK                                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_POR                                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_POR_RMSK                                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ATTR                                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_FORCE_EN_MUX_BMSK                                                     0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_FORCE_EN_MUX_SHFT                                                        7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_FORCE_EN_BMSK                                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_FORCE_EN_SHFT                                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_FORCE_EN_MUX_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_FORCE_EN_MUX_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_FORCE_EN_BMSK                                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_FORCE_EN_SHFT                                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_BYP_EN_MUX_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_BYP_EN_MUX_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_EN_MUX_BMSK                                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP2ADP_EN_MUX_SHFT                                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_BYP_EN_MUX_BMSK                                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_BYP_EN_MUX_SHFT                                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_EN_MUX_BMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_4_TAP1ADP_EN_MUX_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ADDR(x)                                                         ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_PHYS(x)                                                         ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_OFFS                                                            (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_CTRL_TAP3ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_OFFS                                                     (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_TAP3CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_TAP3CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_KTAP3_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_MANVAL_KTAP_KTAP3_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ADDR(x)                                                         ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_PHYS(x)                                                         ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_OFFS                                                            (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_CTRL_TAP4ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_OFFS                                                     (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_TAP4CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_TAP4CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_KTAP4_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_MANVAL_KTAP_KTAP4_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ADDR(x)                                                         ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_PHYS(x)                                                         ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_OFFS                                                            (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_POR                                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FORCE_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_BYP_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_BYP_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_EN_MUX_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_EN_MUX_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_EN_BMSK                                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_EN_SHFT                                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FLIP_SIGN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_FLIP_SIGN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_MODE_BMSK                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_CTRL_TAP5ADP_MODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ADDR(x)                                                  ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_PHYS(x)                                                  ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_OFFS                                                     (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_POR                                                      0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_TAP5CODE_MAN_VAL_BMSK                                          0x78
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_TAP5CODE_MAN_VAL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_KTAP5_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_MANVAL_KTAP_KTAP5_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ADDR(x)                                                          ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_PHYS(x)                                                          ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_OFFS                                                             (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_RMSK                                                                    0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_PRE_CODE_DEP_DISABLE_BMSK                                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_PRE_CODE_DEP_DISABLE_SHFT                                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_POSTCODE_DEP_DISABLE_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_POSTCODE_DEP_DISABLE_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_TX_ADPT_EN_MUX_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_TX_ADPT_EN_MUX_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_TX_ADPT_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADPT_CTRL_TX_ADPT_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ADDR(x)                                                       ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_PHYS(x)                                                       ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_OFFS                                                          (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_POR                                                           0x0000000c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE3_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE3_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE2_BMSK                                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE2_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE1_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE1_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE0_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP2_DAC_EN_RATE0_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE3_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE3_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE2_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE2_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE1_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE1_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE0_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE1_DFE_TAP1_DAC_EN_RATE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ADDR(x)                                                       ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_PHYS(x)                                                       ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_OFFS                                                          (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_RMSK                                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE3_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE3_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE2_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE2_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE1_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE1_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE0_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_DAC_ENABLE2_DFE_TAP345_DAC_EN_RATE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ADDR(x)                                                  ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_PHYS(x)                                                  ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_OFFS                                                     (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_RMSK                                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_POR                                                      0x0000003e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_PRE_THRESH1_BMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH1_PRE_THRESH1_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ADDR(x)                                                  ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_PHYS(x)                                                  ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_OFFS                                                     (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_RMSK                                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_POR                                                      0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_PRE_THRESH2_BMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_PRE_THRESH2_PRE_THRESH2_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ADDR(x)                                                 ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_PHYS(x)                                                 ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_OFFS                                                    (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_POST_THRESH1_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH1_POST_THRESH1_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ADDR(x)                                                 ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_PHYS(x)                                                 ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_OFFS                                                    (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_POST_THRESH2_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_POST_THRESH2_POST_THRESH2_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ADDR(x)                                                 ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_PHYS(x)                                                 ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_OFFS                                                    (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_MAIN_THRESH1_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH1_MAIN_THRESH1_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ADDR(x)                                                 ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_PHYS(x)                                                 ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_OFFS                                                    (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_POR                                                     0x0000001d
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_MAIN_THRESH2_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_TX_ADAPT_MAIN_THRESH2_MAIN_THRESH2_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ADDR(x)                                                        ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_PHYS(x)                                                        ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_OFFS                                                           (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_POR                                                            0x00000044
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGA_UNROLL_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGA_UNROLL_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_MODE_BMSK                                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_MODE_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_EN_BMSK                                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_EN_SHFT                                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_FLIP_SIGN_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_VGAADP_FLIP_SIGN_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_KVGA_BMSK                                                             0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL1_KVGA_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ADDR(x)                                                        ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_PHYS(x)                                                        ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_OFFS                                                           (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_RMSK                                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_MUX_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_MUX_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_FORCE_EN_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_BYP_EN_MUX_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_BYP_EN_MUX_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_EN_MUX_BMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_CNTRL2_VGAADP_EN_MUX_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ADDR(x)                                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_PHYS(x)                                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_OFFS                                                          (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_RMSK                                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_POR                                                           0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_VGACODE_MAN_VAL_BMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_CAL_MAN_VAL_VGACODE_MAN_VAL_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ADDR(x)                                                    ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_PHYS(x)                                                    ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_OFFS                                                       (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_POR                                                        0x00000044
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTH_UNROLL_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTH_UNROLL_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_MODE_BMSK                                                 0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_MODE_SHFT                                                    5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_EN_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_EN_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_FLIP_SIGN_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_VTHADP_FLIP_SIGN_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_KVTH_BMSK                                                         0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL1_KVTH_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ADDR(x)                                                    ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_PHYS(x)                                                    ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_OFFS                                                       (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_POR                                                        0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTH_SETTLE_TIME_BMSK                                             0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTH_SETTLE_TIME_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_MUX_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_MUX_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_FORCE_EN_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_BYP_EN_MUX_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_BYP_EN_MUX_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_EN_MUX_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_CNTRL2_VTHADP_EN_MUX_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_PHYS(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_OFFS                                                (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_VTHCODE_MAN_VAL_RATE0_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE0_VTHCODE_MAN_VAL_RATE0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_PHYS(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_OFFS                                                (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_VTHCODE_MAN_VAL_RATE1_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE1_VTHCODE_MAN_VAL_RATE1_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_PHYS(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_OFFS                                                (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_VTHCODE_MAN_VAL_RATE2_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE2_VTHCODE_MAN_VAL_RATE2_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x)                                             ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_PHYS(x)                                             ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_OFFS                                                (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_VTHCODE_MAN_VAL_RATE3_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_CAL_MAN_VAL_RATE3_VTHCODE_MAN_VAL_RATE3_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ADDR(x)                                                                ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_PHYS(x)                                                                ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_OFFS                                                                   (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_RMSK                                                                         0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ATTR                                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_TRAN_RCVR_GMCAL_RES_BMSK                                                     0x1e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_TRAN_RCVR_GMCAL_RES_SHFT                                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_TRAN_RX_GMCAL_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_GM_CAL_TRAN_RX_GMCAL_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ADDR(x)                                                     ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_PHYS(x)                                                     ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_OFFS                                                        (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_RX_VGA_GAIN2_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK1_RX_VGA_GAIN2_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ADDR(x)                                                     ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_PHYS(x)                                                     ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_OFFS                                                        (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_RX_VGA_GAIN2_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_VGA_GAIN2_BLK2_RX_VGA_GAIN2_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ADDR(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_PHYS(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_OFFS                                                    (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_OFFSETADP_MODE_MUX_BMSK                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_OFFSETADP_MODE_MUX_SHFT                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_MUX_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_MUX_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_BMSK                                                 0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQADP_EN_SHFT                                                    5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_VGA_GAIN2_MUX_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_VGA_GAIN2_MUX_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQDEGCAP_BMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2_EQDEGCAP_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ADDR(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_PHYS(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_OFFS                                                    (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_POR                                                     0x0000004a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_KEQ_BMSK                                                      0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_KEQ_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_FLIP_SIGN_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_FLIP_SIGN_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_BYPASS_OFF_BMSK                                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_BYPASS_OFF_SHFT                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_MODE_BMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3_EQADP_MODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ADDR(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_PHYS(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_OFFS                                                    (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_POR                                                     0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_MUX_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_MUX_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_BMSK                                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQ_FORCE_EN_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQCODE_MAN_VAL_BMSK                                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4_EQCODE_MAN_VAL_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ADDR(x)                                                   ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_PHYS(x)                                                   ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_OFFS                                                      (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_POR                                                       0x00000032
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_TSETTLE_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_IDAC_TSETTLE_LOW_TSETTLE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ADDR(x)                                                      ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_PHYS(x)                                                      ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_OFFS                                                         (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_RX_EQ_OFFSET_LSB_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_LSB_RX_EQ_OFFSET_LSB_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ADDR(x)                                                      ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_PHYS(x)                                                      ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_OFFS                                                         (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_RX_EQ_OFFSET_MSB_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_MSB_RX_EQ_OFFSET_MSB_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x)                                           ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_PHYS(x)                                           ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFS                                              (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_POR                                               0x00000074
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RX_EQ_OFFSET_MUX_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_RX_EQ_OFFSET_MUX_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_KOFFSET_BMSK                                            0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_KOFFSET_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_FLIP_SIGN_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_FLIP_SIGN_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_MODE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_MODE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_MUX_BMSK                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_MUX_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1_OFFSETADP_EN_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x)                                              ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_PHYS(x)                                              ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_OFFS                                                 (0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_RMSK                                                       0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_OFFSETCODE_MAN_VAL_BMSK                                    0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2_OFFSETCODE_MAN_VAL_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ADDR(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_PHYS(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_OFFS                                                           (0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_POR                                                            0x0000001c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_CORE_RX_SIGDET_MUX_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_CORE_RX_SIGDET_MUX_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_CORE_RX_SIGDET_BMSK                                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_CORE_RX_SIGDET_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_FLT_BYP_BMSK                                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_FLT_BYP_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_LP_EN_MUX_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_LP_EN_MUX_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_LP_EN_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_LP_EN_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_EN_MUX_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_EN_MUX_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_EN_BMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_ENABLES_SIGDET_EN_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ADDR(x)                                                          ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_PHYS(x)                                                          ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_OFFS                                                             (0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_POR                                                              0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_SIGDET_CAP_CTRL_BMSK                                                   0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_SIGDET_CAP_CTRL_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_SIGDET_BW_CTRL_BMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_CNTRL_SIGDET_BW_CTRL_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ADDR(x)                                                            ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_PHYS(x)                                                            ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_OFFS                                                               (0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_RMSK                                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_POR                                                                0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_UFS_MODE_BMSK                                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_UFS_MODE_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_LVL_MUX_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_LVL_MUX_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_LVL_BMSK                                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_LVL_SIGDET_LVL_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ADDR(x)                                                 ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_PHYS(x)                                                 ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_OFFS                                                    (0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_POR                                                     0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_BMSK                                     0x1e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_CTRL_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL_SIGDET_DEGLITCH_BYP_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ADDR(x)                                                      ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_PHYS(x)                                                      ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_OFFS                                                         (0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_RMSK                                                                0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_DN_BMSK                                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_DN_SHFT                                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_UP_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_UP_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_FREEZE_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_FREEZE_UP_DN_CDR_FREEZE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ADDR(x)                                                    ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_PHYS(x)                                                    ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_OFFS                                                       (0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_DFE_RESET_MUX_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_DFE_RESET_MUX_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_DFE_RESET_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_DFE_RESET_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_CDR_RESET_OVERRIDE_CDR_RESET_OVERRIDE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ADDR(x)                                                     ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_PHYS(x)                                                     ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_OFFS                                                        (0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_RMSK                                                              0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_RX_CLOCK_EDGE_BMSK                                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_RX_CLOCK_EDGE_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_LANE_RATE_MUX_BMSK                                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_LANE_RATE_MUX_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_LANE_RATE_BMSK                                                     0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_LANE_RATE_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_IDATA_MARKER_FLIP_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_IDATA_MARKER_FLIP_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_QUARTER_RATE_EDGE_ON_FIVE_ONE_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_INTERFACE_MODE_QUARTER_RATE_EDGE_ON_FIVE_ONE_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ADDR(x)                                                       ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_PHYS(x)                                                       ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_OFFS                                                          (0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_JITTERGENMODE_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_JITTER_GEN_MODE_JITTERGENMODE_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ADDR(x)                                                               ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_PHYS(x)                                                               ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_OFFS                                                                  (0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_SJ_AMPLITUDE1_BMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP1_SJ_AMPLITUDE1_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ADDR(x)                                                               ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_PHYS(x)                                                               ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_OFFS                                                                  (0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_SJ_AMPLITUDE2_BMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_AMP2_SJ_AMPLITUDE2_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ADDR(x)                                                               ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_PHYS(x)                                                               ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_OFFS                                                                  (0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_SJ_PERIOD1_BMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER1_SJ_PERIOD1_SHFT                                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ADDR(x)                                                               ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_PHYS(x)                                                               ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_OFFS                                                                  (0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_RMSK                                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ATTR                                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_SJ_PERIOD2_BMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SJ_PER2_SJ_PERIOD2_SHFT                                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ADDR(x)                                                           ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_PHYS(x)                                                           ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_OFFS                                                              (0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_PPMOFFSET1_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET1_PPMOFFSET1_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ADDR(x)                                                           ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_PHYS(x)                                                           ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_OFFS                                                              (0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_RMSK                                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ATTR                                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_PPMOFFSET2_BMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PPM_OFFSET2_PPMOFFSET2_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ADDR(x)                                                      ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_PHYS(x)                                                      ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_OFFS                                                         (0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD1_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD1_SIGN_PPM_PERIOD1_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ADDR(x)                                                      ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_PHYS(x)                                                      ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_OFFS                                                         (0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD2_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_SIGN_PPM_PERIOD2_SIGN_PPM_PERIOD2_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ADDR(x)                                                   ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_PHYS(x)                                                   ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_OFFS                                                      (0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_RX_MODE_RATE_0AND1_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B0_RX_MODE_RATE_0AND1_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ADDR(x)                                                   ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_PHYS(x)                                                   ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_OFFS                                                      (0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_RX_MODE_RATE_0AND1_15_8_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B1_RX_MODE_RATE_0AND1_15_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ADDR(x)                                                   ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_PHYS(x)                                                   ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_OFFS                                                      (0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_POR                                                       0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_RX_MODE_RATE_0AND1_23_16_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B2_RX_MODE_RATE_0AND1_23_16_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ADDR(x)                                                   ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_PHYS(x)                                                   ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_OFFS                                                      (0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_RX_MODE_RATE_0AND1_31_24_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B3_RX_MODE_RATE_0AND1_31_24_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ADDR(x)                                                   ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_PHYS(x)                                                   ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_OFFS                                                      (0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_POR                                                       0x000000b1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_RX_MODE_RATE_0AND1_39_32_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B4_RX_MODE_RATE_0AND1_39_32_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ADDR(x)                                                   ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_PHYS(x)                                                   ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_OFFS                                                      (0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_POR                                                       0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_RX_MODE_RATE_0AND1_47_40_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B5_RX_MODE_RATE_0AND1_47_40_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ADDR(x)                                                   ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_PHYS(x)                                                   ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_OFFS                                                      (0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_POR                                                       0x00000024
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_RX_MODE_RATE_0AND1_55_48_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B6_RX_MODE_RATE_0AND1_55_48_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ADDR(x)                                                   ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_PHYS(x)                                                   ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_OFFS                                                      (0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_RX_MODE_RATE_0AND1_63_56_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE_0_1_B7_RX_MODE_RATE_0AND1_63_56_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ADDR(x)                                                      ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_PHYS(x)                                                      ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_OFFS                                                         (0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_POR                                                          0x00000036
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_RX_MODE_RATE2_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B0_RX_MODE_RATE2_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ADDR(x)                                                      ((x) + 0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_PHYS(x)                                                      ((x) + 0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_OFFS                                                         (0x24c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_POR                                                          0x00000036
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_RX_MODE_RATE2_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B1_RX_MODE_RATE2_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ADDR(x)                                                      ((x) + 0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_PHYS(x)                                                      ((x) + 0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_OFFS                                                         (0x250)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_POR                                                          0x000000b6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_RX_MODE_RATE2_23_16_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B2_RX_MODE_RATE2_23_16_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ADDR(x)                                                      ((x) + 0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_PHYS(x)                                                      ((x) + 0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_OFFS                                                         (0x254)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_POR                                                          0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_RX_MODE_RATE2_31_24_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B3_RX_MODE_RATE2_31_24_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ADDR(x)                                                      ((x) + 0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_PHYS(x)                                                      ((x) + 0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_OFFS                                                         (0x258)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_POR                                                          0x0000003c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_RX_MODE_RATE2_39_32_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B4_RX_MODE_RATE2_39_32_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ADDR(x)                                                      ((x) + 0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_PHYS(x)                                                      ((x) + 0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_OFFS                                                         (0x25c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_RX_MODE_RATE2_47_40_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B5_RX_MODE_RATE2_47_40_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ADDR(x)                                                      ((x) + 0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_PHYS(x)                                                      ((x) + 0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_OFFS                                                         (0x260)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_POR                                                          0x00000049
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_RX_MODE_RATE2_55_48_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B6_RX_MODE_RATE2_55_48_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ADDR(x)                                                      ((x) + 0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_PHYS(x)                                                      ((x) + 0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_OFFS                                                         (0x264)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_RX_MODE_RATE2_63_56_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE2_B7_RX_MODE_RATE2_63_56_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ADDR(x)                                                      ((x) + 0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_PHYS(x)                                                      ((x) + 0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_OFFS                                                         (0x268)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_POR                                                          0x0000009e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_RX_MODE_RATE3_7_0_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B0_RX_MODE_RATE3_7_0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ADDR(x)                                                      ((x) + 0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_PHYS(x)                                                      ((x) + 0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_OFFS                                                         (0x26c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_POR                                                          0x0000009e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_RX_MODE_RATE3_15_8_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B1_RX_MODE_RATE3_15_8_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ADDR(x)                                                      ((x) + 0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_PHYS(x)                                                      ((x) + 0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_OFFS                                                         (0x270)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_POR                                                          0x000000b6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_RX_MODE_RATE3_23_16_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B2_RX_MODE_RATE3_23_16_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ADDR(x)                                                      ((x) + 0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_PHYS(x)                                                      ((x) + 0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_OFFS                                                         (0x274)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_POR                                                          0x000000bf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_RX_MODE_RATE3_31_24_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B3_RX_MODE_RATE3_31_24_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ADDR(x)                                                      ((x) + 0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_PHYS(x)                                                      ((x) + 0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_OFFS                                                         (0x278)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_POR                                                          0x00000064
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_RX_MODE_RATE3_39_32_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B4_RX_MODE_RATE3_39_32_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ADDR(x)                                                      ((x) + 0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_PHYS(x)                                                      ((x) + 0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_OFFS                                                         (0x27c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_POR                                                          0x000000bf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_RX_MODE_RATE3_47_40_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B5_RX_MODE_RATE3_47_40_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ADDR(x)                                                      ((x) + 0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_PHYS(x)                                                      ((x) + 0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_OFFS                                                         (0x280)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_POR                                                          0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_RX_MODE_RATE3_55_48_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B6_RX_MODE_RATE3_55_48_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ADDR(x)                                                      ((x) + 0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_PHYS(x)                                                      ((x) + 0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_OFFS                                                         (0x284)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_RX_MODE_RATE3_63_56_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MODE_RATE3_B7_RX_MODE_RATE3_63_56_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ADDR(x)                                                            ((x) + 0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHYS(x)                                                            ((x) + 0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_OFFS                                                               (0x288)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_RMSK                                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_POR                                                                0x000000a0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_ADP_MODE_BMSK                                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_ADP_MODE_SHFT                                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_GAIN_SIGN_BMSK                                                     0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_GAIN_SIGN_SHFT                                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_GAIN_BMSK                                                          0x3c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_GAIN_SHFT                                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_EN_MUX_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_EN_MUX_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_EN_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_CTRL_PHPRE_EN_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ADDR(x)                                                         ((x) + 0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_PHYS(x)                                                         ((x) + 0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_OFFS                                                            (0x28c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_RMSK                                                                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_PHPRE_INITVAL_BMSK                                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PHPRE_INITVAL_PHPRE_INITVAL_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ADDR(x)                                                          ((x) + 0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_PHYS(x)                                                          ((x) + 0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_OFFS                                                             (0x290)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_RMSK                                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_POR                                                              0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_VGA_DFE_EN_TIMER_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_EN_TIMER_VGA_DFE_EN_TIMER_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ADDR(x)                                              ((x) + 0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_PHYS(x)                                              ((x) + 0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_OFFS                                                 (0x294)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_RMSK                                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_CTLE_OFFSET_BMSK                                  0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_CTLE_OFFSET_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_TAP1_OFFSET_BMSK                                   0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_CTLE_POST_CAL_OFFSET_POST_CAL_TAP1_OFFSET_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ADDR(x)                                                             ((x) + 0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_PHYS(x)                                                             ((x) + 0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_OFFS                                                                (0x298)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_POR                                                                 0x0000000c
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ATTR                                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_ANA_EN_MUX_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_ANA_EN_MUX_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_ANA_EN_BMSK                                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_ANA_EN_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_SETTLE_TIME_PI_BMSK                                                   0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_SETTLE_TIME_PI_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_MAG_POL_FLIP_PI_BMSK                                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_MAG_POL_FLIP_PI_SHFT                                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_SIGN_POL_FLIP_PI_BMSK                                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_DCC_SIGN_POL_FLIP_PI_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_EN_MUX_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_EN_MUX_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_EN_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL1_RX_DCC_CAL_EN_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ADDR(x)                                                             ((x) + 0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_PHYS(x)                                                             ((x) + 0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_OFFS                                                                (0x29c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ATTR                                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_CAL_CLK_EN_MUX_BMSK                                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_CAL_CLK_EN_MUX_SHFT                                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_CAL_CLK_EN_BMSK                                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_CAL_CLK_EN_SHFT                                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_DCC_CAL_FORCE_DONE_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_DCC_CAL_FORCE_DONE_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IDCC_PI_CODE_MUX_BMSK                                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IDCC_PI_CODE_MUX_SHFT                                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IDCC_PI_CODE_BMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CTRL2_IDCC_PI_CODE_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ADDR(x)                                                            ((x) + 0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_PHYS(x)                                                            ((x) + 0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_OFFS                                                               (0x2a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_RMSK                                                                     0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_POR                                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_POR_RMSK                                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ATTR                                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_DCC_POSTCAL_OFFSET_PI_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_OFFSET_DCC_POSTCAL_OFFSET_PI_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ADDR(x)                                               ((x) + 0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_PHYS(x)                                               ((x) + 0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_OFFS                                                  (0x2a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_DCC_POSTCAL_OFFSET_CMUX_BMSK                                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_POSTCAL_OFFSET_DCC_POSTCAL_OFFSET_CMUX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ADDR(x)                                                    ((x) + 0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_PHYS(x)                                                    ((x) + 0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_OFFS                                                       (0x2a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_RMSK                                                             0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_POR                                                        0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_PI_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_PI_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_CMUX_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_BYPASS_DCCCAL_CMUX_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_SETTLE_TIME_CMUX_BMSK                                         0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_SETTLE_TIME_CMUX_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_MAG_POL_FLIP_CMUX_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_MAG_POL_FLIP_CMUX_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_SIGN_POL_FLIP_CMUX_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL1_DCC_SIGN_POL_FLIP_CMUX_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ADDR(x)                                                    ((x) + 0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_PHYS(x)                                                    ((x) + 0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_OFFS                                                       (0x2ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_MUX_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_MUX_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CMUX_CAL_CTRL2_IDCC_CMUX_CODE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x)                                                  ((x) + 0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_PHYS(x)                                                  ((x) + 0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_OFFS                                                     (0x2b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ADDR(x)                                                         ((x) + 0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_PHYS(x)                                                         ((x) + 0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_OFFS                                                            (0x2b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_POR                                                             0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_UPDATE_MUX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_UPDATE_MUX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_UPDATE_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_UPDATE_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_EN_MUX_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_EN_MUX_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_EN_BMSK                                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_EN_SHFT                                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_FORCE_DONE_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARG_FORCE_DONE_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARGINING_STEP_WAIT_BMSK                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL1_RX_MARGINING_STEP_WAIT_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ADDR(x)                                                         ((x) + 0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_PHYS(x)                                                         ((x) + 0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_OFFS                                                            (0x2b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_DFE_CLK_SEL_MUX_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_DFE_CLK_SEL_MUX_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_DFE_CLK_SEL_BMSK                                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_DFE_CLK_SEL_SHFT                                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_MUX_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_MUX_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_BMSK                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL2_PCS_Q_PI_CODE_OFFSET_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ADDR(x)                                                         ((x) + 0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_PHYS(x)                                                         ((x) + 0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_OFFS                                                            (0x2bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_IACOMPARE_CLEAR_MUX_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_IACOMPARE_CLEAR_MUX_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_RX_MARG_STATUS_READ_MUX_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_RX_MARG_STATUS_READ_MUX_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_RX_MARG_STATUS_READ_BMSK                                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_RX_MARG_STATUS_READ_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_AUX_CLK_RESET_MUX_BMSK                                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_AUX_CLK_RESET_MUX_SHFT                                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_AUX_CLK_RESET_BMSK                                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_AUX_CLK_RESET_SHFT                                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_PI_OFFSET_UPDATE_MUX_BMSK                                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_PI_OFFSET_UPDATE_MUX_SHFT                                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_PI_OFFSET_UPDATE_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL3_PI_OFFSET_UPDATE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ADDR(x)                                                        ((x) + 0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_PHYS(x)                                                        ((x) + 0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_OFFS                                                           (0x2c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_POR                                                            0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_CLK_EN_MUX_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_CLK_EN_MUX_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_CLK_EN_BMSK                                                  0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_CLK_EN_SHFT                                                     6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_MUX_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_MUX_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_AUX_OFFSET_CODE_UPDATE_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE3_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE3_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE2_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE2_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE1_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE1_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE0_BMSK                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CTRL_4_RX_MARG_BYPASS_RATE0_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ADDR(x)                                                  ((x) + 0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_PHYS(x)                                                  ((x) + 0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_OFFS                                                     (0x2c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE1_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE1_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE0_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_0_1_Q_PI_CODE_OFFSET_RATE0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ADDR(x)                                                  ((x) + 0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_PHYS(x)                                                  ((x) + 0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_OFFS                                                     (0x2c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE3_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE3_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE2_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_CFG_RATE_2_3_Q_PI_CODE_OFFSET_RATE2_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ADDR(x)                                                  ((x) + 0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_PHYS(x)                                                  ((x) + 0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_OFFS                                                     (0x2cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_POR                                                      0x000000f0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE3_BMSK                                 0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE3_SHFT                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE210_BMSK                               0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_HYSTERISIS_VAL_RATE210_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE3_BMSK                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE3_SHFT                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE210_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_Q_PI_OFFSET_SIGN_RATE210_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_MUX_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_MUX_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_BMSK                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL1_DFE_TRACKING_EN_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ADDR(x)                                                  ((x) + 0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_PHYS(x)                                                  ((x) + 0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_OFFS                                                     (0x2d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_COARSE_TUNE_BYPASS_BMSK                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_COARSE_TUNE_BYPASS_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_MUX_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_MUX_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_CORE_Q_PI_OFFSET_DONE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_MUX_BMSK                                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_MUX_SHFT                                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_CTRL2_RX_MARG_RESET_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x)                                        ((x) + 0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_PHYS(x)                                        ((x) + 0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_OFFS                                           (0x2d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_POR                                            0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_Q_PI_UPPER_THRESH1_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE210_Q_PI_UPPER_THRESH1_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x)                                          ((x) + 0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_PHYS(x)                                          ((x) + 0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_OFFS                                             (0x2d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_POR                                              0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_Q_PI_UPPER_THRESH1_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH1_RATE3_Q_PI_UPPER_THRESH1_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x)                                        ((x) + 0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_PHYS(x)                                        ((x) + 0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_OFFS                                           (0x2dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_POR                                            0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_Q_PI_UPPER_THRESH2_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE210_Q_PI_UPPER_THRESH2_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x)                                          ((x) + 0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_PHYS(x)                                          ((x) + 0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_OFFS                                             (0x2e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_POR                                              0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_Q_PI_UPPER_THRESH2_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH2_RATE3_Q_PI_UPPER_THRESH2_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x)                                        ((x) + 0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_PHYS(x)                                        ((x) + 0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_OFFS                                           (0x2e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_POR                                            0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_Q_PI_UPPER_THRESH3_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE210_Q_PI_UPPER_THRESH3_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x)                                          ((x) + 0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_PHYS(x)                                          ((x) + 0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_OFFS                                             (0x2e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_POR                                              0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_Q_PI_UPPER_THRESH3_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH3_RATE3_Q_PI_UPPER_THRESH3_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x)                                        ((x) + 0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_PHYS(x)                                        ((x) + 0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_OFFS                                           (0x2ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_Q_PI_UPPER_THRESH4_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE210_Q_PI_UPPER_THRESH4_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x)                                          ((x) + 0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_PHYS(x)                                          ((x) + 0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_OFFS                                             (0x2f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_POR                                              0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_Q_PI_UPPER_THRESH4_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH4_RATE3_Q_PI_UPPER_THRESH4_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x)                                        ((x) + 0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_PHYS(x)                                        ((x) + 0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_OFFS                                           (0x2f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_Q_PI_UPPER_THRESH5_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE210_Q_PI_UPPER_THRESH5_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x)                                          ((x) + 0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_PHYS(x)                                          ((x) + 0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_OFFS                                             (0x2f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_POR                                              0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_Q_PI_UPPER_THRESH5_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH5_RATE3_Q_PI_UPPER_THRESH5_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x)                                        ((x) + 0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_PHYS(x)                                        ((x) + 0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_OFFS                                           (0x2fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_Q_PI_UPPER_THRESH6_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE210_Q_PI_UPPER_THRESH6_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x)                                          ((x) + 0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_PHYS(x)                                          ((x) + 0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_OFFS                                             (0x300)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_POR                                              0x0000001e
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_Q_PI_UPPER_THRESH6_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH6_RATE3_Q_PI_UPPER_THRESH6_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x)                                        ((x) + 0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_PHYS(x)                                        ((x) + 0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_OFFS                                           (0x304)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_POR                                            0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_Q_PI_UPPER_THRESH7_RATE210_BMSK                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE210_Q_PI_UPPER_THRESH7_RATE210_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x)                                          ((x) + 0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_PHYS(x)                                          ((x) + 0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_OFFS                                             (0x308)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_RMSK                                                   0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_POR                                              0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_Q_PI_UPPER_THRESH7_RATE3_BMSK                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_THRESH7_RATE3_Q_PI_UPPER_THRESH7_RATE3_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x)                                            ((x) + 0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_PHYS(x)                                            ((x) + 0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_OFFS                                               (0x30c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE1_BMSK                           0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE1_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE0_BMSK                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE10_Q_PI_INTRINSIC_BIAS_RATE0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x)                                            ((x) + 0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_PHYS(x)                                            ((x) + 0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_OFFS                                               (0x310)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_POR                                                0x00000009
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE3_BMSK                           0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE3_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE2_BMSK                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_Q_PI_INTRINSIC_BIAS_RATE32_Q_PI_INTRINSIC_BIAS_RATE2_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ADDR(x)                                                 ((x) + 0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_PHYS(x)                                                 ((x) + 0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_OFFS                                                    (0x314)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_RMSK                                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_MARG_THRESH_FROM_PCS_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_MARG_THRESH_FROM_PCS_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_MUX_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_MUX_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CTRL_VERTICAL_RX_MARG_EN_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ADDR(x)                                                 ((x) + 0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_PHYS(x)                                                 ((x) + 0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_OFFS                                                    (0x318)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_VERTICAL_RX_MARG_CODE_BMSK                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_VERTICAL_CODE_VERTICAL_RX_MARG_CODE_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x)                                          ((x) + 0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_PHYS(x)                                          ((x) + 0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_OFFS                                             (0x31c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_POR                                              0x000000db
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_BYP_RES_CODE_THRESH_ADJ_BMSK                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_BYP_RES_CODE_THRESH_ADJ_SHFT                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_RES_CODE_THRESH_HIGH_FOR_RLOAD_BMSK                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_HIGH_AND_BYP_RES_CODE_THRESH_HIGH_FOR_RLOAD_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ADDR(x)                                                   ((x) + 0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_PHYS(x)                                                   ((x) + 0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_OFFS                                                      (0x320)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_POR                                                       0x0000004b
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_RES_CODE_THRESH_LOW_FOR_RLOAD_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RES_CODE_THRESH_LOW_RES_CODE_THRESH_LOW_FOR_RLOAD_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ADDR(x)                                                         ((x) + 0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_PHYS(x)                                                         ((x) + 0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_OFFS                                                            (0x324)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_RX_BKUP_CTRL1_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL1_RX_BKUP_CTRL1_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ADDR(x)                                                         ((x) + 0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_PHYS(x)                                                         ((x) + 0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_OFFS                                                            (0x328)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_RX_BKUP_CTRL2_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL2_RX_BKUP_CTRL2_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ADDR(x)                                                         ((x) + 0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_PHYS(x)                                                         ((x) + 0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_OFFS                                                            (0x32c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_RMSK                                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_RX_BKUP_CTRL3_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_CTRL3_RX_BKUP_CTRL3_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_ADDR(x)                                                              ((x) + 0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_PHYS(x)                                                              ((x) + 0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_OFFS                                                                 (0x330)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_PI_CTRL1_STATUS_BMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL1_PI_CTRL1_STATUS_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_ADDR(x)                                                              ((x) + 0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_PHYS(x)                                                              ((x) + 0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_OFFS                                                                 (0x334)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_RMSK                                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_PI_CTRL2_STATUS_BMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_CTRL2_PI_CTRL2_STATUS_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_ADDR(x)                                                               ((x) + 0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_PHYS(x)                                                               ((x) + 0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_OFFS                                                                  (0x338)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_RMSK                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_POR                                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_POR_RMSK                                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_ATTR                                                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_PI_QUAD_STATUS_BMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_PI_QUAD_PI_QUAD_STATUS_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_ADDR(x)                                                             ((x) + 0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_PHYS(x)                                                             ((x) + 0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_OFFS                                                                (0x33c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_Q_PI_CTRL1_STATUS_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL1_Q_PI_CTRL1_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_ADDR(x)                                                             ((x) + 0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_PHYS(x)                                                             ((x) + 0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_OFFS                                                                (0x340)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_RMSK                                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_Q_PI_CTRL2_STATUS_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_CTRL2_Q_PI_CTRL2_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_ADDR(x)                                                              ((x) + 0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_PHYS(x)                                                              ((x) + 0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_OFFS                                                                 (0x344)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_RMSK                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_POR                                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_POR_RMSK                                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_ATTR                                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_Q_PI_QUAD_STATUS_BMSK                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_QPI_QUAD_Q_PI_QUAD_STATUS_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_ADDR(x)                                                                ((x) + 0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_PHYS(x)                                                                ((x) + 0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_OFFS                                                                   (0x348)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_RMSK                                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_IDATA1_STATUS_BMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA1_IDATA1_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_ADDR(x)                                                                ((x) + 0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_PHYS(x)                                                                ((x) + 0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_OFFS                                                                   (0x34c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_RMSK                                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_IDATA2_STATUS_BMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA2_IDATA2_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_ADDR(x)                                                                ((x) + 0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_PHYS(x)                                                                ((x) + 0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_OFFS                                                                   (0x350)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_RMSK                                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_POR                                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_POR_RMSK                                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_ATTR                                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_IDATA3_STATUS_BMSK                                                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDATA3_IDATA3_STATUS_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_ADDR(x)                                                          ((x) + 0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_PHYS(x)                                                          ((x) + 0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_OFFS                                                             (0x354)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_ATTR                                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_AC_JTAG_OUTP_STATUS_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTP_AC_JTAG_OUTP_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_ADDR(x)                                                          ((x) + 0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_PHYS(x)                                                          ((x) + 0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_OFFS                                                             (0x358)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_POR                                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_ATTR                                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_AC_JTAG_OUTN_STATUS_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_AC_JTAG_OUTN_AC_JTAG_OUTN_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_ADDR(x)                                                             ((x) + 0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_PHYS(x)                                                             ((x) + 0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_OFFS                                                                (0x35c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_RMSK                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_POR                                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_POR_RMSK                                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_ATTR                                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_RX_SIGDET_OUT_STATUS_BMSK                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_SIGDET_RX_SIGDET_OUT_STATUS_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x)                                                ((x) + 0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_PHYS(x)                                                ((x) + 0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_OFFS                                                   (0x360)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_ADDR(x)                                                           ((x) + 0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_PHYS(x)                                                           ((x) + 0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_OFFS                                                              (0x364)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_RMSK                                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_POR                                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_POR_RMSK                                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_ATTR                                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_READ_EQCODE_STATUS_BMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_EQCODE_READ_EQCODE_STATUS_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_ADDR(x)                                                       ((x) + 0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_PHYS(x)                                                       ((x) + 0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_OFFS                                                          (0x368)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_RMSK                                                                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_READ_OFFSETCODE_STATUS_BMSK                                         0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_READ_OFFSETCODE_READ_OFFSETCODE_STATUS_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_ADDR(x)                                                  ((x) + 0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_PHYS(x)                                                  ((x) + 0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_OFFS                                                     (0x36c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_IACOMPARE_COUNT_LOW_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_LOW_IACOMPARE_COUNT_LOW_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_ADDR(x)                                                 ((x) + 0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_PHYS(x)                                                 ((x) + 0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_OFFS                                                    (0x370)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_IACOMPARE_COUNT_HIGH_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IA_ERROR_COUNTER_HIGH_IACOMPARE_COUNT_HIGH_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_ADDR(x)                                                         ((x) + 0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_PHYS(x)                                                         ((x) + 0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_OFFS                                                            (0x374)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_RMSK                                                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_READ_VGACODE_BMSK                                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VGA_READ_CODE_READ_VGACODE_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_ADDR(x)                                                     ((x) + 0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_PHYS(x)                                                     ((x) + 0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_OFFS                                                        (0x378)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_READ_VTHCODE_BMSK                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_VTHRESH_READ_CODE_READ_VTHCODE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_ADDR(x)                                                    ((x) + 0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_PHYS(x)                                                    ((x) + 0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_OFFS                                                       (0x37c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_READ_TAP1CODE_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP1_READ_CODE_READ_TAP1CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_ADDR(x)                                                    ((x) + 0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_PHYS(x)                                                    ((x) + 0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_OFFS                                                       (0x380)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_READ_TAP2CODE_BMSK                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP2_READ_CODE_READ_TAP2CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_ADDR(x)                                                    ((x) + 0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_PHYS(x)                                                    ((x) + 0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_OFFS                                                       (0x384)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_READ_TAP3CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP3_READ_CODE_READ_TAP3CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_ADDR(x)                                                    ((x) + 0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_PHYS(x)                                                    ((x) + 0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_OFFS                                                       (0x388)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_READ_TAP4CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP4_READ_CODE_READ_TAP4CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_ADDR(x)                                                    ((x) + 0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_PHYS(x)                                                    ((x) + 0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_OFFS                                                       (0x38c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_ATTR                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_READ_TAP5CODE_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DFE_TAP5_READ_CODE_READ_TAP5CODE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_ADDR(x)                                                        ((x) + 0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_PHYS(x)                                                        ((x) + 0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_OFFS                                                           (0x390)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_IDAC_I0_STATUS_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0_IDAC_I0_STATUS_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_ADDR(x)                                                     ((x) + 0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_PHYS(x)                                                     ((x) + 0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_OFFS                                                        (0x394)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_IDAC_I0B_STATUS_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I0BAR_IDAC_I0B_STATUS_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_ADDR(x)                                                        ((x) + 0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_PHYS(x)                                                        ((x) + 0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_OFFS                                                           (0x398)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_IDAC_I1_STATUS_BMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1_IDAC_I1_STATUS_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_ADDR(x)                                                     ((x) + 0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_PHYS(x)                                                     ((x) + 0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_OFFS                                                        (0x39c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_IDAC_I1B_STATUS_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_I1BAR_IDAC_I1B_STATUS_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_ADDR(x)                                                         ((x) + 0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_PHYS(x)                                                         ((x) + 0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_OFFS                                                            (0x3a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_IDAC_Q_STATUS_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_Q_IDAC_Q_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_ADDR(x)                                                      ((x) + 0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_PHYS(x)                                                      ((x) + 0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_OFFS                                                         (0x3a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_IDAC_QB_STATUS_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_QBAR_IDAC_QB_STATUS_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_ADDR(x)                                                         ((x) + 0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_PHYS(x)                                                         ((x) + 0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_OFFS                                                            (0x3a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_RMSK                                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_ATTR                                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_IDAC_A_STATUS_BMSK                                                    0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_A_IDAC_A_STATUS_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_ADDR(x)                                                      ((x) + 0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_PHYS(x)                                                      ((x) + 0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_OFFS                                                         (0x3ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_IDAC_AB_STATUS_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_ABAR_IDAC_AB_STATUS_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_ADDR(x)                                                     ((x) + 0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_PHYS(x)                                                     ((x) + 0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_OFFS                                                        (0x3b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_ATTR                                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_DATA_SLICER_CAL_DONE_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_DATA_SLICER_CAL_DONE_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_CAL_DONE_STATUS_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_CAL_DONE_STATUS_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_CAL_ON_STATUS_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_CAL_ON_STATUS_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_SM_STATUS_BMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SM_ON_IDAC_SM_STATUS_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_ADDR(x)                                                 ((x) + 0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_PHYS(x)                                                 ((x) + 0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_OFFS                                                    (0x3b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_AB_BMSK                                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_AB_SHFT                                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_A_BMSK                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_A_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_QB_BMSK                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_QB_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_Q_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_Q_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_IB_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_IB_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_I_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IDAC_STATUS_SIGNERROR_SIGNERROR_STATUS_I_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_ADDR(x)                                                       ((x) + 0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_PHYS(x)                                                       ((x) + 0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_OFFS                                                          (0x3b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_CAL_DONE_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_CAL_DONE_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_SIGNERR_BMSK                                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_SIGNERR_SHFT                                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_CAL_CODE_STATUS_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_STATUS_IVCM_CAL_CODE_STATUS_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_ADDR(x)                                                 ((x) + 0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_PHYS(x)                                                 ((x) + 0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_OFFS                                                    (0x3bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_STATE_BMSK                                     0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_STATE_SHFT                                        6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_PTR_BMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_IVCM_CAL_DEBUG_STATUS_IVCM_DEBUG_CAL_PTR_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_ADDR(x)                                                        ((x) + 0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_PHYS(x)                                                        ((x) + 0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_OFFS                                                           (0x3c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_RMSK                                                                 0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_ATTR                                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_SIGNERR_CMUX_STATUS_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_SIGNERR_CMUX_STATUS_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CMUX_CAL_DONE_STATUS_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CMUX_CAL_DONE_STATUS_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_SIGNERR_PI_STATUS_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_SIGNERR_PI_STATUS_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CAL_DONE_STATUS_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CAL_DONE_STATUS_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CAL_STATE_STATUS_BMSK                                             0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_CAL_STATUS_DCC_CAL_STATE_STATUS_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_ADDR(x)                                                  ((x) + 0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_PHYS(x)                                                  ((x) + 0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_OFFS                                                     (0x3c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_SIGN_CMUX_STATUS_BMSK                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_SIGN_CMUX_STATUS_SHFT                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_VAL_CMUX_STATUS_BMSK                                       0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_VAL_CMUX_STATUS_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_SIGN_PI_STATUS_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_SIGN_PI_STATUS_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_VAL_PI_STATUS_BMSK                                          0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_DCC_READ_CODE_STATUS_DCC_VAL_PI_STATUS_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_ADDR(x)                                                 ((x) + 0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_PHYS(x)                                                 ((x) + 0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_OFFS                                                    (0x3c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_RX_MARG_SEQ1_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG1_STATUS_RX_MARG_SEQ1_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_ADDR(x)                                                 ((x) + 0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_PHYS(x)                                                 ((x) + 0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_OFFS                                                    (0x3cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_RX_MARG_SEQ2_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_DEBUG2_STATUS_RX_MARG_SEQ2_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_ADDR(x)                                              ((x) + 0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_PHYS(x)                                              ((x) + 0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_OFFS                                                 (0x3d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_EOM_ERR_CLEAR_DONE_BMSK                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_EOM_ERR_CLEAR_DONE_SHFT                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_RX_MARG_CLK_EN_BMSK                                        0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_RX_MARG_CLK_EN_SHFT                                           6
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_RX_MARG_STATUS_READ_READY_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_RX_MARG_STATUS_READ_READY_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_CORE_Q_PI_OFFSET_CODE_OUT_BMSK                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_READ_CODE_STATUS_CORE_Q_PI_OFFSET_CODE_OUT_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_ADDR(x)                                                ((x) + 0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_PHYS(x)                                                ((x) + 0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_OFFS                                                   (0x3d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_EOM_ERR_CNT_STATUS_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_LSB_STATUS_EOM_ERR_CNT_STATUS_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_ADDR(x)                                                ((x) + 0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_PHYS(x)                                                ((x) + 0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_OFFS                                                   (0x3d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_EOM_ERR_CNT_STATUS_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_EOM_ERR_CNT_MSB_STATUS_EOM_ERR_CNT_STATUS_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_ADDR(x)                                            ((x) + 0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_PHYS(x)                                            ((x) + 0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_OFFS                                               (0x3dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_CLK_EN_BMSK                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_CLK_EN_SHFT                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_DEBUG_BMSK                                0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_DEBUG_SHFT                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_OFFSET_UPDT_REQ_BMSK                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_OFFSET_UPDT_REQ_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_TUNE_CODE_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_MARG_COARSE_TUNE_STATUS_RX_MARG_COARSE_TUNE_CODE_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_ADDR(x)                                              ((x) + 0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_PHYS(x)                                              ((x) + 0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_OFFS                                                 (0x3e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_RX_BKUP_READ_BUS1_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS1_STATUS_RX_BKUP_READ_BUS1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_ADDR(x)                                              ((x) + 0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_PHYS(x)                                              ((x) + 0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_OFFS                                                 (0x3e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_RX_BKUP_READ_BUS2_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS2_STATUS_RX_BKUP_READ_BUS2_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_ADDR(x)                                              ((x) + 0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_PHYS(x)                                              ((x) + 0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_OFFS                                                 (0x3e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_ATTR                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_RX_BKUP_READ_BUS3_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB43DP_QSERDES_RXB_RX_BKUP_READ_BUS3_STATUS_RX_BKUP_READ_BUS3_SHFT                                        0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE                           (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000c000)
#define AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_SIZE                      0x1e4
#define AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_USED                      0x1e0
#define AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_PHYS                      (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000c000)
#define AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_USB3_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_OFFS                      0x0000c000

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ADDR(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_PHYS(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_OFFS                                                           (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_POR                                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ADDR(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_PHYS(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_OFFS                                                           (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_RMSK                                                                  0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_BMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ADDR(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_PHYS(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_OFFS                                                        (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_RMSK                                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ADDR(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_PHYS(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_OFFS                                                           (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_POR                                                            0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_BMSK                                                0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_RSVD_BMSK                                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_RSVD_SHFT                                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ADDR(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_PHYS(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_OFFS                                                      (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_RMSK                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_PHYS(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_OFFS                                                       (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_PHYS(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_OFFS                                                       (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_RMSK                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ADDR(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_PHYS(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_OFFS                                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ADDR(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_PHYS(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_OFFS                                                           (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_PHYS(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OFFS                                               (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_PHYS(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OFFS                                               (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_PHYS(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OFFS                                               (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_PHYS(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OFFS                                               (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_PHYS(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OFFS                                               (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_PHYS(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OFFS                                               (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ADDR(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_PHYS(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_OFFS                                                           (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ADDR(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_PHYS(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_OFFS                                                       (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_RMSK                                                             0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_PHYS(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OFFS                                                (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR                                                 0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ADDR(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_PHYS(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_OFFS                                                        (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_BMSK                                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_BMSK                                                    0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_PHYS(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_OFFS                                                       (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_POR                                                        0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_BMSK                                        0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_SHFT                                           6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_PHYS(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_OFFS                                                  (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR                                                   0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ADDR(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_PHYS(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_OFFS                                                             (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_RMSK                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_POR                                                              0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_PLL_EN_MUX_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_PLL_EN_MUX_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_PLL_EN_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_EN_PLL_EN_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ADDR(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_PHYS(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_OFFS                                                           (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_POR                                                            0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_PLL_IVCO_BMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_IVCO_PLL_IVCO_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ADDR(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_PHYS(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_OFFS                                                         (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_IETRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IETRIM_IETRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ADDR(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_PHYS(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_OFFS                                                         (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_IPTRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_IPTRIM_IPTRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_PHYS(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OFFS                                               (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_PHYS(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_OFFS                                             (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_POR                                                    0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_PHYS(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_OFFS                                                   (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_POR                                                    0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_PHYS(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_OFFS                                                      (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_PHYS(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_OFFS                                                      (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_PHYS(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_OFFS                                                    (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_PHYS(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_OFFS                                                    (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_PHYS(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_OFFS                                                    (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_PHYS(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_OFFS                                                    (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ADDR(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PHYS(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_OFFS                                                          (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_RMSK                                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_POR                                                           0x00000023
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_BMSK                                                0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_MASH_RESET_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_MASH_RESET_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_BMSK                                                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_SHFT                                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_PHYS(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OFFS                                                (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR                                                 0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_PHYS(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_OFFS                                                      (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_POR                                                       0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_BMSK                                             0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_BMSK                                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_PHYS(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_OFFS                                                     (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ADDR(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_PHYS(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_OFFS                                                      (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_POR                                                       0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_RSM_START_BMSK                                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_RSM_START_SHFT                                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_PHYS(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_OFFS                                                     (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_POR                                                      0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_BMSK                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_SHFT                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_BMSK                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_SHFT                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_BMSK                                          0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_SHFT                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ADDR(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PHYS(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_OFFS                                                        (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_BMSK                                                   0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PHYS(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_OFFS                                                       (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_EN_BMSK                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_EN_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_BY_4_BMSK                                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_BY_4_SHFT                                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_BMSK                                      0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_PHYS(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_OFFS                                                    (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_PHYS(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_OFFS                                                    (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_PHYS(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_OFFS                                                    (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_PHYS(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_OFFS                                                    (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ADDR(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_PHYS(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_OFFS                                                    (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_PHYS(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_OFFS                                                (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ADDR(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_PHYS(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_OFFS                                                    (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_PHYS(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_OFFS                                                (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_PHYS(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_OFFS                                              (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_PHYS(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_OFFS                                              (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_PHYS(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_OFFS                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_PHYS(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_OFFS                                              (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_PHYS(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_OFFS                                              (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_PHYS(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_OFFS                                              (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_PHYS(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_OFFS                                                  (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_POR                                                   0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ADDR(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_PHYS(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_OFFS                                                       (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_PHYS(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OFFS                                              (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_PHYS(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OFFS                                              (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_PHYS(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OFFS                                              (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_PHYS(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OFFS                                              (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_PHYS(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OFFS                                             (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_PHYS(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OFFS                                             (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_RMSK                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_PHYS(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OFFS                                                (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR                                                 0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_PHYS(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_OFFS                                                      (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_BMSK                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_PHYS(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_OFFS                                                       (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_RMSK                                                              0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_PHYS(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_OFFS                                                    (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_POR                                                     0x00000053
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_PHYS(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_OFFS                                                    (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_PHYS(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_OFFS                                                    (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_POR                                                     0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_PHYS(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_OFFS                                                    (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_PHYS(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_OFFS                                                  (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_POR                                                   0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_PHYS(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_OFFS                                                  (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_RMSK                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_BMSK                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_PHYS(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_OFFS                                                   (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_PHYS(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_OFFS                                                   (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_PHYS(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_OFFS                                                   (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR                                                    0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_PHYS(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_OFFS                                                   (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR                                                    0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_PHYS(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_OFFS                                                    (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_PHYS(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_OFFS                                                    (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_POR                                                     0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_ADDR(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PHYS(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_OFFS                                                         (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_REFGEN_READY_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_REFGEN_READY_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_BMSK                                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_BMSK                                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_ADDR(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_PHYS(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_OFFS                                                    (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_RESETSM_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESET_SM_STATUS_RESETSM_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_PHYS(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_OFFS                                                (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_BMSK                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_PHYS(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_OFFS                                                (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_PHYS(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_OFFS                                                (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_RMSK                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_BMSK                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ADDR(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_PHYS(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_OFFS                                                         (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_POR                                                          0x00000031
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_TSYNC_EN_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_TSYNC_EN_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_BMSK                                             0x6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ADDR(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_PHYS(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_OFFS                                                          (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_BMSK                                             0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_BMSK                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_PHYS(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OFFS                                                (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR                                                 0x00000033
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_BMSK                            0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_SHFT                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_PHYS(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_OFFS                                           (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_BMSK                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ADDR(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_PHYS(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_OFFS                                                         (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_RMSK                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_PHYS(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_OFFS                                                  (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_PHYS(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_OFFS                                                  (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ADDR(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_PHYS(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_OFFS                                                           (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_SW_RESET_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SW_RESET_SW_RESET_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ADDR(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_PHYS(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_OFFS                                                        (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_POR                                                         0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_ADDR(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_PHYS(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_OFFS                                                     (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_C_READY_BMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_C_READY_STATUS_C_READY_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ADDR(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PHYS(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_OFFS                                                         (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_POR                                                          0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE1_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE1_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE0_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE0_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE0_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE0_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE1_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE1_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_PHYS(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_OFFS                                                  (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_BMSK                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_PHYS(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_OFFS                                                   (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_POR                                                    0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_BMSK                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_BMSK                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_ADDR(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_PHYS(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_OFFS                                                         (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_ADDR(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_PHYS(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_OFFS                                                         (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_ADDR(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_PHYS(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_OFFS                                                         (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_ADDR(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_PHYS(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_OFFS                                                         (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_PHYS(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_OFFS                                                      (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_BMSK                                              0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ADDR(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PHYS(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_OFFS                                                          (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_POR                                                           0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_BMSK                                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_RESET_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_RESET_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ADDR(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_PHYS(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_OFFS                                                           (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_POR                                                            0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_PHYS(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_OFFS                                                     (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PHYS(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OFFS                                                  (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR                                                   0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_BMSK                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_PHYS(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OFFS                                         (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_PHYS(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OFFS                                         (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_PHYS(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OFFS                                         (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_PHYS(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OFFS                                         (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_PHYS(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OFFS                                               (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_BMSK                          0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_SHFT                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x)                                               ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_PHYS(x)                                               ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_OFFS                                                  (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SELECT_LOOP_UNROLL_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SELECT_LOOP_UNROLL_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE1_BMSK                           0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE1_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE0_BMSK                            0x6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE0_SHFT                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_FORCE_REFGEN_READY_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_CTRL_1_FORCE_REFGEN_READY_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_PHYS(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_OFFS                                              (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_RMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x)                                            ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_PHYS(x)                                            ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OFFS                                               (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_POR                                                0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_KEEP_GAIN_ADJ_STEP_SEL_SSC_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_KEEP_GAIN_ADJ_STEP_SEL_SSC_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_GAIN_ADJ_STEP_SEL_BMSK                                   0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_GAIN_ADJ_STEP_SEL_SHFT                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_COUNTER_LIMIT_SEL_BMSK                                    0xe
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_COUNTER_LIMIT_SEL_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ENABLE_GAIN_ADJ_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ENABLE_GAIN_ADJ_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x)                                            ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_PHYS(x)                                            ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OFFS                                               (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_POR                                                0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_MAX_KI_GAIN_LSB_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_MAX_KI_GAIN_LSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x)                                            ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_PHYS(x)                                            ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OFFS                                               (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_POR                                                0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_MIN_KI_GAIN_LSB_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_MIN_KI_GAIN_LSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x)                                            ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_PHYS(x)                                            ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OFFS                                               (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MAX_KI_GAIN_MSB_BMSK                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MAX_KI_GAIN_MSB_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MIN_KI_GAIN_MSB_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MIN_KI_GAIN_MSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_PHYS(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_OFFS                                                    (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_MUX_BMSK                                            0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_MUX_SHFT                                               7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE1_BMSK                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE1_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE0_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE0_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_GAIN_ADJ_INVERSE_POLARITY_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_GAIN_ADJ_INVERSE_POLARITY_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_COUNTER_LIMIT_SEL_SSC_BMSK                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_COUNTER_LIMIT_SEL_SSC_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x)                                               ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_PHYS(x)                                               ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_OFFS                                                  (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_SAVED_FOR_FUTURE_1_BMSK                                     0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_SAVED_FOR_FUTURE_1_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_MODE_MODE1_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_MODE_MODE1_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_VREG_SEL_MODE1_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_VREG_SEL_MODE1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x)                                               ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_PHYS(x)                                               ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_OFFS                                                  (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_SAVED_FOR_FUTURE_2_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_QSERDES_PLL_ADDITIONAL_MISC_3_SAVED_FOR_FUTURE_2_SHFT                                        0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC_REG_BASE                     (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000c200)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC_REG_BASE_SIZE                0x18
#define AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC_REG_BASE_USED                0x14
#define AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC_REG_BASE_PHYS                (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000c200)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_USB3_PCS_MISC_USB3_PCS_MISC_REG_BASE_OFFS                0x0000c200

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ADDR(x)                                  ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_PHYS(x)                                  ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_OFFS                                     (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_RMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ARCVR_DTCT_DUAL_EN_BMSK                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_CTRL_ARCVR_DTCT_DUAL_EN_SHFT                           4

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ADDR(x)                            ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_PHYS(x)                            ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_OFFS                               (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_RMSK                                     0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_POR                                0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_POR_RMSK                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ATTR                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_MUX_BMSK                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_MUX_SHFT                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_BMSK                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L1_PWRDN_B_SHFT                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_MUX_BMSK                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_MUX_SHFT                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_BMSK                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_SW_L0_PWRDN_B_SHFT                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_UNUSED_LANE_PWRDN_EN_BMSK                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_PWRDN_CTRL_UNUSED_LANE_PWRDN_EN_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ADDR(x)                            ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_PHYS(x)                            ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_OFFS                               (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_RMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_POR                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_POR_RMSK                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ATTR                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_PINF_RTB_DEPTH_BMSK                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PCS_MISC_CONFIG1_PINF_RTB_DEPTH_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ADDR(x)                                ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_PHYS(x)                                ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_OFFS                                   (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_RMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_POR                                    0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_CLAMP_EN_B_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_CLAMP_ENABLE_CLAMP_EN_B_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ADDR(x)                                ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_PHYS(x)                                ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_OFFS                                   (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_RMSK                                         0x32
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ATTR                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ARCVR_DTCT_OUTCOME_BMSK                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_ARCVR_DTCT_OUTCOME_SHFT                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_PORTSELECT_LATCHED_BMSK                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_TYPEC_STATUS_PORTSELECT_LATCHED_SHFT                         1

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_ADDR(x)                          ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_PHYS(x)                          ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_OFFS                             (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_RMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_POR                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_POR_RMSK                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_ATTR                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_PLACEHOLDER_STATUS_BMSK                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_MISC_PLACEHOLDER_STATUS_PLACEHOLDER_STATUS_SHFT                   0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE_REG_BASE                              (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000c300)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE_REG_BASE_SIZE                         0x4c
#define AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE_REG_BASE_USED                         0x48
#define AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE_REG_BASE_PHYS                         (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000c300)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_LN_USB3_PCS_LN_USB3_PCS_LANE_REG_BASE_OFFS                         0x0000c300

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_ADDR(x)                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_PHYS(x)                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_OFFS                                           (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_BMSK                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_SHFT                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_DONE_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_DONE_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_BMSK                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_SHFT                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_REC_DETECT_DONE_BMSK                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_REC_DETECT_DONE_SHFT                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_REC_DETECT_OUTCOME_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS1_REC_DETECT_OUTCOME_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ADDR(x)                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_PHYS(x)                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_OFFS                                           (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_RMSK                                                 0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_INVLD_HDR_BMSK                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_INVLD_HDR_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_DISPARITY_ERROR_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_DISPARITY_ERROR_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ELASTIC_BUFFER_OFLOW_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ELASTIC_BUFFER_OFLOW_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ELASTIC_BUFFER_UFLOW_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_ELASTIC_BUFFER_UFLOW_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_DEC_ERR_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_DEC_ERR_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ADDR(x)                                  ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_PHYS(x)                                  ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_OFFS                                     (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_RMSK                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_STATUS2_CLEAR_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS2_CLEAR_STATUS2_CLEAR_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_ADDR(x)                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_PHYS(x)                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_OFFS                                           (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_DEC_ERR_CNT_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PCS_STATUS3_DEC_ERR_CNT_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x)                          ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_PHYS(x)                          ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_OFFS                             (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_RMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_POR                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_POR_RMSK                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_ATTR                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x)                          ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_PHYS(x)                          ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_OFFS                             (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_RMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_POR                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_POR_RMSK                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_ATTR                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_ADDR(x)                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_PHYS(x)                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_OFFS                                       (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_RMSK                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_ATTR                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_BMSK                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_SHFT                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_BMSK                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_SHFT                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_BMSK                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_SHFT                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_CHECK_DONE_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CHK_STATUS_BIST_CHECK_DONE_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ADDR(x)                                     ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_PHYS(x)                                     ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_OFFS                                        (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_RMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_POR                                         0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXCOMPLIANCE_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXCOMPLIANCE_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_BMSK                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_SHFT                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_RXPOLARITY_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_RXPOLARITY_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXELECIDLE_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_SW_CTRL1_SW_TXELECIDLE_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ADDR(x)                                     ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_PHYS(x)                                     ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_OFFS                                        (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_RMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXCOMPLIANCE_MX_BMSK                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXCOMPLIANCE_MX_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_BMSK                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_SHFT                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_RXPOLARITY_MX_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_RXPOLARITY_MX_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ADDR(x)                                    ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_PHYS(x)                                    ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_OFFS                                       (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_RMSK                                             0xf3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_LEFDC_PRE_BMSK                                0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_LEFDC_PRE_SHFT                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_LEFDC_POST_BMSK                               0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_LEFDC_POST_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_RXELECIDLE_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_RXELECIDLE_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_PHYSTATUS_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_SW_CTRL1_SW_PHYSTATUS_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ADDR(x)                                    ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_PHYS(x)                                    ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_OFFS                                       (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_RMSK                                             0x53
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_LEFDC_PRE_MX_BMSK                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_LEFDC_PRE_MX_SHFT                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_LEFDC_POST_MX_BMSK                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_LEFDC_POST_MX_SHFT                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ADDR(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_PHYS(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_OFFS                                         (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_RMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_REC_NOT_DETECTED_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_REC_NOT_DETECTED_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_BMSK                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_SHFT                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_REC_DETECTED_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_REC_DETECTED_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_RX_SIGDET_BMSK                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL1_FORCE_RX_SIGDET_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ADDR(x)                                          ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_PHYS(x)                                          ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_OFFS                                             (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_RMSK                                                   0xf3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_POR                                              0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_BMSK                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_SHFT                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_RX_ERR_EN_BMSK                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_RX_ERR_EN_SHFT                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_GEN_SHORT_PATTERN_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_GEN_SHORT_PATTERN_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_PAT_SEL_BMSK                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_PAT_SEL_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_TX_EN_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_TX_EN_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_TXRX_EN_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_BIST_CTRL_BIST_TXRX_EN_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ADDR(x)                                         ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_PHYS(x)                                         ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_OFFS                                            (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_PRBS_SEED0_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED0_PRBS_SEED0_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ADDR(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_PHYS(x)                                         ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_OFFS                                            (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_POR                                             0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_PRBS_SEED1_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_PRBS_SEED1_PRBS_SEED1_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ADDR(x)                                     ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_PHYS(x)                                     ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_OFFS                                        (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_POR                                         0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT_SYNC_HDR_BMSK                           0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT_SYNC_HDR_SHFT                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT3_K_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT3_K_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT2_K_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT2_K_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT1_K_BMSK                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT1_K_SHFT                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT0_K_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_FIXED_PAT_CTRL_FIXED_PAT0_K_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ADDR(x)                                          ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_PHYS(x)                                          ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_OFFS                                             (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_RMSK                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_DFE_TRACK_WAIT_TIME_BMSK                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_EQ_CONFIG_DFE_TRACK_WAIT_TIME_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ADDR(x)                                      ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_PHYS(x)                                      ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_OFFS                                         (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_BMSK                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ADDR(x)                                      ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_PHYS(x)                                      ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_OFFS                                         (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_RMSK                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_BMSK                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LN_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_SHFT                              0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS_REG_BASE                                                     (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000c400)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS_REG_BASE_SIZE                                                0x1f0
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS_REG_BASE_USED                                                0x1ec
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS_REG_BASE_PHYS                                                (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000c400)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_PCS_USB3_PCS_REG_BASE_OFFS                                                0x0000c400

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ADDR(x)                                                          ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_PHYS(x)                                                          ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_OFFS                                                             (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_RMSK                                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_POR                                                              0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_SW_RESET_BMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_SW_RESET_SW_RESET_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_ADDR(x)                                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_PHYS(x)                                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_OFFS                                                         (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_STEP_7_0_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID0_STEP_7_0_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_ADDR(x)                                                      ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_PHYS(x)                                                      ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_OFFS                                                         (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_STEP_15_8_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID1_STEP_15_8_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_ADDR(x)                                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_PHYS(x)                                                      ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_OFFS                                                         (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_MINOR_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID2_MINOR_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_ADDR(x)                                                      ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_PHYS(x)                                                      ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_OFFS                                                         (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_POR                                                          0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_MAJOR_BMSK                                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_MAJOR_SHFT                                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_MINOR_11_8_BMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REVISION_ID3_MINOR_11_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ADDR(x)                                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_PHYS(x)                                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_OFFS                                                          (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_RMSK                                                                0xcf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_POR                                                           0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ACTIVE_STATE_STATUS_BMSK                                            0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_ACTIVE_STATE_STATUS_SHFT                                               7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_PHYSTATUS_BMSK                                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_PHYSTATUS_SHFT                                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_FREEZE_POWERDOWN_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_FREEZE_POWERDOWN_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_POWER_STATE_BMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS1_POWER_STATE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_ADDR(x)                                                       ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PHYS(x)                                                       ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_OFFS                                                          (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_RMSK                                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_POR                                                           0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_POWERDOWN_BMSK                                                  0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_POWERDOWN_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_RX_EQUALIZATION_IN_PROGRESS_BMSK                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_RX_EQUALIZATION_IN_PROGRESS_SHFT                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_LFPS_DET_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_LFPS_DET_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_FLL_CLK_EN_BMSK                                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_FLL_CLK_EN_SHFT                                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_RX_SIGDET_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS2_PCS_RX_SIGDET_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_ADDR(x)                                                       ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_PHYS(x)                                                       ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_OFFS                                                          (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_RMSK                                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_POR                                                           0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_PIPE_CLK_EN_BMSK                                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_PIPE_CLK_EN_SHFT                                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_PCS_RATE_BMSK                                                        0x6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_PCS_RATE_SHFT                                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_SYSCLK_ENABLED_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS3_SYSCLK_ENABLED_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_ADDR(x)                                                       ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_PHYS(x)                                                       ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_OFFS                                                          (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_RMSK                                                                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_SYSCLK_REQ_N_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_SYSCLK_REQ_N_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_PCLKREQ_N_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_PCLKREQ_N_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_PCLKACK_N_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_PCLKACK_N_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_RXELECIDLE_DISABLE_WENT_HIGH_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_RXELECIDLE_DISABLE_WENT_HIGH_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_TXCOMMONMODE_DISABLE_WENT_HIGH_BMSK                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_TXCOMMONMODE_DISABLE_WENT_HIGH_SHFT                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_CLKREQ_IN_N_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS4_CLKREQ_IN_N_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_ADDR(x)                                                       ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_PHYS(x)                                                       ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_OFFS                                                          (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_RMSK                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_PCS_CLOCK_SOURCE_BMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS5_PCS_CLOCK_SOURCE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_ADDR(x)                                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_PHYS(x)                                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_OFFS                                                          (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RMSK                                                                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_PCS_TX_ACTIVE_OR_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_PCS_TX_ACTIVE_OR_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_PCS_RX_ACTIVE_OR_BMSK                                               0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_PCS_RX_ACTIVE_OR_SHFT                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXVALID_OR_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXVALID_OR_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXPOLARITY_OR_BMSK                                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXPOLARITY_OR_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_DFE_TRAIN_EN_OR_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_DFE_TRAIN_EN_OR_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXEQINPHASE0123_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS6_RXEQINPHASE0123_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_ADDR(x)                                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_PHYS(x)                                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_OFFS                                                          (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_RMSK                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_ATTR                                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_RSVD_BMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_STATUS7_RSVD_SHFT                                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_ADDR(x)                                                ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_PHYS(x)                                                ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_OFFS                                                   (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_DEBUG_BUS_0_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_0_STATUS_DEBUG_BUS_0_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_ADDR(x)                                                ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_PHYS(x)                                                ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_OFFS                                                   (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_DEBUG_BUS_1_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_1_STATUS_DEBUG_BUS_1_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_ADDR(x)                                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_PHYS(x)                                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_OFFS                                                   (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_DEBUG_BUS_2_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_2_STATUS_DEBUG_BUS_2_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_ADDR(x)                                                ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_PHYS(x)                                                ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_OFFS                                                   (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_ATTR                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_DEBUG_BUS_3_STATUS_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_DEBUG_BUS_3_STATUS_DEBUG_BUS_3_STATUS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ADDR(x)                                                ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_PHYS(x)                                                ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_OFFS                                                   (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_REFCLK_DRV_DSBL_B_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_REFCLK_DRV_DSBL_B_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_SW_PWRDN_B_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_DOWN_CONTROL_SW_PWRDN_B_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ADDR(x)                                                     ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_PHYS(x)                                                     ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_OFFS                                                        (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_RMSK                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_PCS_START_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_PCS_START_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_SERDES_START_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_START_CONTROL_SERDES_START_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ADDR(x)                                                    ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_PHYS(x)                                                    ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_OFFS                                                       (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_POR                                                        0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_TXSWING_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_TXSWING_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_TXMARGIN_BMSK                                                 0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_TXMARGIN_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_ASYNCPOWERCHANGE_ACK_BMSK                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_ASYNCPOWERCHANGE_ACK_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_BMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ADDR(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_PHYS(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_OFFS                                                       (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_CLKREQ_IN_N_BMSK                                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_CLKREQ_IN_N_SHFT                                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_TXCM_DISABLE_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_TXCM_DISABLE_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_RXELECIDLE_DISABLE_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_RXELECIDLE_DISABLE_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_PCLKREQ_N_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL2_SW_PCLKREQ_N_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ADDR(x)                                                    ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_PHYS(x)                                                    ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_OFFS                                                       (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_128B13XBENC_BYP_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_128B13XBENC_BYP_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RATE_BMSK                                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RATE_SHFT                                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RXTERMINATION_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RXTERMINATION_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RXEQTRAINING_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_RXEQTRAINING_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_TXONESZEROS_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_TXONESZEROS_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_EBUFMODE_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_EBUFMODE_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_PHYMODE_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL3_SW_PHYMODE_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ADDR(x)                                                    ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_PHYS(x)                                                    ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_OFFS                                                       (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_LINK_CONFIG_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_LINK_CONFIG_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_RXEQINPROGRESS_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_RXEQINPROGRESS_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_INVALIDREQUEST_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_INVALIDREQUEST_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_RXEQEVAL_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_RXEQEVAL_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_BLOCKALIGNCONTROL_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_BLOCKALIGNCONTROL_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_TXDATAVALID_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_TXDATAVALID_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_TXSTARTBLOCK_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL4_SW_TXSTARTBLOCK_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ADDR(x)                                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_PHYS(x)                                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_OFFS                                                       (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_SW_TXDEEMPH_L_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL5_SW_TXDEEMPH_L_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ADDR(x)                                                    ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_PHYS(x)                                                    ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_OFFS                                                       (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_SW_TXDEEMPH_M_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL6_SW_TXDEEMPH_M_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ADDR(x)                                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_PHYS(x)                                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_OFFS                                                       (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_LOCALPSETINDEX_BMSK                                           0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_LOCALPSETINDEX_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_GETLOCALPSETCOEF_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_GETLOCALPSETCOEF_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_RXEQINPHASE0123_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_RXEQINPHASE0123_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_TXDEEMPH_H_BMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL7_SW_TXDEEMPH_H_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ADDR(x)                                                    ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_PHYS(x)                                                    ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_OFFS                                                       (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_SW_TXSYNCHEADER_BMSK                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_SW_CTRL8_SW_TXSYNCHEADER_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ADDR(x)                                                    ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_PHYS(x)                                                    ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_OFFS                                                       (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_RMSK                                                             0x99
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_TXSWING_MX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_TXSWING_MX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_TXMGN_MX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_TXMGN_MX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_ASYNCPOWERCHANGE_ACK_MX_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_ASYNCPOWERCHANGE_ACK_MX_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_MX_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_MX_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ADDR(x)                                                    ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_PHYS(x)                                                    ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_OFFS                                                       (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_CLKREQ_IN_N_MX_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_CLKREQ_IN_N_MX_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_TXCM_DISABLE_MX_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_TXCM_DISABLE_MX_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_RXELECIDLE_DISABLE_MX_BMSK                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_RXELECIDLE_DISABLE_MX_SHFT                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_PCLKREQ_N_MX_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL2_SW_PCLKREQ_N_MX_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ADDR(x)                                                    ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_PHYS(x)                                                    ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_OFFS                                                       (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_RMSK                                                             0xbf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_128B13XBENC_BYP_MX_BMSK                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_128B13XBENC_BYP_MX_SHFT                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RATE_MX_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RATE_MX_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RXTERMINATION_MX_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RXTERMINATION_MX_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RXEQTRAINING_MX_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_RXEQTRAINING_MX_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_TXONESZEROS_MX_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_TXONESZEROS_MX_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_EBUFMODE_MX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_EBUFMODE_MX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_PHYMODE_MX_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL3_SW_PHYMODE_MX_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ADDR(x)                                                    ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_PHYS(x)                                                    ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_OFFS                                                       (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_LINK_CONFIG_MX_BMSK                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_LINK_CONFIG_MX_SHFT                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_RXEQINPROGRESS_MX_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_RXEQINPROGRESS_MX_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_INVALIDREQUEST_MX_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_INVALIDREQUEST_MX_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_RXEQEVAL_MX_BMSK                                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_RXEQEVAL_MX_SHFT                                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_BLOCKALIGNCONTROL_MX_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_BLOCKALIGNCONTROL_MX_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_TXDATAVALID_MX_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_TXDATAVALID_MX_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_TXSTARTBLOCK_MX_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL4_SW_TXSTARTBLOCK_MX_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ADDR(x)                                                    ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_PHYS(x)                                                    ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_OFFS                                                       (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_RMSK                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_SW_TXDEEMPH_MX_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL5_SW_TXDEEMPH_MX_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ADDR(x)                                                    ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_PHYS(x)                                                    ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_OFFS                                                       (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_RMSK                                                             0x1c
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_LOCALPSETINDEX_MX_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_LOCALPSETINDEX_MX_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_GETLOCALPSETCOEF_MX_BMSK                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_GETLOCALPSETCOEF_MX_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_RXEQINPHASE0123_MX_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL7_SW_RXEQINPHASE0123_MX_SHFT                                          2

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ADDR(x)                                                    ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_PHYS(x)                                                    ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_OFFS                                                       (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_RMSK                                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_SW_TXSYNCHEADER_MX_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_INSIG_MX_CTRL8_SW_TXSYNCHEADER_MX_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ADDR(x)                                                   ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_PHYS(x)                                                   ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_OFFS                                                      (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_RMSK                                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_SYSCLK_REQ_N_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_SYSCLK_REQ_N_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_REFGEN_REQ_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_REFGEN_REQ_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_PHYCLK_REQ_N_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_PHYCLK_REQ_N_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_PCLKACK_N_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_SW_CTRL1_SW_PCLKACK_N_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ADDR(x)                                                   ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_PHYS(x)                                                   ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_OFFS                                                      (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_RMSK                                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_SYSCLK_REQ_N_MX_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_SYSCLK_REQ_N_MX_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_REFGEN_REQ_MX_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_REFGEN_REQ_MX_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_PHYCLK_REQ_N_MX_BMSK                                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_PHYCLK_REQ_N_MX_SHFT                                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_PCLKACK_N_MX_BMSK                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_OUTSIG_MX_CTRL1_SW_PCLKACK_N_MX_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ADDR(x)                                                      ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_PHYS(x)                                                      ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_OFFS                                                         (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_RMSK                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_POR                                                          0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_CLAMP_EN_B_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CLAMP_ENABLE_CLAMP_EN_B_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ADDR(x)                                               ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_PHYS(x)                                               ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_OFFS                                                  (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_POR                                                   0x0000004f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_1X_BMSK                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_1X_SHFT                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_01_BMSK                                 0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_01_SHFT                                    5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_00_BMSK                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXCLK_HS_SWITCH_SEL_00_SHFT                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_G3S2_SKPOS_DEC_ERR_EN_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_G3S2_SKPOS_DEC_ERR_EN_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_TXCM_DSBL_CAPTURE_EN_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_TXCM_DSBL_CAPTURE_EN_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXELECIDLE_DSBL_CAPTURE_EN_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_RXELECIDLE_DSBL_CAPTURE_EN_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_SYSCLK_OFF_IN_P2U3_EN_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG1_SYSCLK_OFF_IN_P2U3_EN_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ADDR(x)                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_PHYS(x)                                               ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_OFFS                                                  (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_RMSK                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_RSVD_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_RSVD_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_EXT_PIPE_CLK_GATING_EN_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_POWER_STATE_CONFIG2_EXT_PIPE_CLK_GATING_EN_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ADDR(x)                                                        ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_PHYS(x)                                                        ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_OFFS                                                           (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_POR                                                            0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_ANA_CTRL_BMSK                                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_ANA_CTRL_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_BYPASS_EN_BMSK                                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_BYPASS_EN_SHFT                                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_BKGRND_CAL_EN_BMSK                                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_BKGRND_CAL_EN_SHFT                                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_CAL_ON_STRTUP_EN_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_CAL_ON_STRTUP_EN_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_MAN_MODE_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL1_FLL_MAN_MODE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ADDR(x)                                                        ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_PHYS(x)                                                        ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_OFFS                                                           (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_POR                                                            0x00000083
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_PER_AUTO_MODE_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_PER_AUTO_MODE_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_AO_AUTO_MODE_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_AO_AUTO_MODE_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_CAL_DONE_MASK_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_CAL_DONE_MASK_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_ANA_EN_FORCE_SET_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_ANA_EN_FORCE_SET_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_DIG_EN_FORCE_CLR_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_DIG_EN_FORCE_CLR_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_DIV_BMSK                                                          0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNTRL2_FLL_DIV_SHFT                                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ADDR(x)                                                     ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_PHYS(x)                                                     ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_OFFS                                                        (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_POR                                                         0x00000009
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_FLL_CNT_VAL_L_BMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_L_FLL_CNT_VAL_L_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ADDR(x)                                                 ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_PHYS(x)                                                 ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_OFFS                                                    (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_POR                                                     0x000000a2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_USE_CNT_VAL_TOL_FORGND_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_USE_CNT_VAL_TOL_FORGND_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_TOL_BMSK                                          0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_TOL_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_H_BMSK                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_H_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ADDR(x)                                                      ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_PHYS(x)                                                      ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_OFFS                                                         (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_POR                                                          0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_FLL_MAN_CODE_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FLL_MAN_CODE_FLL_MAN_CODE_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ADDR(x)                                                     ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_PHYS(x)                                                     ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_OFFS                                                        (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_RMSK                                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_REC_DETECT_ALL_EN_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_REC_DETECT_ALL_EN_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_G3S2_ENCODE_BYPASS_EN_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_G3S2_ENCODE_BYPASS_EN_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_PCS_PCLK_SEL_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_PCS_PCLK_SEL_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_BIST_MODE_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL1_BIST_MODE_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ADDR(x)                                                     ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_PHYS(x)                                                     ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_OFFS                                                        (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_DEBUG_CLK_DIV_SEL_BMSK                                            0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_DEBUG_CLK_DIV_SEL_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_DEBUG_CLK_MUX_SEL_BMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL2_DEBUG_CLK_MUX_SEL_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ADDR(x)                                                     ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_PHYS(x)                                                     ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_OFFS                                                        (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_DEBUG_BUS_IDX0_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL3_DEBUG_BUS_IDX0_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ADDR(x)                                                     ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_PHYS(x)                                                     ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_OFFS                                                        (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_DEBUG_BUS_IDX1_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL4_DEBUG_BUS_IDX1_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ADDR(x)                                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_PHYS(x)                                                     ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_OFFS                                                        (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_DEBUG_BUS_IDX2_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL5_DEBUG_BUS_IDX2_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ADDR(x)                                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_PHYS(x)                                                     ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_OFFS                                                        (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_DEBUG_BUS_IDX3_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TEST_CONTROL6_DEBUG_BUS_IDX3_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ADDR(x)                                               ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_PHYS(x)                                               ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_OFFS                                                  (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_POR                                                   0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_LOCK_HOLDOFF_TIME_L_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG1_LOCK_HOLDOFF_TIME_L_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ADDR(x)                                               ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_PHYS(x)                                               ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_OFFS                                                  (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_RMSK                                                        0x8f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_G2S1_DOUBLE_HOLDOFF_EN_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_G2S1_DOUBLE_HOLDOFF_EN_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_LOCK_HOLDOFF_TIME_H_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG2_LOCK_HOLDOFF_TIME_H_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ADDR(x)                                               ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_PHYS(x)                                               ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_OFFS                                                  (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_POR                                                   0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_LOCK_COUNT_VAL_L_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG3_LOCK_COUNT_VAL_L_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ADDR(x)                                               ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_PHYS(x)                                               ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_OFFS                                                  (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_POR                                                   0x000000d8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_BET_EN_BMSK                                            0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_BET_EN_SHFT                                               7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_LOCK_WDT_RXEQ_DSBL_BMSK                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_LOCK_WDT_RXEQ_DSBL_SHFT                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_LOCK_KEEP_VAL_BMSK                                          0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_LOCK_KEEP_VAL_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_ALGNOS_BET_DSBL_BMSK                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_ALGNOS_BET_DSBL_SHFT                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_BET_MODE_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_G3S2_BET_MODE_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_LOCK_COUNT_VAL_H_BMSK                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG4_LOCK_COUNT_VAL_H_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ADDR(x)                                               ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_PHYS(x)                                               ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_OFFS                                                  (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_POR                                                   0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_G12S1_LOCK_WDT_VAL_BMSK                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG5_G12S1_LOCK_WDT_VAL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ADDR(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_PHYS(x)                                               ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_OFFS                                                  (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_RMSK                                                        0x13
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_POR                                                   0x00000013
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G3S2_BEC_EN_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G3S2_BEC_EN_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G2S1_LOCK_WDT_EN_BMSK                                        0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G2S1_LOCK_WDT_EN_SHFT                                          1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G1_LOCK_WDT_EN_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_LOCK_DETECT_CONFIG6_G1_LOCK_WDT_EN_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ADDR(x)                                                ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_PHYS(x)                                                ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_OFFS                                                   (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_EN_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_EN_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_MODE_BMSK                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_MODE_SHFT                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_L1SS_BMSK                                      0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_L1SS_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_P2U3_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_P2U3_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ADDR(x)                                                ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_PHYS(x)                                                ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_OFFS                                                   (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_POR                                                    0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_REFGEN_REQ_BIAS_SETTLE_TIMER_M1_BMSK                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG2_REFGEN_REQ_BIAS_SETTLE_TIMER_M1_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ADDR(x)                                                ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_PHYS(x)                                                ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_OFFS                                                   (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_POR                                                    0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_REFGEN_REQ_BIAS_SETTLE_TIMER_M2_BMSK                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_REFGEN_REQ_CONFIG3_REFGEN_REQ_BIAS_SETTLE_TIMER_M2_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ADDR(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_PHYS(x)                                                         ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_OFFS                                                            (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_RMSK                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_POR                                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_BIST_TX_EN_ALL_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_BIST_TX_EN_ALL_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_BIST_TXRX_EN_ALL_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_BIST_CTRL_BIST_TXRX_EN_ALL_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ADDR(x)                                                        ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_PHYS(x)                                                        ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_OFFS                                                           (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_POR                                                            0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_PRBS_POLY0_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY0_PRBS_POLY0_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ADDR(x)                                                        ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_PHYS(x)                                                        ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_OFFS                                                           (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_POR                                                            0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_PRBS_POLY1_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PRBS_POLY1_PRBS_POLY1_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ADDR(x)                                                        ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_PHYS(x)                                                        ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_OFFS                                                           (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_POR                                                            0x000000bc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_FIXED_PAT0_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT0_FIXED_PAT0_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ADDR(x)                                                        ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_PHYS(x)                                                        ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_OFFS                                                           (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_POR                                                            0x000000b5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_FIXED_PAT1_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT1_FIXED_PAT1_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ADDR(x)                                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_PHYS(x)                                                        ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_OFFS                                                           (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_POR                                                            0x000000bc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_FIXED_PAT2_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT2_FIXED_PAT2_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ADDR(x)                                                        ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_PHYS(x)                                                        ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_OFFS                                                           (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_POR                                                            0x0000004a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_FIXED_PAT3_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT3_FIXED_PAT3_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ADDR(x)                                                        ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_PHYS(x)                                                        ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_OFFS                                                           (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_POR                                                            0x000000bc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_FIXED_PAT4_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT4_FIXED_PAT4_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ADDR(x)                                                        ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_PHYS(x)                                                        ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_OFFS                                                           (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_POR                                                            0x000000b5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_FIXED_PAT5_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT5_FIXED_PAT5_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ADDR(x)                                                        ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_PHYS(x)                                                        ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_OFFS                                                           (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_POR                                                            0x000000bc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_FIXED_PAT6_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT6_FIXED_PAT6_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ADDR(x)                                                        ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_PHYS(x)                                                        ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_OFFS                                                           (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_POR                                                            0x0000004a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_FIXED_PAT7_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT7_FIXED_PAT7_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ADDR(x)                                                        ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_PHYS(x)                                                        ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_OFFS                                                           (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_FIXED_PAT8_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT8_FIXED_PAT8_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ADDR(x)                                                        ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_PHYS(x)                                                        ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_OFFS                                                           (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_FIXED_PAT9_BMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT9_FIXED_PAT9_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ADDR(x)                                                       ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_PHYS(x)                                                       ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_OFFS                                                          (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_FIXED_PAT10_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT10_FIXED_PAT10_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ADDR(x)                                                       ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_PHYS(x)                                                       ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_OFFS                                                          (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_FIXED_PAT11_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT11_FIXED_PAT11_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ADDR(x)                                                       ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_PHYS(x)                                                       ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_OFFS                                                          (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_FIXED_PAT12_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT12_FIXED_PAT12_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ADDR(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_PHYS(x)                                                       ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_OFFS                                                          (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_FIXED_PAT13_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT13_FIXED_PAT13_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ADDR(x)                                                       ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_PHYS(x)                                                       ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_OFFS                                                          (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_FIXED_PAT14_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT14_FIXED_PAT14_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ADDR(x)                                                       ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_PHYS(x)                                                       ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_OFFS                                                          (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_FIXED_PAT15_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_FIXED_PAT15_FIXED_PAT15_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ADDR(x)                                                      ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_PHYS(x)                                                      ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_OFFS                                                         (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_RMSK                                                               0xf7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_POR                                                          0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TX_LVL_UPDT_HIGH_TH_BMSK                                      0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TX_LVL_UPDT_HIGH_TH_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TX_LVL_UPDT_LOW_TSU_BMSK                                      0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TX_LVL_UPDT_LOW_TSU_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TXSWING_SEL_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TXSWING_SEL_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TXSWING_SOURCE_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_G3S2_TXSWING_SOURCE_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_TXMGN_UPDATE_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TXMGN_CONFIG_TXMGN_UPDATE_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ADDR(x)                                                    ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_PHYS(x)                                                    ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_OFFS                                                       (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_POR                                                        0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_G12S1_TX_IDLE_LVL_V0_BMSK                                        0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_G12S1_TX_IDLE_LVL_V0_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_G12S1_TXMGN_V0_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_G12S1_TXMGN_V0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ADDR(x)                                                    ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_PHYS(x)                                                    ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_OFFS                                                       (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_POR                                                        0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_G12S1_TX_IDLE_LVL_V1_BMSK                                        0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_G12S1_TX_IDLE_LVL_V1_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_G12S1_TXMGN_V1_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_G12S1_TXMGN_V1_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ADDR(x)                                                    ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_PHYS(x)                                                    ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_OFFS                                                       (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_POR                                                        0x00000039
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_G12S1_TX_IDLE_LVL_V2_BMSK                                        0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_G12S1_TX_IDLE_LVL_V2_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_G12S1_TXMGN_V2_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_G12S1_TXMGN_V2_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ADDR(x)                                                    ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_PHYS(x)                                                    ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_OFFS                                                       (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_POR                                                        0x00000053
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_G12S1_TX_IDLE_LVL_V3_BMSK                                        0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_G12S1_TX_IDLE_LVL_V3_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_G12S1_TXMGN_V3_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_G12S1_TXMGN_V3_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ADDR(x)                                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_PHYS(x)                                                    ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_OFFS                                                       (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_POR                                                        0x00000069
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_G12S1_TX_IDLE_LVL_V4_BMSK                                        0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_G12S1_TX_IDLE_LVL_V4_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_G12S1_TXMGN_V4_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_G12S1_TXMGN_V4_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ADDR(x)                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_PHYS(x)                                                 ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_OFFS                                                    (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_POR                                                     0x00000052
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_G12S1_TX_IDLE_LVL_V0_RS_BMSK                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_G12S1_TX_IDLE_LVL_V0_RS_SHFT                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_G12S1_TXMGN_V0_RS_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V0_RS_G12S1_TXMGN_V0_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ADDR(x)                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_PHYS(x)                                                 ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_OFFS                                                    (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_POR                                                     0x00000052
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_G12S1_TX_IDLE_LVL_V1_RS_BMSK                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_G12S1_TX_IDLE_LVL_V1_RS_SHFT                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_G12S1_TXMGN_V1_RS_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V1_RS_G12S1_TXMGN_V1_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ADDR(x)                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_PHYS(x)                                                 ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_OFFS                                                    (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_POR                                                     0x00000069
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_G12S1_TX_IDLE_LVL_V2_RS_BMSK                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_G12S1_TX_IDLE_LVL_V2_RS_SHFT                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_G12S1_TXMGN_V2_RS_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V2_RS_G12S1_TXMGN_V2_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ADDR(x)                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_PHYS(x)                                                 ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_OFFS                                                    (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_POR                                                     0x00000064
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_G12S1_TX_IDLE_LVL_V3_RS_BMSK                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_G12S1_TX_IDLE_LVL_V3_RS_SHFT                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_G12S1_TXMGN_V3_RS_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V3_RS_G12S1_TXMGN_V3_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ADDR(x)                                                 ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_PHYS(x)                                                 ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_OFFS                                                    (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_POR                                                     0x00000061
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_G12S1_TX_IDLE_LVL_V4_RS_BMSK                                  0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_G12S1_TX_IDLE_LVL_V4_RS_SHFT                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_G12S1_TXMGN_V4_RS_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXMGN_V4_RS_G12S1_TXMGN_V4_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ADDR(x)                                                   ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_PHYS(x)                                                   ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_OFFS                                                      (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_POR                                                       0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_G3S2_TX_IDLE_LVL_BMSK                                           0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_G3S2_TX_IDLE_LVL_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_G3S2_TXMGN_MAIN_BMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_G3S2_TXMGN_MAIN_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ADDR(x)                                                ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_PHYS(x)                                                ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_OFFS                                                   (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_RMSK                                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_POR                                                    0x00000052
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_G3S2_TX_IDLE_LVL_RS_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_G3S2_TX_IDLE_LVL_RS_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_G3S2_TXMGN_MAIN_RS_BMSK                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_TXMGN_MAIN_RS_G3S2_TXMGN_MAIN_RS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ADDR(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_PHYS(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_OFFS                                                  (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_POR                                                   0x00000017
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_G12S1_TXDEEMPH_M6DB_BMSK                                    0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M6DB_G12S1_TXDEEMPH_M6DB_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ADDR(x)                                             ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_PHYS(x)                                             ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_OFFS                                                (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_POR                                                 0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_G12S1_TXDEEMPH_M3P5DB_BMSK                                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G12S1_TXDEEMPH_M3P5DB_G12S1_TXDEEMPH_M3P5DB_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ADDR(x)                                                     ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_PHYS(x)                                                     ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_OFFS                                                        (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_POR                                                         0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_G3S2_PRE_GAIN_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_G3S2_PRE_GAIN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ADDR(x)                                                    ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_PHYS(x)                                                    ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_OFFS                                                       (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_POR                                                        0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_G3S2_POST_GAIN_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_G3S2_POST_GAIN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ADDR(x)                                              ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_PHYS(x)                                              ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_OFFS                                                 (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_POR                                                  0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_G3S2_POST_OFFSET_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_G3S2_POST_OFFSET_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_G3S2_PRE_OFFSET_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_G3S2_PRE_OFFSET_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ADDR(x)                                                  ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_PHYS(x)                                                  ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_OFFS                                                     (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_POR                                                      0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_G3S2_PRE_GAIN_RS_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_GAIN_RS_G3S2_PRE_GAIN_RS_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ADDR(x)                                                 ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_PHYS(x)                                                 ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_OFFS                                                    (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_POR                                                     0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_G3S2_POST_GAIN_RS_BMSK                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_POST_GAIN_RS_G3S2_POST_GAIN_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ADDR(x)                                           ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_PHYS(x)                                           ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_OFFS                                              (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_POR                                               0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_G3S2_POST_OFFSET_RS_BMSK                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_G3S2_POST_OFFSET_RS_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_G3S2_PRE_OFFSET_RS_BMSK                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_G3S2_PRE_POST_OFFSET_RS_G3S2_PRE_OFFSET_RS_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ADDR(x)                                                     ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_PHYS(x)                                                     ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_OFFS                                                        (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_POR                                                         0x00000098
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_LP_BMSK                                             0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_LP_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_NORMAL_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_NORMAL_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x)                                              ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_PHYS(x)                                              ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_OFFS                                                 (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_POR                                                  0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_SIGDET_MASK_TIME_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_SIGDET_MASK_TIME_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_RX_SIGDET_HIGH_COUNT_VAL_BMSK                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_SIGDET_DTCT_CNTRL_RX_SIGDET_HIGH_COUNT_VAL_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ADDR(x)                                              ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_PHYS(x)                                              ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_OFFS                                                 (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_POR                                                  0x000000f1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_RCVR_DTCT_DLY_P1U2_L_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_L_RCVR_DTCT_DLY_P1U2_L_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ADDR(x)                                              ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_PHYS(x)                                              ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_OFFS                                                 (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_RMSK                                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_POR                                                  0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_RCVR_DTCT_DLY_P1U2_H_BMSK                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RCVR_DTCT_DLY_P1U2_H_RCVR_DTCT_DLY_P1U2_H_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ADDR(x)                                                  ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_PHYS(x)                                                  ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_OFFS                                                     (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_RMSK                                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_POR                                                      0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_RATE1_SLEW_CNTRL_BMSK                                          0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_RATE1_SLEW_CNTRL_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_RATE0_SLEW_CNTRL_BMSK                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL1_RATE0_SLEW_CNTRL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ADDR(x)                                                  ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_PHYS(x)                                                  ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_OFFS                                                     (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_RMSK                                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_RATE2_SLEW_CNTRL_BMSK                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RATE_SLEW_CNTRL2_RATE2_SLEW_CNTRL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x)                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PHYS(x)                                       ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OFFS                                          (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_POR                                           0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PWRUP_RESET_DLY_TIME_AUXCLK_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PWRUP_RESET_DLY_TIME_AUXCLK_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x)                                     ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_PHYS(x)                                     ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_OFFS                                        (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_POR                                         0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_P2U3_WAKEUP_DLY_TIME_AUXCLK_L_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x)                                     ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_PHYS(x)                                     ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_OFFS                                        (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_RMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_P2U3_WAKEUP_DLY_TIME_AUXCLK_H_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ADDR(x)                                                  ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_PHYS(x)                                                  ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_OFFS                                                     (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_POR                                                      0x000000a4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ACTIVE_TSYNC_TIME_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ACTIVE_TSYNC_TIME_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ACTIVE_RSYNC_TIME_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_RSYNC_TIME_ACTIVE_RSYNC_TIME_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ADDR(x)                                                         ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_PHYS(x)                                                         ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_OFFS                                                            (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_RMSK                                                                   0xb
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_POR                                                             0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_POR_RMSK                                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ATTR                                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_SYNC_HDR_CFG_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_SYNC_HDR_CFG_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_CLR_RX_ACTIVE_ON_S2_TSEQ_DTCTD_DONE_EN_BMSK                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_CLR_RX_ACTIVE_ON_S2_TSEQ_DTCTD_DONE_EN_SHFT                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_CLR_RX_ACTIVE_ON_S2_TRAINING_END_EN_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_CONFIG_CLR_RX_ACTIVE_ON_S2_TRAINING_END_EN_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ADDR(x)                                                    ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_PHYS(x)                                                    ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_OFFS                                                       (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_POR                                                        0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_TSYNC_DLY_TIME_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_TSYNC_DLY_TIME_TSYNC_DLY_TIME_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ADDR(x)                                                  ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_PHYS(x)                                                  ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_OFFS                                                     (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_RMSK                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_POR                                                      0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ELECIDLE_DLY_SEL_BMSK                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ELECIDLE_DLY_SEL_ELECIDLE_DLY_SEL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ADDR(x)                                                   ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_PHYS(x)                                                   ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_OFFS                                                      (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_RMSK                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_CMN_ACK_OUT_SEL_BMSK                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_CMN_ACK_OUT_SEL_CMN_ACK_OUT_SEL_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ADDR(x)                                              ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_PHYS(x)                                              ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_OFFS                                                 (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_POR                                                  0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_G3S2_ALIGN_HOLDOFF_TIME_L_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG1_G3S2_ALIGN_HOLDOFF_TIME_L_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ADDR(x)                                              ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_PHYS(x)                                              ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_OFFS                                                 (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_G3S2_ALIGN_HOLDOFF_TIME_H_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG2_G3S2_ALIGN_HOLDOFF_TIME_H_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ADDR(x)                                              ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_PHYS(x)                                              ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_OFFS                                                 (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_POR                                                  0x0000000c
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_EIEOS_DTCT_VAL_BMSK                                   0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_EIEOS_DTCT_VAL_SHFT                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_DROP_VLD_ON_UNALIGNED_EIEOS_EN_BMSK                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_DROP_VLD_ON_UNALIGNED_EIEOS_EN_SHFT                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_KEEP_VLD_IN_LPBK_EN_BMSK                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_KEEP_VLD_IN_LPBK_EN_SHFT                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_LOCK_WDT_COUNT_INCR_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG3_G3S2_LOCK_WDT_COUNT_INCR_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ADDR(x)                                              ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_PHYS(x)                                              ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_OFFS                                                 (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_POR                                                  0x0000007f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_LOCK_WDT_VAL_BMSK                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_LOCK_WDT_VAL_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_LOCK_WDT_EN_BMSK                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_LOCK_WDT_EN_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_BLK_ALIGN_CTRL_EN_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_BLK_ALIGN_CTRL_EN_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_DROP_VLD_ON_INVLD_HDR_EN2_BMSK                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_DROP_VLD_ON_INVLD_HDR_EN2_SHFT                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_DROP_VLD_ON_INVLD_HDR_EN1_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_ALIGN_DETECT_CONFIG4_G3S2_DROP_VLD_ON_INVLD_HDR_EN1_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ADDR(x)                                                  ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_PHYS(x)                                                  ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_OFFS                                                     (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_POR                                                      0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_RDATA_VLD_CFG_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_RDATA_VLD_CFG_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_EBUF_DEPTH_SEL_BMSK                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_EBUF_DEPTH_SEL_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G2S1_EBUF_DEPTH_SEL_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G2S1_EBUF_DEPTH_SEL_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G1_EBUF_DEPTH_SEL_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G1_EBUF_DEPTH_SEL_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_PINF_RTB_DEPTH_SEL_BMSK                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_PINF_RTB_DEPTH_SEL_SHFT                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G12S1_PINF_RTB_DEPTH_SEL_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G12S1_PINF_RTB_DEPTH_SEL_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_TX_RTB_DEPTH_SEL_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G3S2_TX_RTB_DEPTH_SEL_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G12S1_TX_RTB_DEPTH_SEL_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_PCS_TX_RX_CONFIG_G12S1_TX_RTB_DEPTH_SEL_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ADDR(x)                                                ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_PHYS(x)                                                ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_OFFS                                                   (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_RX_IDLE_LOW_COUNT_VAL_BMSK                                    0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_IDLE_DTCT_CNTRL_RX_IDLE_LOW_COUNT_VAL_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ADDR(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_PHYS(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_OFFS                                                    (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_RMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_RX_DCC_CAL_DSBL_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_RX_DCC_CAL_CONFIG_RX_DCC_CAL_DSBL_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ADDR(x)                                                        ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_PHYS(x)                                                        ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_OFFS                                                           (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_POR                                                            0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_G3S2_CTLE_TRAIN_TIME_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG1_G3S2_CTLE_TRAIN_TIME_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ADDR(x)                                                        ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_PHYS(x)                                                        ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_OFFS                                                           (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_POR                                                            0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_G3S2_VGA_TRAIN_TIME_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG2_G3S2_VGA_TRAIN_TIME_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ADDR(x)                                                        ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_PHYS(x)                                                        ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_OFFS                                                           (0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_RSVD_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG3_RSVD_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ADDR(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_PHYS(x)                                                        ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_OFFS                                                           (0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_RMSK                                                                 0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VTH_ADPT_EN_BMSK                                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VTH_ADPT_EN_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VGA_ADPT_EN_MODE_SEL_BMSK                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VGA_ADPT_EN_MODE_SEL_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VGA_DFE_GAP_TIME_BMSK                                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG4_G3S2_VGA_DFE_GAP_TIME_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ADDR(x)                                                        ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_PHYS(x)                                                        ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_OFFS                                                           (0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_POR                                                            0x00000011
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_RESET_BMSK                                                    0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_RESET_SHFT                                                       7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_RXEQ_RETRAIN_MODE_SEL_BMSK                                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_RXEQ_RETRAIN_MODE_SEL_SHFT                                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_DFE_FREEZE_SEL_BMSK                                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_DFE_FREEZE_SEL_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_DFE_TAP2_ADAPT_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_DFE_TAP2_ADAPT_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_FREEZE_EN_MX_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_FREEZE_EN_MX_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_FREEZE_EN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_SW_DFE_FREEZE_EN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_RXEQ_ADAPT_MODE_BMSK                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_EQ_CONFIG5_G3S2_RXEQ_ADAPT_MODE_SHFT                                               0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3_REG_BASE                                     (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000c700)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3_REG_BASE_SIZE                                0x64
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3_REG_BASE_USED                                0x60
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3_REG_BASE_PHYS                                (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000c700)
#define AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_USB3_PCS_USB3_USB3_PCS_USB3_REG_BASE_OFFS                                0x0000c700

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ADDR(x)                                         ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_PHYS(x)                                         ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_OFFS                                            (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_POR                                             0x0000007f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_PLL_RELOCK_ON_RATE_CHANGE_EN_BMSK                     0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_PLL_RELOCK_ON_RATE_CHANGE_EN_SHFT                        7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_EBM1_SKP_ADD_STS_EN_BMSK                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_EBM1_SKP_ADD_STS_EN_SHFT                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_CM_DSBL_ON_RXTERM_LOW_BMSK                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_CM_DSBL_ON_RXTERM_LOW_SHFT                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_USB3_DET_EN_BMSK                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_USB3_DET_EN_SHFT                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_USB3_WD_TIME_BMSK                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_POWER_STATE_CONFIG1_RX_USB3_WD_TIME_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ADDR(x)                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_PHYS(x)                                      ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_OFFS                                         (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_RMSK                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ATTR                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ALFPS_DTCT_EN_BMSK                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ALFPS_DTCT_EN_SHFT                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ARCVR_DTCT_EN_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_STATUS_ARCVR_DTCT_EN_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ADDR(x)                                        ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_PHYS(x)                                        ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_OFFS                                           (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_POR                                            0x000000c0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_AUTO_RX_SIGDET_PER_EN_BMSK                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_AUTO_RX_SIGDET_PER_EN_SHFT                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_SIGDET_ON_WITH_NO_AUTO_LFPS_P2U3_BMSK                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_SIGDET_ON_WITH_NO_AUTO_LFPS_P2U3_SHFT                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_AUTO_RX_SIGDET_AO_BMSK                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_AUTO_RX_SIGDET_AO_SHFT                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_EVENT_SEL_BMSK                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_EVENT_SEL_SHFT                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_CM_CTRL_BMSK                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_CM_CTRL_SHFT                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ALFPS_RCVR_DTCT_TEST_EN_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ALFPS_RCVR_DTCT_TEST_EN_SHFT                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ALFPS_DTCT_EN_BMSK                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ALFPS_DTCT_EN_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_EN_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL_ARCVR_DTCT_EN_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ADDR(x)                                       ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_PHYS(x)                                       ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_OFFS                                          (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_RMSK                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_POR                                           0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_AUTO_MODE_MASK_RXELECIDLE_BMSK                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_AUTO_MODE_MASK_RXELECIDLE_SHFT                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_AUTO_MODE_IGNORE_PIPE_SIGS_BMSK                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_AUTONOMOUS_MODE_CTRL2_AUTO_MODE_IGNORE_PIPE_SIGS_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_ADDR(x)                               ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_PHYS(x)                               ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_OFFS                                  (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_RMSK                                         0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_POR                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_POR_RMSK                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_ATTR                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_CLR_IRQ_BUSY_BMSK                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_CLR_IRQ_BUSY_SHFT                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_LFPS_DETECT_IRQ_BMSK                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_LFPS_DETECT_IRQ_SHFT                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_RCVR_DETECT_IRQ_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS_RCVR_DETECT_IRQ_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ADDR(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_PHYS(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_OFFS                                          (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_RMSK                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_RSVD_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_RSVD_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_LFPS_RXTERM_IRQ_CLEAR_BMSK                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR_LFPS_RXTERM_IRQ_CLEAR_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ADDR(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_PHYS(x)                                     ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_OFFS                                        (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_S2_BMSK                   0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_S2_SHFT                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_BMSK                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ADDR(x)                                             ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_PHYS(x)                                             ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_OFFS                                                (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_RMSK                                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_POR                                                 0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_LFPS_TX_END_CNT_START_BMSK                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_ECSTART_LFPS_TX_END_CNT_START_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ADDR(x)                                          ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_PHYS(x)                                          ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_OFFS                                             (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_POR                                              0x00000043
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_LFPS_PER_TIMER_VAL_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_PER_TIMER_VAL_LFPS_PER_TIMER_VAL_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ADDR(x)                                    ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_PHYS(x)                                    ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_OFFS                                       (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_RMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_POR                                        0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_LFPS_TX_END_CNT_U3_START_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_TX_END_CNT_U3_START_LFPS_TX_END_CNT_U3_START_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ADDR(x)                                                ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_PHYS(x)                                                ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_OFFS                                                   (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_LFPS_DTCT_MASK_U0_RXELECIDLE_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_LFPS_DTCT_MASK_U0_RXELECIDLE_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_LFPS_DTCT_MASK_U0_PSM_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_LFPS_CONFIG1_LFPS_DTCT_MASK_U0_PSM_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ADDR(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_PHYS(x)                                      ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_OFFS                                         (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_POR                                          0x00000088
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_RXEQTRAINING_LOCK_TIME_S2_BMSK                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_RXEQTRAINING_LOCK_TIME_S2_SHFT                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_RXEQTRAINING_LOCK_TIME_BMSK                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_LOCK_TIME_RXEQTRAINING_LOCK_TIME_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ADDR(x)                                      ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_PHYS(x)                                      ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_OFFS                                         (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_POR                                          0x00000075
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_RXEQTRAINING_WAIT_TIME_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_RXEQTRAINING_WAIT_TIME_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ADDR(x)                                      ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_PHYS(x)                                      ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_OFFS                                         (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_POR                                          0x0000004b
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_RXEQTRAINING_CTLE_TIME_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_CTLE_TIME_RXEQTRAINING_CTLE_TIME_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ADDR(x)                                   ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_PHYS(x)                                   ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_OFFS                                      (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_POR                                       0x00000075
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_RXEQTRAINING_WAIT_TIME_S2_BMSK                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2_RXEQTRAINING_WAIT_TIME_S2_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ADDR(x)                                    ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_PHYS(x)                                    ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_OFFS                                       (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_RMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_POR                                        0x00000026
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_RXEQTRAINING_DFE_TIME_S2_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXEQTRAINING_DFE_TIME_S2_RXEQTRAINING_DFE_TIME_S2_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ADDR(x)                                          ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_PHYS(x)                                          ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_OFFS                                             (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_POR                                              0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_RCVR_DTCT_DLY_U3_L_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_L_RCVR_DTCT_DLY_U3_L_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ADDR(x)                                          ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_PHYS(x)                                          ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_OFFS                                             (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_RSVD_BMSK                                              0xfc
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_RSVD_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_RCVR_DTCT_DLY_U3_H_BMSK                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RCVR_DTCT_DLY_U3_H_RCVR_DTCT_DLY_U3_H_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ADDR(x)                                        ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_PHYS(x)                                        ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_OFFS                                           (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_POR                                            0x00000064
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ARCVR_DTCT_EN_PERIOD_BMSK                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_EN_PERIOD_ARCVR_DTCT_EN_PERIOD_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ADDR(x)                                           ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_PHYS(x)                                           ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_OFFS                                              (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_POR                                               0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_RSVD_BMSK                                               0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_RSVD_SHFT                                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ARCVR_DTCT_CM_DLY_BMSK                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ARCVR_DTCT_CM_DLY_ARCVR_DTCT_CM_DLY_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ADDR(x)                                      ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_PHYS(x)                                      ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_OFFS                                         (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_POR                                          0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_RSVD_BMSK                                          0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_RSVD_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_TXONESZEROS_RUN_LENGTH_BMSK                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TXONESZEROS_RUN_LENGTH_TXONESZEROS_RUN_LENGTH_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ADDR(x)                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_PHYS(x)                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_OFFS                                             (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_POR                                              0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_RSVD_BMSK                                              0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_RSVD_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ALFPS_DEGLITCH_VAL_BMSK                                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_ALFPS_DEGLITCH_VAL_ALFPS_DEGLITCH_VAL_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ADDR(x)                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_PHYS(x)                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_OFFS                                       (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_RMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_POR                                        0x00000022
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_SIGDET_STARTUP_TIMER_VAL_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_SIGDET_STARTUP_TIMER_VAL_SIGDET_STARTUP_TIMER_VAL_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ADDR(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_PHYS(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_OFFS                                                   (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_FORCE_RX_SIGDET_LFPS_BMSK                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_FORCE_RX_SIGDET_LFPS_SHFT                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_FORCE_LFPS_DET_LPBCK_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_TEST_CONTROL_FORCE_LFPS_DET_LPBCK_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ADDR(x)                                       ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_PHYS(x)                                       ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_OFFS                                          (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_RMSK                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_POR                                           0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_RXTERMINATION_DLY_SEL_BMSK                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB3_PCS_USB3_RXTERMINATION_DLY_SEL_RXTERMINATION_DLY_SEL_SHFT                             0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_REG_BASE                                 (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000d000)
#define AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_REG_BASE_SIZE                            0x1c8
#define AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_REG_BASE_USED                            0x1c4
#define AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_REG_BASE_PHYS                            (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000d000)
#define AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DP_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_REG_BASE_OFFS                            0x0000d000

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ADDR(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_PHYS(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_OFFS                                                           (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_POR                                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ADDR(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_PHYS(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_OFFS                                                           (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_RMSK                                                                  0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_BMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ADDR(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_PHYS(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_OFFS                                                        (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_RMSK                                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ADDR(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_PHYS(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_OFFS                                                           (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_POR                                                            0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_BMSK                                                0x70
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_RSVD_BMSK                                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_RSVD_SHFT                                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ADDR(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_PHYS(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_OFFS                                                      (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_RMSK                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_PHYS(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_OFFS                                                       (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_PHYS(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_OFFS                                                       (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_RMSK                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ADDR(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_PHYS(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_OFFS                                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ADDR(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_PHYS(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_OFFS                                                           (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_PHYS(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OFFS                                               (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_PHYS(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OFFS                                               (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_PHYS(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OFFS                                               (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_PHYS(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OFFS                                               (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_PHYS(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OFFS                                               (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_PHYS(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OFFS                                               (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ADDR(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_PHYS(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_OFFS                                                           (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ADDR(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_PHYS(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_OFFS                                                       (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_RMSK                                                             0x11
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_PHYS(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OFFS                                                (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR                                                 0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ADDR(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_PHYS(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_OFFS                                                        (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_BMSK                                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_BMSK                                                    0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_PHYS(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_OFFS                                                       (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_POR                                                        0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_BMSK                                        0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_SHFT                                           6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_PHYS(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_OFFS                                                  (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR                                                   0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ADDR(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_PHYS(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_OFFS                                                             (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_RMSK                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_POR                                                              0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_PLL_EN_MUX_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_PLL_EN_MUX_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_PLL_EN_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_EN_PLL_EN_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ADDR(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_PHYS(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_OFFS                                                           (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_POR                                                            0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_PLL_IVCO_BMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_IVCO_PLL_IVCO_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ADDR(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_PHYS(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_OFFS                                                         (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_IETRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IETRIM_IETRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ADDR(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_PHYS(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_OFFS                                                         (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_IPTRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_IPTRIM_IPTRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_PHYS(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OFFS                                               (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_PHYS(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_OFFS                                             (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_POR                                                    0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_PHYS(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_OFFS                                                   (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_POR                                                    0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_PHYS(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_OFFS                                                      (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_PHYS(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_OFFS                                                      (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_PHYS(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_OFFS                                                    (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_PHYS(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_OFFS                                                    (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_PHYS(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_OFFS                                                    (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_PHYS(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_OFFS                                                    (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ADDR(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PHYS(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_OFFS                                                          (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_RMSK                                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_POR                                                           0x00000023
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_BMSK                                                0x60
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_MASH_RESET_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_MASH_RESET_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_BMSK                                                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_SHFT                                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_PHYS(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OFFS                                                (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR                                                 0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_PHYS(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_OFFS                                                      (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_POR                                                       0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_BMSK                                             0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_BMSK                                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_PHYS(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_OFFS                                                     (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ADDR(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_PHYS(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_OFFS                                                      (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_POR                                                       0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_RSM_START_BMSK                                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_RSM_START_SHFT                                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_PHYS(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_OFFS                                                     (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_POR                                                      0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_BMSK                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_SHFT                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_BMSK                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_SHFT                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_BMSK                                          0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_SHFT                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ADDR(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PHYS(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_OFFS                                                        (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_BMSK                                                   0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PHYS(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_OFFS                                                       (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_BMSK                                      0x18
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_PHYS(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_OFFS                                                    (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_PHYS(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_OFFS                                                    (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_PHYS(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_OFFS                                                    (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_PHYS(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_OFFS                                                    (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ADDR(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_PHYS(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_OFFS                                                    (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_PHYS(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_OFFS                                                (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ADDR(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_PHYS(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_OFFS                                                    (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_PHYS(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_OFFS                                                (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_PHYS(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_OFFS                                              (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_PHYS(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_OFFS                                              (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_PHYS(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_OFFS                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_PHYS(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_OFFS                                              (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_PHYS(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_OFFS                                              (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_PHYS(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_OFFS                                              (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_PHYS(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_OFFS                                                  (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_POR                                                   0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ADDR(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_PHYS(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_OFFS                                                       (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_PHYS(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OFFS                                              (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_PHYS(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OFFS                                              (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_PHYS(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OFFS                                              (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_PHYS(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OFFS                                              (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_PHYS(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OFFS                                             (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_PHYS(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OFFS                                             (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_RMSK                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_PHYS(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OFFS                                                (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR                                                 0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_PHYS(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_OFFS                                                      (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_BMSK                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_PHYS(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_OFFS                                                       (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_RMSK                                                              0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_PHYS(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_OFFS                                                    (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_POR                                                     0x00000053
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_PHYS(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_OFFS                                                    (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_PHYS(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_OFFS                                                    (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_POR                                                     0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_PHYS(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_OFFS                                                    (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_PHYS(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_OFFS                                                  (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_POR                                                   0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_PHYS(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_OFFS                                                  (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_RMSK                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_BMSK                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_PHYS(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_OFFS                                                   (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_PHYS(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_OFFS                                                   (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_PHYS(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_OFFS                                                   (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR                                                    0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_PHYS(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_OFFS                                                   (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR                                                    0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_PHYS(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_OFFS                                                    (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_PHYS(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_OFFS                                                    (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_POR                                                     0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_ADDR(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PHYS(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_OFFS                                                         (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_REFGEN_READY_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_REFGEN_READY_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_BMSK                                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_BMSK                                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_ADDR(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_PHYS(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_OFFS                                                    (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_RESETSM_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESET_SM_STATUS_RESETSM_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_PHYS(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_OFFS                                                (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_BMSK                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_PHYS(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_OFFS                                                (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_PHYS(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_OFFS                                                (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_RMSK                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_BMSK                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ADDR(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_PHYS(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_OFFS                                                         (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_POR                                                          0x00000031
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_TSYNC_EN_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_TSYNC_EN_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_BMSK                                             0x6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ADDR(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_PHYS(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_OFFS                                                          (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_BMSK                                             0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_BMSK                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_PHYS(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OFFS                                                (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR                                                 0x00000033
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_BMSK                            0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_SHFT                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_PHYS(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_OFFS                                           (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_BMSK                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ADDR(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_PHYS(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_OFFS                                                         (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_RMSK                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_PHYS(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_OFFS                                                  (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_PHYS(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_OFFS                                                  (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ADDR(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_PHYS(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_OFFS                                                           (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_SW_RESET_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SW_RESET_SW_RESET_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ADDR(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_PHYS(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_OFFS                                                        (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_ADDR(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_PHYS(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_OFFS                                                     (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_C_READY_BMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_C_READY_STATUS_C_READY_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ADDR(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PHYS(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_OFFS                                                         (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_RMSK                                                               0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_POR                                                          0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_FORCE_REFGEN_READY_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_FORCE_REFGEN_READY_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_PHYS(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_OFFS                                                  (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_BMSK                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_PHYS(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_OFFS                                                   (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_POR                                                    0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_BMSK                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_BMSK                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_ADDR(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_PHYS(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_OFFS                                                         (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_ADDR(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_PHYS(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_OFFS                                                         (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_ADDR(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_PHYS(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_OFFS                                                         (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_ADDR(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_PHYS(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_OFFS                                                         (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_PHYS(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_OFFS                                                      (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_BMSK                                              0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ADDR(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PHYS(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_OFFS                                                          (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_POR                                                           0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_BMSK                                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_RESET_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_RESET_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ADDR(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_PHYS(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_OFFS                                                           (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_POR                                                            0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_PHYS(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_OFFS                                                     (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PHYS(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OFFS                                                  (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR                                                   0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_BMSK                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_PHYS(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OFFS                                         (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_PHYS(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OFFS                                         (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_PHYS(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OFFS                                         (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_PHYS(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OFFS                                         (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_PHYS(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OFFS                                               (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_BMSK                          0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_SHFT                             4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ADDR(x)                                                      ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_PHYS(x)                                                      ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_OFFS                                                         (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_RSVD_BMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_RESERVED_1_RSVD_SHFT                                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_PHYS(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_OFFS                                              (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_RMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_SHFT                                     0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY_REG_BASE                                                         (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000d200)
#define AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY_REG_BASE_SIZE                                                    0x198
#define AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY_REG_BASE_USED                                                    0x194
#define AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY_REG_BASE_PHYS                                                    (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000d200)
#define AHB2PHY_0QUSB4PHY_DP_DP_DP_PHY_REG_BASE_OFFS                                                    0x0000d200

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_ADDR(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_PHYS(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_OFFS                                              (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_STEP_7_0_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID0_STEP_7_0_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_STEP_15_8_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID1_STEP_15_8_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_ADDR(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_PHYS(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_OFFS                                              (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_MINOR_7_0_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID2_MINOR_7_0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_ADDR(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_PHYS(x)                                           ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_OFFS                                              (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_POR                                               0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_MAJOR_BMSK                                              0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_MAJOR_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_MINOR_11_8_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_REVISION_ID3_MINOR_11_8_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ADDR(x)                                                    ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_PHYS(x)                                                    ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_OFFS                                                       (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_POR                                                        0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_DP_CFG_SPARE_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_DP_CFG_SPARE_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_AUX_RESET_BMSK                                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_AUX_RESET_SHFT                                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_CORE_RESET_TSYNC_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_CORE_RESET_TSYNC_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_PLL_START_BMSK                                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_PLL_START_SHFT                                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_PLL_RESET_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_PLL_RESET_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_SW_RESET_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_SW_RESET_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_RETIMING_ENABLE_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_RETIMING_ENABLE_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ADDR(x)                                                  ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_PHYS(x)                                                  ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_OFFS                                                     (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_POR                                                      0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_C_READY_MUX_BMSK                                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_C_READY_MUX_SHFT                                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_SW_C_READY_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_SW_C_READY_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_TCLK_LINKCLK_SEL_BMSK                                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_TCLK_LINKCLK_SEL_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_DISABLE_CGC_EN_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_DISABLE_CGC_EN_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE3_EN_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE3_EN_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE2_EN_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE2_EN_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE1_EN_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE1_EN_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE0_EN_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_CFG_1_RT_BUFFER_LANE0_EN_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ADDR(x)                                                 ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PHYS(x)                                                 ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_OFFS                                                    (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_POR                                                     0x00000078
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_SPARE_PWRDN_B_BMSK                                            0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_SPARE_PWRDN_B_SHFT                                               7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_DP_CLAMP_EN_B_BMSK                                            0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_DP_CLAMP_EN_B_SHFT                                               6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PLL_PWRDN_B_BMSK                                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PLL_PWRDN_B_SHFT                                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_LANE_2_3_PWRDN_B_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_LANE_2_3_PWRDN_B_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_LANE_0_1_PWRDN_B_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_LANE_0_1_PWRDN_B_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_AUX_PWRDN_B_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_AUX_PWRDN_B_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PSR_PWRDN_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PSR_PWRDN_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PWRDN_B_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_PD_CTL_PWRDN_B_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ADDR(x)                                                   ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_PHYS(x)                                                   ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_OFFS                                                      (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_POR                                                       0x0000004c
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_RETIME_BUFFER_SIZE_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_RETIME_BUFFER_SIZE_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_LINK_CLOCK_SEL_MUX_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_LINK_CLOCK_SEL_MUX_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_LINK_CLOCK_SEL_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_LINK_CLOCK_SEL_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_PAR_RATE_BMSK                                                    0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_PAR_RATE_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_TX_BAND_BMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MODE_TX_BAND_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ADDR(x)                                               ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_PHYS(x)                                               ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_OFFS                                                  (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_AUX_FORCE_TX_EN_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_AUX_FORCE_TX_EN_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_AUX_BYPASS_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_AUX_BYPASS_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_RSVD_BMSK                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG0_RSVD_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ADDR(x)                                               ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_PHYS(x)                                               ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_OFFS                                                  (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_AUX_DCTRL_7_0_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG1_AUX_DCTRL_7_0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ADDR(x)                                               ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_PHYS(x)                                               ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_OFFS                                                  (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_POR                                                   0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_AUX_DCTRL_15_8_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG2_AUX_DCTRL_15_8_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ADDR(x)                                               ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_PHYS(x)                                               ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_OFFS                                                  (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_FORCE_RX_EN_BMSK                                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_FORCE_RX_EN_SHFT                                           7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_TX_PRECHARGE_BMSK                                       0x70
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_TX_PRECHARGE_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_PARALLEL_LBK_BMSK                                        0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_PARALLEL_LBK_SHFT                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_BYPASS_MANCH_LBK_BMSK                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_BYPASS_MANCH_LBK_SHFT                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_SERIAL_LBK_BMSK                                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_SERIAL_LBK_SHFT                                            1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_NEAREND_LBK_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG3_AUX_NEAREND_LBK_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ADDR(x)                                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_PHYS(x)                                               ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_OFFS                                                  (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_AUX_TX_MANCH_HALFCYC_BMSK                                   0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG4_AUX_TX_MANCH_HALFCYC_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ADDR(x)                                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_PHYS(x)                                               ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_OFFS                                                  (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_POR                                                   0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_AUX_RX_MANCH_TWOCYC_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG5_AUX_RX_MANCH_TWOCYC_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ADDR(x)                                               ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_PHYS(x)                                               ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_OFFS                                                  (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_AUX_RX_MANCH_HALFCYC_BMSK                                   0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG6_AUX_RX_MANCH_HALFCYC_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ADDR(x)                                               ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_PHYS(x)                                               ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_OFFS                                                  (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_POR                                                   0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_AUX_RX_MANCH_CYCJITTER_BMSK                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG7_AUX_RX_MANCH_CYCJITTER_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ADDR(x)                                               ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_PHYS(x)                                               ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_OFFS                                                  (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_POR                                                   0x000000b7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_AUX_TX_PREAMBLE_BMSK                                        0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_AUX_TX_PREAMBLE_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_AUX_RX_PREAMBLE_BMSK                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG8_AUX_RX_PREAMBLE_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ADDR(x)                                               ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_PHYS(x)                                               ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OFFS                                                  (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_POR                                                   0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_TWOCYC_BMSK                                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_TWOCYC_SHFT                                           7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_HALFCYC_BMSK                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_HALFCYC_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_AUX_TIMING_BMSK                                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_OVERRIDE_AUX_TIMING_SHFT                                       5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_AUX_RX_CFG_SPARE_BMSK                                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_AUX_RX_CFG_SPARE_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_AUX_RX_ZERO_IDLE_CNT_BMSK                                    0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG9_AUX_RX_ZERO_IDLE_CNT_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ADDR(x)                                              ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_PHYS(x)                                              ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_OFFS                                                 (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_RMSK                                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_POR                                                  0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_RX_START_DEBOUNCE_ENA_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_RX_START_DEBOUNCE_ENA_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_RXOUT_DEBOUNCE_ENA_BMSK                                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_RXOUT_DEBOUNCE_ENA_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_DBOUNCE_SPARE_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG10_AUX_DBOUNCE_SPARE_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ADDR(x)                                              ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_PHYS(x)                                              ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_OFFS                                                 (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_RMSK                                                        0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_POR                                                  0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_DLY_AUX_RX_VALID_BMSK                                       0x6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_DLY_AUX_RX_VALID_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_USE_AUXRX_GEN1_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG11_USE_AUXRX_GEN1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ADDR(x)                                              ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_PHYS(x)                                              ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_OFFS                                                 (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_AUX_DCTRL_23_16_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_CFG12_AUX_DCTRL_23_16_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ADDR(x)                                     ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_PHYS(x)                                     ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_OFFS                                        (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_RMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_TX_REQ_ERR_MASK_BMSK                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_TX_REQ_ERR_MASK_SHFT                             4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_ALIGN_ERR_MASK_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_ALIGN_ERR_MASK_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_SYNC_ERR_MASK_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_SYNC_ERR_MASK_SHFT                            2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_DEC_ERR_MASK_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_DEC_ERR_MASK_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_STOP_ERR_MASK_BMSK                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_MASK_AUX_RX_STOP_ERR_MASK_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ADDR(x)                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_PHYS(x)                                    ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_OFFS                                       (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_RMSK                                             0x9f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_GLOBE_REQ_CLR_CMD_BMSK                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_GLOBE_REQ_CLR_CMD_SHFT                          7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_TX_REQ_ERR_CLR_BMSK                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_TX_REQ_ERR_CLR_SHFT                             4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_ALIGN_ERR_CLR_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_ALIGN_ERR_CLR_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_SYNC_ERR_CLR_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_SYNC_ERR_CLR_SHFT                            2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_DEC_ERR_CLR_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_DEC_ERR_CLR_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_STOP_ERR_CLR_BMSK                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_CLEAR_AUX_RX_STOP_ERR_CLR_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ADDR(x)                                           ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_PHYS(x)                                           ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_OFFS                                              (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_BIST_MODE_BMSK                                      0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_BIST_MODE_SHFT                                         7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_BIST_SEL_BMSK                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_BIST_SEL_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_TX_PATGEN_EN_BMSK                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_TX_PATGEN_EN_SHFT                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_TX_FIXPAT_BMSK                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_TX_FIXPAT_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_EN_BMSK                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_EN_SHFT                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_GEN_SHORT_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_GEN_SHORT_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_ERR_EN_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_ERR_EN_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_CLR_ERROR_COUNT_BMSK                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_CFG_AUX_RX_PRBS_CHK_CLR_ERROR_COUNT_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ADDR(x)                                     ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_PHYS(x)                                     ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_OFFS                                        (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_POR                                         0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_AUX_BIST_PRBS_SEED_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_SEED_AUX_BIST_PRBS_SEED_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ADDR(x)                                     ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_PHYS(x)                                     ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_OFFS                                        (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_POR                                         0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ATTR                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_AUX_BIST_PRBS_POLY_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_PRBS_POLY_AUX_BIST_PRBS_POLY_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ADDR(x)                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_PHYS(x)                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_OFFS                                   (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_AUX_TX_PROG_PAT_16B_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_LSB_AUX_TX_PROG_PAT_16B_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ADDR(x)                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_PHYS(x)                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_OFFS                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_AUX_TX_PROG_PAT_16B_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_TX_PROG_PAT_16B_MSB_AUX_TX_PROG_PAT_16B_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ADDR(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_PHYS(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_OFFS                                                   (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_RMSK                                                          0xb
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_POR                                                    0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_FORCE_CLKBUF_EN_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_FORCE_CLKBUF_EN_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_VCO_DIV_CLK_SEL_BMSK                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_VCO_DIV_VCO_DIV_CLK_SEL_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ADDR(x)                                             ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_PHYS(x)                                             ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_OFFS                                                (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_RMSK                                                      0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_POR                                                 0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_C_EXT_CLKBUF_EN_MUX_BMSK                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_C_EXT_CLKBUF_EN_MUX_SHFT                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_C_EXT_CLKBUF_EN_BMSK                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_C_EXT_CLKBUF_EN_SHFT                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_TSYNC_DONE_MUX_BMSK                                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_TSYNC_DONE_MUX_SHFT                                       3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_TSYNC_DONE_BMSK                                         0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_TSYNC_DONE_SHFT                                           2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_EXT_TSYNC_MUX_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_EXT_TSYNC_MUX_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_EXT_TSYNC_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TSYNC_OVRD_SW_EXT_TSYNC_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ADDR(x)                                       ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_PHYS(x)                                       ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_OFFS                                          (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_RMSK                                                 0x5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_L0_CORE_TXCLK_EN_BMSK                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_L0_CORE_TXCLK_EN_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_L0_CORE_PLL_EN_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_LANE_CTL_L0_CORE_PLL_EN_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ADDR(x)                                      ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_PHYS(x)                                      ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_OFFS                                         (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_RMSK                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_POR                                          0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TX_HDR_PRBS_SEL_BMSK                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TX_HDR_PRBS_SEL_SHFT                          6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TCLK_SEL_BMSK                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TCLK_SEL_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TX_GEN_EN_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_TX_GEN_EN_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_RX_PRBS_CHK_EN_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_RX_PRBS_CHK_EN_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_RX_PRBS_GEN_SHORT_BMSK                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_RX_PRBS_GEN_SHORT_SHFT                        2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_ERROR_INJECT_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_ERROR_INJECT_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_ERROR_CLEAR_BMSK                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG0_L0_BIST_ERROR_CLEAR_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ADDR(x)                                      ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_PHYS(x)                                      ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_OFFS                                         (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_POR                                          0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_RX_RESET_PCS_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_RX_RESET_PCS_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_TX_RESET_PCS_BMSK                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_TX_RESET_PCS_SHFT                             6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_MODE_BMSK                                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG1_L0_BIST_MODE_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ADDR(x)                                      ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_PHYS(x)                                      ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_OFFS                                         (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_POR                                          0x00000098
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_L0_HEADER_PAT_7_0_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG2_L0_HEADER_PAT_7_0_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ADDR(x)                                      ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_PHYS(x)                                      ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_OFFS                                         (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_RMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_POR                                          0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_L0_BIST_TX_MASK_BMSK                                0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_L0_BIST_TX_MASK_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_L0_HEADER_PAT_9_8_BMSK                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_CFG3_L0_HEADER_PAT_9_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ADDR(x)                                ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_PHYS(x)                                ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_OFFS                                   (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_L0_PRBS_SEED_7_0_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE0_L0_PRBS_SEED_7_0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ADDR(x)                                ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_PHYS(x)                                ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_OFFS                                   (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_RMSK                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_L0_PRBS_SEED_9_8_BMSK                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_PRBS_SEED_BYTE1_L0_PRBS_SEED_9_8_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ADDR(x)                                  ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_PHYS(x)                                  ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_OFFS                                     (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_L0_PRBS_POLY_7_0_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN0_L0_PRBS_POLY_7_0_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ADDR(x)                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_PHYS(x)                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_OFFS                                     (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_RMSK                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_L0_PRBS_POLY_9_8_BMSK                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_PATTERN1_L0_PRBS_POLY_9_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ADDR(x)                                       ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_PHYS(x)                                       ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_OFFS                                          (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_RMSK                                                 0x5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_L1_CORE_TXCLK_EN_BMSK                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_L1_CORE_TXCLK_EN_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_L1_CORE_PLL_EN_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_LANE_CTL_L1_CORE_PLL_EN_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ADDR(x)                                      ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_PHYS(x)                                      ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_OFFS                                         (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_RMSK                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_POR                                          0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TX_HDR_PRBS_SEL_BMSK                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TX_HDR_PRBS_SEL_SHFT                          6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TCLK_SEL_BMSK                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TCLK_SEL_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TX_GEN_EN_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_TX_GEN_EN_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_RX_PRBS_CHK_EN_BMSK                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_RX_PRBS_CHK_EN_SHFT                           3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_RX_PRBS_GEN_SHORT_BMSK                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_RX_PRBS_GEN_SHORT_SHFT                        2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_ERROR_INJECT_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_ERROR_INJECT_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_ERROR_CLEAR_BMSK                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG0_L1_BIST_ERROR_CLEAR_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ADDR(x)                                      ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_PHYS(x)                                      ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_OFFS                                         (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_POR                                          0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_RX_RESET_PCS_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_RX_RESET_PCS_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_TX_RESET_PCS_BMSK                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_TX_RESET_PCS_SHFT                             6
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_MODE_BMSK                                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG1_L1_BIST_MODE_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ADDR(x)                                      ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_PHYS(x)                                      ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_OFFS                                         (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_POR                                          0x00000098
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_L1_HEADER_PAT_7_0_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG2_L1_HEADER_PAT_7_0_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ADDR(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_PHYS(x)                                      ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_OFFS                                         (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_RMSK                                                0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_POR                                          0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_L1_BIST_TX_MASK_BMSK                                0xc
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_L1_BIST_TX_MASK_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_L1_HEADER_PAT_9_8_BMSK                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_CFG3_L1_HEADER_PAT_9_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ADDR(x)                                ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_PHYS(x)                                ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_OFFS                                   (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_L1_PRBS_SEED_7_0_BMSK                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE0_L1_PRBS_SEED_7_0_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ADDR(x)                                ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_PHYS(x)                                ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_OFFS                                   (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_RMSK                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_L1_PRBS_SEED_9_8_BMSK                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_PRBS_SEED_BYTE1_L1_PRBS_SEED_9_8_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ADDR(x)                                  ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_PHYS(x)                                  ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_OFFS                                     (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_L1_PRBS_POLY_7_0_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN0_L1_PRBS_POLY_7_0_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ADDR(x)                                  ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_PHYS(x)                                  ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_OFFS                                     (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_RMSK                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ATTR                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_L1_PRBS_POLY_9_8_BMSK                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_PATTERN1_L1_PRBS_POLY_9_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ADDR(x)                                              ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_PHYS(x)                                              ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_OFFS                                                 (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_RMSK                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_MISR_CLEAR_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_MISR_CLEAR_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_MISR_ENABLE_BMSK                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_CTRL_MISR_ENABLE_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ADDR(x)                                          ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_PHYS(x)                                          ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_OFFS                                             (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ADDR(x)                                                 ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_PHYS(x)                                                 ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_OFFS                                                    (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_EDPPHY_SPARE_7_0_BMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE0_EDPPHY_SPARE_7_0_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ADDR(x)                                                 ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_PHYS(x)                                                 ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_OFFS                                                    (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_EDPPHY_SPARE_15_8_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE1_EDPPHY_SPARE_15_8_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ADDR(x)                                                 ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_PHYS(x)                                                 ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_OFFS                                                    (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_EDPPHY_SPARE_23_16_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE2_EDPPHY_SPARE_23_16_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ADDR(x)                                                 ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_PHYS(x)                                                 ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_OFFS                                                    (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_EDPPHY_SPARE_31_24_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_SPARE3_EDPPHY_SPARE_31_24_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_ADDR(x)                                   ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_PHYS(x)                                   ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_OFFS                                      (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_RMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_TX_REQ_ERR_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_TX_REQ_ERR_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_ALIGN_ERR_BMSK                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_ALIGN_ERR_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_SYNC_ERR_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_SYNC_ERR_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_DEC_ERR_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_DEC_ERR_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_STOP_ERR_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_INTERRUPT_STATUS_AUX_RX_STOP_ERR_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_ADDR(x)                                                 ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_PHYS(x)                                                 ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_OFFS                                                    (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_RMSK                                                           0x7
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_C_READY_BMSK                                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_C_READY_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_PHY_READY_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_PHY_READY_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_TSYNC_DONE_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_STATUS_TSYNC_DONE_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_ADDR(x)                                       ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_PHYS(x)                                       ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_OFFS                                          (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_RMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_ATTR                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_AUX_BIST_CHECK_DONE_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS0_AUX_BIST_CHECK_DONE_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_ADDR(x)                                       ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_PHYS(x)                                       ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_OFFS                                          (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_ATTR                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_AUX_BIST_ERROR_COUNT_7_0_BMSK                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS1_AUX_BIST_ERROR_COUNT_7_0_SHFT                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_ADDR(x)                                       ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_PHYS(x)                                       ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_OFFS                                          (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_ATTR                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_AUX_BIST_ERROR_COUNT_15_8_BMSK                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_AUX_BIST_STATUS2_AUX_BIST_ERROR_COUNT_15_8_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_ADDR(x)                                   ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_PHYS(x)                                   ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_OFFS                                      (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_RMSK                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_RXCHK_HEADER_SEL_BMSK                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_RXCHK_HEADER_SEL_SHFT                      3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_PAT_DATA_NOT_FOUND_BMSK                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_PAT_DATA_NOT_FOUND_SHFT                    2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_HEADER_NOT_FOUND_BMSK                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_HEADER_NOT_FOUND_SHFT                      1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_CHECK_DONE_BMSK                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS0_L0_BIST_CHECK_DONE_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_ADDR(x)                                   ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_PHYS(x)                                   ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_OFFS                                      (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_L0_BIST_ERROR_COUNT_7_0_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS1_L0_BIST_ERROR_COUNT_7_0_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_ADDR(x)                                   ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_PHYS(x)                                   ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_OFFS                                      (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_L0_BIST_ERROR_COUNT_15_8_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_TX1_BIST_STATUS2_L0_BIST_ERROR_COUNT_15_8_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_ADDR(x)                                   ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_PHYS(x)                                   ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_OFFS                                      (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_RMSK                                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_RXCHK_HEADER_SEL_BMSK                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_RXCHK_HEADER_SEL_SHFT                      3
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_PAT_DATA_NOT_FOUND_BMSK                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_PAT_DATA_NOT_FOUND_SHFT                    2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_HEADER_NOT_FOUND_BMSK                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_HEADER_NOT_FOUND_SHFT                      1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_CHECK_DONE_BMSK                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS0_L1_BIST_CHECK_DONE_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_ADDR(x)                                   ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_PHYS(x)                                   ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_OFFS                                      (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_L1_BIST_ERROR_COUNT_7_0_BMSK                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS1_L1_BIST_ERROR_COUNT_7_0_SHFT                       0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_ADDR(x)                                   ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_PHYS(x)                                   ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_OFFS                                      (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_ATTR                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_L1_BIST_ERROR_COUNT_15_8_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_TX3_BIST_STATUS2_L1_BIST_ERROR_COUNT_15_8_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_ADDR(x)                                            ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_PHYS(x)                                            ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_OFFS                                               (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_MISR_CAPTURED_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_MISR_STATUS_MISR_CAPTURED_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_ADDR(x)                                     ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_PHYS(x)                                     ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_OFFS                                        (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_L0_MISR_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS000_L0_MISR_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_ADDR(x)                                     ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_PHYS(x)                                     ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_OFFS                                        (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_L0_MISR_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS001_L0_MISR_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_ADDR(x)                                     ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_PHYS(x)                                     ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_OFFS                                        (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_L0_MISR_23_16_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS010_L0_MISR_23_16_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_ADDR(x)                                     ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_PHYS(x)                                     ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_OFFS                                        (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_L0_MISR_31_24_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS011_L0_MISR_31_24_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_ADDR(x)                                     ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_PHYS(x)                                     ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_OFFS                                        (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_L0_MISR_39_32_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS100_L0_MISR_39_32_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_ADDR(x)                                     ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_PHYS(x)                                     ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_OFFS                                        (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_L0_MISR_47_40_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS101_L0_MISR_47_40_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_ADDR(x)                                     ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_PHYS(x)                                     ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_OFFS                                        (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_L0_MISR_55_48_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS110_L0_MISR_55_48_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_ADDR(x)                                     ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_PHYS(x)                                     ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_OFFS                                        (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_L0_MISR_63_56_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX0_MISR_STATUS111_L0_MISR_63_56_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_ADDR(x)                                     ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_PHYS(x)                                     ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_OFFS                                        (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_L1_MISR_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS000_L1_MISR_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_ADDR(x)                                     ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_PHYS(x)                                     ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_OFFS                                        (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_L1_MISR_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS001_L1_MISR_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_ADDR(x)                                     ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_PHYS(x)                                     ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_OFFS                                        (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_L1_MISR_23_16_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS010_L1_MISR_23_16_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_ADDR(x)                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_PHYS(x)                                     ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_OFFS                                        (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_L1_MISR_31_24_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS011_L1_MISR_31_24_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_ADDR(x)                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_PHYS(x)                                     ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_OFFS                                        (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_L1_MISR_39_32_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS100_L1_MISR_39_32_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_ADDR(x)                                     ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_PHYS(x)                                     ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_OFFS                                        (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_L1_MISR_47_40_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS101_L1_MISR_47_40_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_ADDR(x)                                     ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_PHYS(x)                                     ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_OFFS                                        (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_L1_MISR_55_48_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS110_L1_MISR_55_48_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_ADDR(x)                                     ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_PHYS(x)                                     ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_OFFS                                        (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_L1_MISR_63_56_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX1_MISR_STATUS111_L1_MISR_63_56_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_ADDR(x)                                     ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_PHYS(x)                                     ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_OFFS                                        (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_L2_MISR_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS000_L2_MISR_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_ADDR(x)                                     ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_PHYS(x)                                     ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_OFFS                                        (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_L2_MISR_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS001_L2_MISR_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_ADDR(x)                                     ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_PHYS(x)                                     ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_OFFS                                        (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_L2_MISR_23_16_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS010_L2_MISR_23_16_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_ADDR(x)                                     ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_PHYS(x)                                     ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_OFFS                                        (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_L2_MISR_31_24_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS011_L2_MISR_31_24_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_ADDR(x)                                     ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_PHYS(x)                                     ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_OFFS                                        (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_L2_MISR_39_32_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS100_L2_MISR_39_32_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_ADDR(x)                                     ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_PHYS(x)                                     ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_OFFS                                        (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_L2_MISR_47_40_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS101_L2_MISR_47_40_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_ADDR(x)                                     ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_PHYS(x)                                     ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_OFFS                                        (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_L2_MISR_55_48_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS110_L2_MISR_55_48_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_ADDR(x)                                     ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_PHYS(x)                                     ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_OFFS                                        (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_L2_MISR_63_56_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX2_MISR_STATUS111_L2_MISR_63_56_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_ADDR(x)                                     ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_PHYS(x)                                     ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_OFFS                                        (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_L3_MISR_7_0_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS000_L3_MISR_7_0_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_ADDR(x)                                     ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_PHYS(x)                                     ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_OFFS                                        (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_L3_MISR_15_8_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS001_L3_MISR_15_8_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_ADDR(x)                                     ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_PHYS(x)                                     ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_OFFS                                        (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_L3_MISR_23_16_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS010_L3_MISR_23_16_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_ADDR(x)                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_PHYS(x)                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_OFFS                                        (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_L3_MISR_31_24_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS011_L3_MISR_31_24_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_ADDR(x)                                     ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_PHYS(x)                                     ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_OFFS                                        (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_L3_MISR_39_32_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS100_L3_MISR_39_32_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_ADDR(x)                                     ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_PHYS(x)                                     ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_OFFS                                        (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_L3_MISR_47_40_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS101_L3_MISR_47_40_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_ADDR(x)                                     ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_PHYS(x)                                     ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_OFFS                                        (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_L3_MISR_55_48_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS110_L3_MISR_55_48_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_ADDR(x)                                     ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_PHYS(x)                                     ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_OFFS                                        (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_RMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_POR                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_POR_RMSK                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_ATTR                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_L3_MISR_63_56_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_TX3_MISR_STATUS111_L3_MISR_63_56_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_ADDR(x)                                             ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_PHYS(x)                                             ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_OFFS                                                (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_ADDR(x)                                             ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_PHYS(x)                                             ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_OFFS                                                (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_ADDR(x)                                             ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_PHYS(x)                                             ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_OFFS                                                (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_ADDR(x)                                             ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_PHYS(x)                                             ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_OFFS                                                (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_DP_DP_PHY_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                         0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE                           (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000e000)
#define AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_SIZE                      0x1e4
#define AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_USED                      0x1e0
#define AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_PHYS                      (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000e000)
#define AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_USB4_QSERDES_PLL_USB4_USB3_DP_QMP_PLL_20G_REG_BASE_OFFS                      0x0000e000

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ADDR(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_PHYS(x)                                                        ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_OFFS                                                           (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_POR                                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL1_ATB_SEL_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ADDR(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_PHYS(x)                                                        ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_OFFS                                                           (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_RMSK                                                                  0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_BMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ATB_SEL2_ATB_SEL_10_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ADDR(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_PHYS(x)                                                     ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_OFFS                                                        (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_RMSK                                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_FREQ_UPDATE_PLL_FREQ_UPDATE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ADDR(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_PHYS(x)                                                        ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_OFFS                                                           (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_POR                                                            0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_BMSK                                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_BYPASS_SHFT                                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_BMSK                                                0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_SYSCLK_WAKE_TIME_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_REFCLK_FREQ_SEL_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_RSVD_BMSK                                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_RSVD_SHFT                                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BG_TIMER_BIAS_WAIT_TIME_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ADDR(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_PHYS(x)                                                   ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_OFFS                                                      (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_RMSK                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_SSC_CENTER_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_EN_CENTER_SSC_EN_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_PHYS(x)                                                    ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_OFFS                                                       (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_PHYS(x)                                                    ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_OFFS                                                       (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_RMSK                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ADDR(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_PHYS(x)                                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_OFFS                                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_BMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER1_SSC_PER_7_0_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ADDR(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_PHYS(x)                                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_OFFS                                                           (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_PER2_SSC_PER_15_8_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_PHYS(x)                                            ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OFFS                                               (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE0_SSC_STEPSIZE_MODE0_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_PHYS(x)                                            ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OFFS                                               (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE0_SSC_STEPSIZE_MODE0_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_PHYS(x)                                            ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OFFS                                               (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE0_SSC_STEPSIZE_MODE0_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_PHYS(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OFFS                                               (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE1_MODE1_SSC_STEPSIZE_MODE1_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_PHYS(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OFFS                                               (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_BMSK                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE2_MODE1_SSC_STEPSIZE_MODE1_15_8_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_PHYS(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OFFS                                               (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_BMSK                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SSC_STEP_SIZE3_MODE1_SSC_STEPSIZE_MODE1_16_16_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ADDR(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_PHYS(x)                                                        ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_OFFS                                                           (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_PLL_POSTDIV_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ADDR(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_PHYS(x)                                                    ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_OFFS                                                       (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_RMSK                                                             0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_BMSK                                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_MUX_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_POST_DIV_MUX_PLL_POSTDIV_8_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_PHYS(x)                                             ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OFFS                                                (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR                                                 0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_EN_SYSCLK_TX_SEL_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_L_EN_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_CLKBUF_R_EN_SHFT                                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_MUX_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CLKBUFLR_EN_BIAS_EN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ADDR(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_PHYS(x)                                                     ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_OFFS                                                        (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_CLKDRVIDLE_EN_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_BMSK                                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS3PS4_SHFT                                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_BMSK                                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EN_SYSCLK_TX_PS0PS1PS2_SHFT                                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_BMSK                                                    0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_CLK_EP_EN_SHFT                                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_MUX_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_PLL_CLKOUT_EN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_ENABLE1_EXT_CLKBUF_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_PHYS(x)                                                    ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_OFFS                                                       (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_POR                                                        0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_BMSK                                        0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_EP_GLITCHFREE_BYPASS_SHFT                                           6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_MUX_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_BMSK                                         0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_TX_SYSCLKSEL_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_BMSK                                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_DIV2_SEL_SHFT                                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_CM_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_AC_COUPLE_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYS_CLK_CTRL_SYSCLK_GNDTERM_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_PHYS(x)                                               ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_OFFS                                                  (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR                                                   0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_CTRL_BY_PSM_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_EN_PS3PS4_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SYSCLK_BUF_EN_MUX_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_BUF_ENABLE_SW_SYSCLK_BUF_EN_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ADDR(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_PHYS(x)                                                          ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_OFFS                                                             (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_RMSK                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_POR                                                              0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_POR_RMSK                                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ATTR                                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_PLL_EN_MUX_BMSK                                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_PLL_EN_MUX_SHFT                                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_PLL_EN_BMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_EN_PLL_EN_SHFT                                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ADDR(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_PHYS(x)                                                        ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_OFFS                                                           (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_POR                                                            0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_PLL_IVCO_BMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_IVCO_PLL_IVCO_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ADDR(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_PHYS(x)                                                      ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_OFFS                                                         (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_IETRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IETRIM_IETRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ADDR(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_PHYS(x)                                                      ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_OFFS                                                         (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_RMSK                                                               0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_POR                                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_IPTRIM_BMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_IPTRIM_IPTRIM_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_PHYS(x)                                            ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OFFS                                               (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_RMSK                                                     0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_BMSK                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_MUX_SHFT                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_DIVSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_FORCE_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_MUX_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_EP_CLOCK_DETECT_CTRL_SYSCLK_CLKDET_EN_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_PHYS(x)                                          ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_OFFS                                             (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_DET_COMP_STATUS_SYSCLK_CLKDET_COMP_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_POR                                                    0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE0_CLK_EP_DIV_MODE0_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_PHYS(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_OFFS                                                   (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_POR                                                    0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_EP_DIV_MODE1_CLK_EP_DIV_MODE1_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_PHYS(x)                                                   ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_OFFS                                                      (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE0_PLL_CPCTRL_MODE0_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_PHYS(x)                                                   ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_OFFS                                                      (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_RMSK                                                            0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_POR                                                       0x0000001b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_BMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CP_CTRL_MODE1_PLL_CPCTRL_MODE1_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_PHYS(x)                                                 ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_OFFS                                                    (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE0_PLL_RCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_PHYS(x)                                                 ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_OFFS                                                    (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_RMSK                                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_POR                                                     0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_BMSK                                          0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_RCTRL_MODE1_PLL_RCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_PHYS(x)                                                 ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_OFFS                                                    (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE0_PLL_CCTRL_MODE0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_PHYS(x)                                                 ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_OFFS                                                    (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_BMSK                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CCTRL_MODE1_PLL_CCTRL_MODE1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ADDR(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PHYS(x)                                                       ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_OFFS                                                          (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_RMSK                                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_POR                                                           0x00000023
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_BMSK                                                0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_STABLE_TIME_SHFT                                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_MASH_RESET_MUX_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_MASH_RESET_BMSK                                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_MASH_RESET_SHFT                                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_BMSK                                                       0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_CPLIN_SHFT                                                         2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_DIV_FFEN_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_CNTRL_PLL_DIV_ORD_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_PHYS(x)                                             ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OFFS                                                (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR                                                 0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIAS_EN_CTRL_BY_PSM_BIAS_EN_CTRL_BY_PSM_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_PHYS(x)                                                   ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_OFFS                                                      (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_POR                                                       0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_BMSK                                             0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_CML_SYSCLK_SEL_SHFT                                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_TERM_SEL_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_BMSK                                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_SEL_SHFT                                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_BMSK                                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_MUX_SHFT                                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_BMSK                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SYSCLK_EN_SEL_SYSCLK_EN_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_PHYS(x)                                                  ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_OFFS                                                     (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CML_SYSCLK_SEL_CML_SYSCLK_SEL_MUX_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ADDR(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_PHYS(x)                                                   ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_OFFS                                                      (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_POR                                                       0x00000028
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_BMSK                                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_FORCE_C_READY_SHFT                                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_TSYNC_SEL_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_BMSK                                            0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_DISABLE_CLKGATE_SHFT                                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_PLL_UNLOCK_DISABLE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_BMSK                                               0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_RSM_START_MUX_SHFT                                                 2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_RSM_START_BMSK                                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_RSM_START_SHFT                                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_PHYS(x)                                                  ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_OFFS                                                     (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_POR                                                      0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_BMSK                                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_MUX_SHFT                                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_BMSK                                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_CORE_PLL_EN_SHFT                                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_BIAS_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_BYPASS_RSM_INTEGLOOP_CAL_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_BMSK                                          0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_PULSE_WIDTH_SHFT                                            2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_MUX_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESETSM_CNTRL2_TSYNC_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ADDR(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PHYS(x)                                                     ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_OFFS                                                        (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_RMSK                                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_BMSK                                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_2_SHFT                                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_2_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_BMSK                                                   0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_EN_SHFT                                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_BMSK                                                   0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_RNG_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_BMSK                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_EN_PLLLOCK_CNT_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PHYS(x)                                                    ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_OFFS                                                       (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_RMSK                                                             0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_EN_BMSK                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_EN_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_BY_4_BMSK                                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_LOCK_DETECT_SPEEDUP_BY_4_SHFT                                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_BMSK                                      0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_INIT_POINT_CNT_SHFT                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_RNG_UPDATE_DISABLE_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_BMSK                                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_PLLLOCK_STOP_COUNT_SHFT                                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP_CFG_BYP_PLLLOCK_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_PHYS(x)                                                 ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_OFFS                                                    (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE0_PLLLOCK_CMP_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_PHYS(x)                                                 ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_OFFS                                                    (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE0_PLLLOCK_CMP_MODE0_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_PHYS(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_OFFS                                                    (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP1_MODE1_PLLLOCK_CMP_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_PHYS(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_OFFS                                                    (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_LOCK_CMP2_MODE1_PLLLOCK_CMP_MODE1_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ADDR(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_PHYS(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_OFFS                                                    (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE0_DEC_START_MODE0_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_PHYS(x)                                             ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_OFFS                                                (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE0_DEC_START_MODE0_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ADDR(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_PHYS(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_OFFS                                                    (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MODE1_DEC_START_MODE1_7_0_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_PHYS(x)                                             ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_OFFS                                                (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEC_START_MSB_MODE1_DEC_START_MODE1_8_8_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_PHYS(x)                                           ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_OFFS                                              (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE0_DIV_FRAC_START_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_PHYS(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_OFFS                                              (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE0_DIV_FRAC_START_MODE0_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_PHYS(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_OFFS                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE0_DIV_FRAC_START_MODE0_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_PHYS(x)                                           ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_OFFS                                              (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START1_MODE1_DIV_FRAC_START_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_PHYS(x)                                           ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_OFFS                                              (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_BMSK                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START2_MODE1_DIV_FRAC_START_MODE1_15_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_PHYS(x)                                           ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_OFFS                                              (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_BMSK                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DIV_FRAC_START3_MODE1_DIV_FRAC_START_MODE1_19_16_SHFT                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_PHYS(x)                                               ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_OFFS                                                  (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_POR                                                   0x00000080
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_BMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_INITVAL_INTEGLOOP_INITVAL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ADDR(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_PHYS(x)                                                    ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_OFFS                                                       (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_RMSK                                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_P_GAIN_SIGN_FLIP_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_CODE_BYPASS_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_EN_INTEGLOOP_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_PHYS(x)                                           ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OFFS                                              (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE0_INTEGLOOP_GAIN_MODE0_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_PHYS(x)                                           ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OFFS                                              (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE0_INTEGLOOP_GAIN_MODE0_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_PHYS(x)                                           ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OFFS                                              (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR                                               0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_BMSK                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN0_MODE1_INTEGLOOP_GAIN_MODE1_7_0_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_PHYS(x)                                           ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OFFS                                              (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_RMSK                                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_GAIN1_MODE1_INTEGLOOP_GAIN_MODE1_11_8_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_PHYS(x)                                          ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OFFS                                             (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_BMSK                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN0_INTEGLOOP_P_GAIN_7_0_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_PHYS(x)                                          ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OFFS                                             (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_RMSK                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_BMSK                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_P_PATH_GAIN1_INTEGLOOP_P_GAIN_9_8_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_PHYS(x)                                             ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OFFS                                                (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_RMSK                                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR                                                 0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_BMSK                                0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_TOO_SLOW_CNTSEL_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FORCE_CORRECT_POL_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_CORRECT_EN_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCOCAL_DEADMAN_CTRL_FBCLK_DEAD_TIME_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_PHYS(x)                                                   ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_OFFS                                                      (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_BMSK                                      0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BIN_VCOCAL_FORCE_DONE_SHFT                                         6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_TYPE_SEL_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCOCAL_POS_SLOPE_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE1_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_BYP_VCOCAL_MODE0_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_MUX_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_CTRL_VCO_TUNE_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_PHYS(x)                                                    ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_OFFS                                                       (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_RMSK                                                              0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_BMSK                                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_VCO_DEFAULT_FREQ_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0B_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAP_MAP_LANE_PS0A_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_PHYS(x)                                                 ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_OFFS                                                    (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_POR                                                     0x00000053
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE0_PLL_VCOTUNE_MODE0_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_PHYS(x)                                                 ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_OFFS                                                    (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_POR                                                     0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE0_PLL_VCOTUNE_MODE0_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_PHYS(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_OFFS                                                    (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_POR                                                     0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE1_MODE1_PLL_VCOTUNE_MODE1_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_PHYS(x)                                                 ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_OFFS                                                    (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_POR                                                     0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_BMSK                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE2_MODE1_PLL_VCOTUNE_MODE1_9_8_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_PHYS(x)                                               ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_OFFS                                                  (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_POR                                                   0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL1_VCO_TUNE_INITVAL_7_0_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_PHYS(x)                                               ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_OFFS                                                  (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_RMSK                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_POR                                                   0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_BMSK                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_INITVAL2_VCO_TUNE_INITVAL_9_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_PHYS(x)                                                ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_OFFS                                                   (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL1_VCO_TUNE_MINVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_PHYS(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_OFFS                                                   (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MINVAL2_VCO_TUNE_MINVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_PHYS(x)                                                ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_OFFS                                                   (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR                                                    0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL1_VCO_TUNE_MAXVAL_7_0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_PHYS(x)                                                ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_OFFS                                                   (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_RMSK                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR                                                    0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_BMSK                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_MAXVAL2_VCO_TUNE_MAXVAL_9_8_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_PHYS(x)                                                 ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_OFFS                                                    (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_POR                                                     0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER1_PLL_VCOTUNE_TIMER_7_0_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_PHYS(x)                                                 ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_OFFS                                                    (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_POR                                                     0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_BMSK                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_TUNE_TIMER2_PLL_VCOTUNE_TIMER_15_8_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_ADDR(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PHYS(x)                                                      ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_OFFS                                                         (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_REFGEN_READY_BMSK                                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_REFGEN_READY_SHFT                                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_BMSK                                                    0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_FREEZEIO_D_SHFT                                                       6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_REFCLK_DONE_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_CORECLK_DONE_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_SWITCH_TO_AUXCLK_DONE_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_BMSK                                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_UNLOCKED_SHFT                                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_BMSK                                                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_LOCKED_SHFT                                                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_STATUS_PLL_FREQ_DONE_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_ADDR(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_PHYS(x)                                                 ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_OFFS                                                    (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_ATTR                                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_RESETSM_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESET_SM_STATUS_RESETSM_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_PHYS(x)                                             ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_OFFS                                                (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_BMSK                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_RESTRIM_CODE_STATUS_RESTRIM_CODE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_PHYS(x)                                             ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_OFFS                                                (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE1_STATUS_VCO_CTUNE_BINCODE_7_0_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_PHYS(x)                                             ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_OFFS                                                (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_RMSK                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_BMSK                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLLCAL_CODE2_STATUS_VCO_CTUNE_BINCODE_9_8_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ADDR(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_PHYS(x)                                                      ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_OFFS                                                         (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_POR                                                          0x00000031
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_BMSK                                             0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_MUX_SHFT                                                7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_BMSK                                                 0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_REFCLK_DRV_EN_SHFT                                                    6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_BMSK                                                  0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_TSYNC_EN_MUX_SHFT                                                     5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_TSYNC_EN_BMSK                                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_TSYNC_EN_SHFT                                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_SYSCLK_CMOS_PAD_SEL_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_BMSK                                             0x6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_SYSCLK_TX_SWINGSEL_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_BMSK                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CLK_SELECT_EP_REFCLK_SEL_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ADDR(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_PHYS(x)                                                       ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_OFFS                                                          (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_POR                                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_BMSK                                             0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE1_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_BMSK                                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_SEL_HSCLK_DIVSEL_MODE0_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_PHYS(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OFFS                                                (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR                                                 0x00000033
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_BMSK                            0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE1_SHFT                               4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_BMSK                             0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_HSCLK_HS_SWITCH_SEL_HSCLK_SWITCH_DIVSEL_MODE0_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_PHYS(x)                                        ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_OFFS                                           (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_RMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ATTR                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_BMSK                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_INTEGLOOP_BINCODE_STATUS_INTEGLOOP_BINCODE_SHFT                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ADDR(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_PHYS(x)                                                      ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_OFFS                                                         (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_RMSK                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_PLL_ANALOG_PLL_ANALOG_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_PHYS(x)                                               ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_OFFS                                                  (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE0_CORE_CLK_DIV_MODE0_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_PHYS(x)                                               ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_OFFS                                                  (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_POR                                                   0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORECLK_DIV_MODE1_CORE_CLK_DIV_MODE1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ADDR(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_PHYS(x)                                                        ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_OFFS                                                           (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_RMSK                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_POR                                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_SW_RESET_BMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SW_RESET_SW_RESET_SHFT                                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ADDR(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_PHYS(x)                                                     ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_OFFS                                                        (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_RMSK                                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_POR                                                         0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_BMSK                           0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_ENABLE_INTERNAL_CORECLK_DIV2_RATIO_SHFT                              6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_BMSK                                        0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE1_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CLKS_PLL_DIVSEL_MODE0_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_MUX_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_BMSK                                                    0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_CORECLK_EN_SHFT                                                      2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_MUX_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CORE_CLK_EN_AUXCLK_EN_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_ADDR(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_PHYS(x)                                                  ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_OFFS                                                     (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_C_READY_BMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_C_READY_STATUS_C_READY_SHFT                                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ADDR(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PHYS(x)                                                      ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_OFFS                                                         (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_RMSK                                                               0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_POR                                                          0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE1_BMSK                                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE1_SHFT                                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE0_BMSK                                         0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CORECLK_DIVISOR_MODE0_SHFT                                            5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE0_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE0_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_BMSK                                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_CORECLK_SHFT                                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PSM_SWITCH_AUXCLK_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE1_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_PLL_FBCLK_SEL_MODE1_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_CONFIG_CLK_BIAS_REFSEL_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_PHYS(x)                                               ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_OFFS                                                  (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_RMSK                                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_BMSK                                      0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_MUX_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_BMSK                                           0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_PLL_HS_SWITCH_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_UPDATE_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_SW_SEL_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_RATE_OVERRIDE_CMN_RATE_CODE_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_PHYS(x)                                                ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_OFFS                                                   (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_POR                                                    0x00000005
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_BMSK                                  0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE1_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_BMSK                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_SVS_MODE_CLK_SEL_PLL_DIGCLK_DIVSEL_MODE0_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_ADDR(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_PHYS(x)                                                      ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_OFFS                                                         (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_ADDR(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_PHYS(x)                                                      ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_OFFS                                                         (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_ADDR(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_PHYS(x)                                                      ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_OFFS                                                         (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_ADDR(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_PHYS(x)                                                      ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_OFFS                                                         (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_RMSK                                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_POR                                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_ATTR                                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_PHYS(x)                                                   ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_OFFS                                                      (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_RMSK                                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_BMSK                                              0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_CLK_DEBUG_SEL_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ADDR(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PHYS(x)                                                       ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_OFFS                                                          (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_RMSK                                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_POR                                                           0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_POR_RMSK                                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ATTR                                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_BMSK                                   0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_COUPLE_HS_SWITCH_RATE_CHANGE_SHFT                                      7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_BMSK                                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DIS_CG_RATE_CHANGE_SHFT                                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_BMSK                                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DIS_CG_SYSGLITCH_SHFT                                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_BMSK                                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_RESET_MUX_SHFT                                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_RESET_BMSK                                                       0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_RESET_SHFT                                                         3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_BMSK                                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_MUX_SHFT                                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_PLL_VREG_READY_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MISC1_DISABLE_B2T_INTEGLOOP_CLKGATE_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ADDR(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_PHYS(x)                                                        ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_OFFS                                                           (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_RMSK                                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_POR                                                            0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_POR_RMSK                                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ATTR                                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_BMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CMN_MODE_7_0_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_PHYS(x)                                                  ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_OFFS                                                     (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_CMN_MODE_CONTD_CMN_MODE_15_8_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PHYS(x)                                               ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OFFS                                                  (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR                                                   0x00000008
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VREFGEN_REFSEL_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_PLL_VAR_DCCTRL_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_BMSK                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_VCO_DC_LEVEL_CTRL_CMN_VREG_SEL_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_PHYS(x)                                      ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OFFS                                         (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_PHYS(x)                                      ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OFFS                                         (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE0_BIN_VCOCAL_MEAS_CNT_MODE0_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_PHYS(x)                                      ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OFFS                                         (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_BMSK                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE1_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_7_0_SHFT                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_PHYS(x)                                      ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OFFS                                         (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR                                          0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_CMP_CODE2_MODE1_BIN_VCOCAL_MEAS_CNT_MODE1_15_8_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_PHYS(x)                                            ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OFFS                                               (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_BMSK                          0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE1_SHFT                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_BIN_VCOCAL_HSCLK_SEL_BIN_VCOCAL_HSCLK_SEL_MODE0_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x)                                               ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_PHYS(x)                                               ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_OFFS                                                  (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SELECT_LOOP_UNROLL_BMSK                                     0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SELECT_LOOP_UNROLL_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE1_BMSK                           0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE1_SHFT                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE0_BMSK                            0x6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_SLOWCLK_DIVISOR_DIGCLK_MODE0_SHFT                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_FORCE_REFGEN_READY_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_CTRL_1_FORCE_REFGEN_READY_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_PHYS(x)                                           ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_OFFS                                              (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_RMSK                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_HS_SWITCH_SELECTED_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_MODE_OPERATION_STATUS_PLL_MODE_SELECTED_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x)                                            ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_PHYS(x)                                            ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OFFS                                               (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_POR                                                0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_KEEP_GAIN_ADJ_STEP_SEL_SSC_BMSK                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_KEEP_GAIN_ADJ_STEP_SEL_SSC_SHFT                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_GAIN_ADJ_STEP_SEL_BMSK                                   0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_GAIN_ADJ_STEP_SEL_SHFT                                      4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_COUNTER_LIMIT_SEL_BMSK                                    0xe
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_COUNTER_LIMIT_SEL_SHFT                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ENABLE_GAIN_ADJ_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_1_ENABLE_GAIN_ADJ_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x)                                            ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_PHYS(x)                                            ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OFFS                                               (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_POR                                                0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_MAX_KI_GAIN_LSB_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_2_MAX_KI_GAIN_LSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x)                                            ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_PHYS(x)                                            ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OFFS                                               (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_POR                                                0x0000003f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_MIN_KI_GAIN_LSB_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_3_MIN_KI_GAIN_LSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x)                                            ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_PHYS(x)                                            ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OFFS                                               (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MAX_KI_GAIN_MSB_BMSK                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MAX_KI_GAIN_MSB_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MIN_KI_GAIN_MSB_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_AUTO_GAIN_ADJ_CTRL_4_MIN_KI_GAIN_MSB_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_PHYS(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_OFFS                                                    (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_MUX_BMSK                                            0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_MUX_SHFT                                               7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_BMSK                                                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_EXT_TSYNC_SHFT                                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE1_BMSK                              0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE1_SHFT                                 5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE0_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_CLKS_PLL_DIVSEL_EPCLK_MODE0_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_GAIN_ADJ_INVERSE_POLARITY_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_GAIN_ADJ_INVERSE_POLARITY_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_COUNTER_LIMIT_SEL_SSC_BMSK                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_COUNTER_LIMIT_SEL_SSC_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x)                                               ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_PHYS(x)                                               ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_OFFS                                                  (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_SAVED_FOR_FUTURE_1_BMSK                                     0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_SAVED_FOR_FUTURE_1_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_MODE_MODE1_BMSK                                         0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_MODE_MODE1_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_VREG_SEL_MODE1_BMSK                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_2_CMN_VREG_SEL_MODE1_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x)                                               ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_PHYS(x)                                               ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_OFFS                                                  (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_SAVED_FOR_FUTURE_2_BMSK                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_QSERDES_PLL_ADDITIONAL_MISC_3_SAVED_FOR_FUTURE_2_SHFT                                        0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE_REG_BASE                                 (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000e200)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE_REG_BASE_SIZE                            0x6c
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE_REG_BASE_USED                            0x68
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE_REG_BASE_PHYS                            (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000e200)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L0_USB4_PCS_L0_USB4_PCS_LANE_REG_BASE_OFFS                            0x0000e200

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_ADDR(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_PHYS(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_OFFS                                              (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RMSK                                                    0x1c
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_BMSK                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_SHFT                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_DONE_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_DONE_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_SHFT                            2

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_RMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_RX_MARGINING_ON_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_RX_MARGINING_ON_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_PCS_LANE_OFF_METHOD_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_PCS_LANE_OFF_METHOD_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_PCS_LANE_OFF_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS2_PCS_LANE_OFF_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_ADDR(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_PHYS(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_OFFS                                              (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_RMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_RSVD_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PCS_STATUS3_RSVD_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x)                             ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_PHYS(x)                             ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_OFFS                                (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_RMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_POR                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_POR_RMSK                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_ATTR                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x)                             ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_PHYS(x)                             ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_OFFS                                (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_RMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_POR                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_POR_RMSK                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_ATTR                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_ADDR(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_PHYS(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_OFFS                                          (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_RMSK                                                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_ATTR                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_RXEQ_TRAINING_DONE_BMSK                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_RXEQ_TRAINING_DONE_SHFT                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_RX_DATA_ALIGNED_BMSK                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_RX_DATA_ALIGNED_SHFT                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_BMSK                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_SHFT                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHECK_DONE_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CHK_STATUS_BIST_CHECK_DONE_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ADDR(x)                                        ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_PHYS(x)                                        ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_OFFS                                           (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_RMSK                                                 0xf7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_POR                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_MBUS_TXPRESET_BMSK                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_MBUS_TXPRESET_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_RXSTANDBY_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_RXSTANDBY_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_TXELECIDLE_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL1_SW_TXELECIDLE_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ADDR(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_PHYS(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_OFFS                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_DSBL_PRE_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_DSBL_PRE_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_DSBL_POST_BMSK                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_DSBL_POST_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_LANE_DSBL_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_MBUS_LANE_DSBL_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_LANE_DISABLE_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_SW_CTRL2_SW_LANE_DISABLE_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ADDR(x)                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_PHYS(x)                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_OFFS                                           (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_RMSK                                                 0x17
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_MBUS_TXPRESET_MX_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_MBUS_TXPRESET_MX_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_RXSTANDBY_MX_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_RXSTANDBY_MX_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ADDR(x)                                        ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_PHYS(x)                                        ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_OFFS                                           (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_DSBL_PRE_MX_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_DSBL_PRE_MX_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_DSBL_POST_MX_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_DSBL_POST_MX_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_LANE_DSBL_MX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_MBUS_LANE_DSBL_MX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_LANE_DISABLE_MX_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_INSIG_MX_CTRL2_SW_LANE_DISABLE_MX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ADDR(x)                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_PHYS(x)                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_OFFS                                          (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_RMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_RXSTANDBYSTATUS_BMSK                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_RXSTANDBYSTATUS_SHFT                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_RXELECIDLE_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_RXELECIDLE_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_PHYSTATUS_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL1_SW_PHYSTATUS_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ADDR(x)                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_PHYS(x)                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_OFFS                                          (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_SW_MBUS_FOM_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_SW_CTRL2_SW_MBUS_FOM_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ADDR(x)                                       ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_PHYS(x)                                       ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_OFFS                                          (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_RMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_RXSTANDBYSTATUS_MX_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_RXSTANDBYSTATUS_MX_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ADDR(x)                                       ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_PHYS(x)                                       ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_OFFS                                          (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_RMSK                                                0xc1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_POST_EN_BMSK                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_POST_EN_SHFT                           7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_PRE_EN_BMSK                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_PRE_EN_SHFT                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_SW_MBUS_FOM_MX_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_OUTSIG_MX_CTRL2_SW_MBUS_FOM_MX_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ADDR(x)                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_PHYS(x)                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_OFFS                                   (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_POST_BMSK                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_POST_SHFT                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_PRE_BMSK                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_PRE_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ADDR(x)                                         ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_PHYS(x)                                         ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_OFFS                                            (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_RMSK                                                  0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_FORCE_RX_SIGDET_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL1_FORCE_RX_SIGDET_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ADDR(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_PHYS(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_OFFS                                            (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ADDR(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_PHYS(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_OFFS                                            (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ADDR(x)                                             ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_PHYS(x)                                             ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_OFFS                                                (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_RMSK                                                      0xf3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_POR                                                 0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_RX_ERR_EN_BMSK                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_RX_ERR_EN_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_GEN_SHORT_PATTERN_BMSK                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_GEN_SHORT_PATTERN_SHFT                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_PRBS_SEL_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_PRBS_SEL_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_TX_EN_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_TX_EN_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_TXRX_EN_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_BIST_CTRL_BIST_TXRX_EN_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ADDR(x)                                            ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_PHYS(x)                                            ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_OFFS                                               (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_POR                                                0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_PRBS_SEED0_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED0_PRBS_SEED0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ADDR(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_PHYS(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_OFFS                                               (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_POR                                                0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_PRBS_SEED1_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_PRBS_SEED1_PRBS_SEED1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ADDR(x)                                       ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_PHYS(x)                                       ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_OFFS                                          (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_RMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_RSVD_BMSK                                            0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_RSVD_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_RX_LANE_OFF_STATE_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_RX_LANE_OFF_STATE_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_TX_LANE_OFF_STATE_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_LANE_OFF_CONFIG_TX_LANE_OFF_STATE_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_ADDR(x)                                          ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_PHYS(x)                                          ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_OFFS                                             (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_RX_LINK_EVAL_STTS0_FOM_BMSK                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS1_RX_LINK_EVAL_STTS0_FOM_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_ADDR(x)                                          ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_PHYS(x)                                          ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_OFFS                                             (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_RX_LINK_EVAL_STTS1_DC_DONE_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RXEQ_STATUS2_RX_LINK_EVAL_STTS1_DC_DONE_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ADDR(x)                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_PHYS(x)                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_OFFS                                       (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_RMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_RX_MGN_SW_RESET_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_CTRL1_RX_MGN_SW_RESET_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_ADDR(x)                                  ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_PHYS(x)                                  ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_OFFS                                     (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_STATUS_BMSK                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_STATUS_SHFT                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_NAK_BMSK                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_NAK_SHFT                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS2_ERROR_COUNT_BMSK                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS1_RX_MGN_STTS2_ERROR_COUNT_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_ADDR(x)                                  ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_PHYS(x)                                  ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_OFFS                                     (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_RMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_RX_MGN_Q_PI_CODE_OFS_BMSK                      0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L0_RX_MARGINING_STATUS2_RX_MGN_Q_PI_CODE_OFS_SHFT                         0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE_REG_BASE                                 (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000e300)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE_REG_BASE_SIZE                            0x6c
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE_REG_BASE_USED                            0x68
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE_REG_BASE_PHYS                            (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000e300)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_L1_USB4_PCS_L1_USB4_PCS_LANE_REG_BASE_OFFS                            0x0000e300

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_ADDR(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_PHYS(x)                                           ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_OFFS                                              (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RMSK                                                    0x1c
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_BMSK                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_COMPLETED_SHFT                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_DONE_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_DONE_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_BMSK                          0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS1_RX_SAMPLER_CAL_IN_PROGRESS_SHFT                            2

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_ADDR(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_PHYS(x)                                           ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_OFFS                                              (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_RMSK                                                     0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_RX_MARGINING_ON_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_RX_MARGINING_ON_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_PCS_LANE_OFF_METHOD_BMSK                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_PCS_LANE_OFF_METHOD_SHFT                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_PCS_LANE_OFF_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS2_PCS_LANE_OFF_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_ADDR(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_PHYS(x)                                           ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_OFFS                                              (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_RMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_ATTR                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_RSVD_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PCS_STATUS3_RSVD_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x)                             ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_PHYS(x)                             ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_OFFS                                (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_RMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_POR                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_POR_RMSK                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_ATTR                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_L_STATUS_BIST_CHK_ERR_CNT_L_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x)                             ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_PHYS(x)                             ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_OFFS                                (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_RMSK                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_POR                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_POR_RMSK                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_ATTR                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_BMSK                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_ERR_CNT_H_STATUS_BIST_CHK_ERR_CNT_H_SHFT                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_ADDR(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_PHYS(x)                                       ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_OFFS                                          (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_RMSK                                                0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_ATTR                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_RXEQ_TRAINING_DONE_BMSK                    0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_RXEQ_TRAINING_DONE_SHFT                       5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_RX_DATA_ALIGNED_BMSK                       0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_RX_DATA_ALIGNED_SHFT                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_BMSK                             0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHK_HEADER_SEL_SHFT                               3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_HEADER_NOT_FOUND_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_BMSK                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_PAT_DATA_NOT_FOUND_SHFT                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHECK_DONE_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CHK_STATUS_BIST_CHECK_DONE_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ADDR(x)                                        ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_PHYS(x)                                        ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_OFFS                                           (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_RMSK                                                 0xf7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_POR                                            0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_MBUS_TXPRESET_BMSK                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_MBUS_TXPRESET_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_RXSTANDBY_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_RXSTANDBY_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_BMSK                           0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_TXDETECTRX_LOOPBACK_SHFT                             1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_TXELECIDLE_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL1_SW_TXELECIDLE_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ADDR(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_PHYS(x)                                        ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_OFFS                                           (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_DSBL_PRE_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_DSBL_PRE_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_DSBL_POST_BMSK                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_DSBL_POST_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_LANE_DSBL_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_MBUS_LANE_DSBL_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_LANE_DISABLE_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_SW_CTRL2_SW_LANE_DISABLE_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ADDR(x)                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_PHYS(x)                                        ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_OFFS                                           (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_RMSK                                                 0x17
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_MBUS_TXPRESET_MX_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_MBUS_TXPRESET_MX_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_RXSTANDBY_MX_BMSK                                  0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_RXSTANDBY_MX_SHFT                                    2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_TXDTCTRX_LPB_MX_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL1_SW_TXELECIDLE_MX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ADDR(x)                                        ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_PHYS(x)                                        ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_OFFS                                           (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_RMSK                                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_POR                                            0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_POR_RMSK                                       0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ATTR                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_DSBL_PRE_MX_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_DSBL_PRE_MX_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_DSBL_POST_MX_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_DSBL_POST_MX_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_LANE_DSBL_MX_BMSK                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_MBUS_LANE_DSBL_MX_SHFT                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_LANE_DISABLE_MX_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_INSIG_MX_CTRL2_SW_LANE_DISABLE_MX_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ADDR(x)                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_PHYS(x)                                       ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_OFFS                                          (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_RMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_RXSTANDBYSTATUS_BMSK                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_RXSTANDBYSTATUS_SHFT                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_RXELECIDLE_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_RXELECIDLE_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_PHYSTATUS_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL1_SW_PHYSTATUS_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ADDR(x)                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_PHYS(x)                                       ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_OFFS                                          (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_SW_MBUS_FOM_BMSK                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_SW_CTRL2_SW_MBUS_FOM_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ADDR(x)                                       ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_PHYS(x)                                       ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_OFFS                                          (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_RMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_RXSTANDBYSTATUS_MX_BMSK                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_RXSTANDBYSTATUS_MX_SHFT                             2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_RXELECIDLE_MX_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL1_SW_PHYSTATUS_MX_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ADDR(x)                                       ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_PHYS(x)                                       ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_OFFS                                          (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_RMSK                                                0xc1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_POST_EN_BMSK                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_POST_EN_SHFT                           7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_PRE_EN_BMSK                         0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_PRESET_OVERRIDE_PRE_EN_SHFT                            6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_SW_MBUS_FOM_MX_BMSK                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_OUTSIG_MX_CTRL2_SW_MBUS_FOM_MX_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ADDR(x)                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_PHYS(x)                                ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_OFFS                                   (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_RMSK                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_POR                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_POR_RMSK                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ATTR                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_POST_BMSK                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_POST_SHFT                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_PRE_BMSK                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRESET_OVERRIDE_CONFIG_PRESET_OVERRIDE_PRE_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ADDR(x)                                         ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_PHYS(x)                                         ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_OFFS                                            (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_RMSK                                                  0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_CLK_DEBUG_BYPASS_EN_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_FORCE_RX_SIGDET_BMSK                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL1_FORCE_RX_SIGDET_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ADDR(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_PHYS(x)                                         ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_OFFS                                            (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL2_PRE_DEBUG_BUS_IDX10_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ADDR(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_PHYS(x)                                         ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_OFFS                                            (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_RMSK                                                  0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_POR                                             0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_BMSK                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_TEST_CONTROL3_PRE_DEBUG_BUS_IDX32_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ADDR(x)                                             ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_PHYS(x)                                             ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_OFFS                                                (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_RMSK                                                      0xf3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_POR                                                 0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_CHK_ERR_CNT_CLR_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_RX_ERR_EN_BMSK                                       0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_RX_ERR_EN_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_GEN_SHORT_PATTERN_BMSK                               0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_GEN_SHORT_PATTERN_SHFT                                  5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_PRBS_SEL_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_PRBS_SEL_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_TX_EN_BMSK                                            0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_TX_EN_SHFT                                              1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_TXRX_EN_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_BIST_CTRL_BIST_TXRX_EN_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ADDR(x)                                            ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_PHYS(x)                                            ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_OFFS                                               (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_POR                                                0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_PRBS_SEED0_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED0_PRBS_SEED0_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ADDR(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_PHYS(x)                                            ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_OFFS                                               (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_POR                                                0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_PRBS_SEED1_BMSK                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_PRBS_SEED1_PRBS_SEED1_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ADDR(x)                                       ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_PHYS(x)                                       ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_OFFS                                          (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_RMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_RSVD_BMSK                                            0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_RSVD_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_RX_LANE_OFF_STATE_BMSK                               0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_RX_LANE_OFF_STATE_SHFT                                 1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_TX_LANE_OFF_STATE_BMSK                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_LANE_OFF_CONFIG_TX_LANE_OFF_STATE_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_ADDR(x)                                          ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_PHYS(x)                                          ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_OFFS                                             (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_RX_LINK_EVAL_STTS0_FOM_BMSK                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS1_RX_LINK_EVAL_STTS0_FOM_SHFT                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_ADDR(x)                                          ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_PHYS(x)                                          ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_OFFS                                             (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_RMSK                                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_POR                                              0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_ATTR                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_RX_LINK_EVAL_STTS1_DC_DONE_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RXEQ_STATUS2_RX_LINK_EVAL_STTS1_DC_DONE_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ADDR(x)                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_PHYS(x)                                    ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_OFFS                                       (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_RMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_POR                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_POR_RMSK                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ATTR                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_RX_MGN_SW_RESET_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_CTRL1_RX_MGN_SW_RESET_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_ADDR(x)                                  ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_PHYS(x)                                  ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_OFFS                                     (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_STATUS_BMSK                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_STATUS_SHFT                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_NAK_BMSK                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS0_MARGIN_NAK_SHFT                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS2_ERROR_COUNT_BMSK                  0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS1_RX_MGN_STTS2_ERROR_COUNT_SHFT                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_ADDR(x)                                  ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_PHYS(x)                                  ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_OFFS                                     (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_RMSK                                           0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_POR                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_POR_RMSK                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_ATTR                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_RX_MGN_Q_PI_CODE_OFS_BMSK                      0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_L1_RX_MARGINING_STATUS2_RX_MGN_Q_PI_CODE_OFS_SHFT                         0

/*----------------------------------------------------------------------------
 * MODULE: AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS
 *--------------------------------------------------------------------------*/

#define AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS_REG_BASE                                                 (AHB2PHY_0AHB2PHY_0_BASE            + 0x0000e400)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS_REG_BASE_SIZE                                            0x24c
#define AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS_REG_BASE_USED                                            0x248
#define AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS_REG_BASE_PHYS                                            (AHB2PHY_0AHB2PHY_0_BASE_PHYS + 0x0000e400)
#define AHB2PHY_0QUSB4PHY_USB4_PCS_USB4_PCS_USB4_PCS_REG_BASE_OFFS                                            0x0000e400

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ADDR(x)                                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_PHYS(x)                                                      ((x) + 0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_OFFS                                                         (0x0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_RMSK                                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_POR                                                          0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_POR_RMSK                                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ATTR                                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_SW_RESET_BMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SW_RESET_SW_RESET_SHFT                                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_ADDR(x)                                                  ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_PHYS(x)                                                  ((x) + 0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_OFFS                                                     (0x4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_STEP_7_0_BMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID0_STEP_7_0_SHFT                                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_ADDR(x)                                                  ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_PHYS(x)                                                  ((x) + 0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_OFFS                                                     (0x8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_STEP_15_8_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID1_STEP_15_8_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_ADDR(x)                                                  ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_PHYS(x)                                                  ((x) + 0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_OFFS                                                     (0xc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_MINOR_7_0_BMSK                                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID2_MINOR_7_0_SHFT                                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_ADDR(x)                                                  ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_PHYS(x)                                                  ((x) + 0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_OFFS                                                     (0x10)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_POR                                                      0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_MAJOR_BMSK                                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_MAJOR_SHFT                                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_MINOR_11_8_BMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REVISION_ID3_MINOR_11_8_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ADDR(x)                                                   ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_PHYS(x)                                                   ((x) + 0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_OFFS                                                      (0x14)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_RMSK                                                            0xcf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_POR                                                       0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ACTIVE_STATE_STATUS_BMSK                                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_ACTIVE_STATE_STATUS_SHFT                                           7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_PHYSTATUS_BMSK                                                  0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_PHYSTATUS_SHFT                                                     6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_FREEZE_POWERDOWN_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_FREEZE_POWERDOWN_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_POWER_STATE_BMSK                                                 0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS1_POWER_STATE_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_ADDR(x)                                                   ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PHYS(x)                                                   ((x) + 0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_OFFS                                                      (0x18)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_POR                                                       0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_POWERDOWN_BMSK                                              0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_POWERDOWN_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_RX_EQUALIZATION_IN_PROGRESS_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_RX_EQUALIZATION_IN_PROGRESS_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_LFPS_DET_BMSK                                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_LFPS_DET_SHFT                                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_FLL_CLK_EN_BMSK                                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_FLL_CLK_EN_SHFT                                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_RX_SIGDET_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS2_PCS_RX_SIGDET_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_ADDR(x)                                                   ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_PHYS(x)                                                   ((x) + 0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_OFFS                                                      (0x1c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_RMSK                                                             0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_POR                                                       0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_PIPE_CLK_EN_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_PIPE_CLK_EN_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_PCS_RATE_BMSK                                                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_PCS_RATE_SHFT                                                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_SYSCLK_ENABLED_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS3_SYSCLK_ENABLED_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_ADDR(x)                                                   ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_PHYS(x)                                                   ((x) + 0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_OFFS                                                      (0x20)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_RMSK                                                            0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_MBUS_P2M_CW_TO_EXPIRED_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_MBUS_P2M_CW_TO_EXPIRED_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_SYSCLK_REQ_N_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS4_SYSCLK_REQ_N_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_ADDR(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_PHYS(x)                                                   ((x) + 0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_OFFS                                                      (0x24)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_RMSK                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_PCS_CLOCK_SOURCE_BMSK                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS5_PCS_CLOCK_SOURCE_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_ADDR(x)                                                   ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_PHYS(x)                                                   ((x) + 0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_OFFS                                                      (0x28)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_RMSK                                                            0x3a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_PCS_TX_ACTIVE_OR_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_PCS_TX_ACTIVE_OR_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_PCS_RX_ACTIVE_OR_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_PCS_RX_ACTIVE_OR_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_RXVALID_OR_BMSK                                                  0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_RXVALID_OR_SHFT                                                    3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_DFE_TRAIN_EN_OR_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS6_DFE_TRAIN_EN_OR_SHFT                                               1

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_ADDR(x)                                                   ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_PHYS(x)                                                   ((x) + 0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_OFFS                                                      (0x2c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_RMSK                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_POR                                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_ATTR                                                                   0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_RSVD_BMSK                                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_STATUS7_RSVD_SHFT                                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_ADDR(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_PHYS(x)                                            ((x) + 0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_OFFS                                               (0x30)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_DEBUG_BUS_0_STATUS_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_0_STATUS_DEBUG_BUS_0_STATUS_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_ADDR(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_PHYS(x)                                            ((x) + 0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_OFFS                                               (0x34)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_DEBUG_BUS_1_STATUS_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_1_STATUS_DEBUG_BUS_1_STATUS_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_ADDR(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_PHYS(x)                                            ((x) + 0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_OFFS                                               (0x38)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_DEBUG_BUS_2_STATUS_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_2_STATUS_DEBUG_BUS_2_STATUS_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_ADDR(x)                                            ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_PHYS(x)                                            ((x) + 0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_OFFS                                               (0x3c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_ATTR                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_DEBUG_BUS_3_STATUS_BMSK                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_DEBUG_BUS_3_STATUS_DEBUG_BUS_3_STATUS_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ADDR(x)                                            ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_PHYS(x)                                            ((x) + 0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_OFFS                                               (0x40)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_RMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_SW_PWRDN_B_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_DOWN_CONTROL_SW_PWRDN_B_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ADDR(x)                                                 ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_PHYS(x)                                                 ((x) + 0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_OFFS                                                    (0x44)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_PCS_START_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_PCS_START_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_SERDES_START_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_START_CONTROL_SERDES_START_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ADDR(x)                                                ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_PHYS(x)                                                ((x) + 0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_OFFS                                                   (0x48)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_RMSK                                                          0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_POR                                                    0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_C3_PCLK_DSBL_BMSK                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_C3_PCLK_DSBL_SHFT                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_BMSK                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL1_SW_POWERDOWN_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ADDR(x)                                                ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_PHYS(x)                                                ((x) + 0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_OFFS                                                   (0x4c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_RMSK                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_RSVD_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL2_RSVD_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ADDR(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_PHYS(x)                                                ((x) + 0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_OFFS                                                   (0x50)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_RMSK                                                         0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_SW_RATE_BMSK                                                 0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_SW_RATE_SHFT                                                    4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_SW_PHYMODE_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL3_SW_PHYMODE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ADDR(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_PHYS(x)                                                ((x) + 0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_OFFS                                                   (0x54)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_RMSK                                                         0x8f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_LINK_CONFIG_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_LINK_CONFIG_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_TXSWING_BMSK                                               0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_TXSWING_SHFT                                                 3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQ_TYPE_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQ_TYPE_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQINPROGRESS_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQINPROGRESS_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQEVAL_BMSK                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL4_SW_MBUS_RXEQEVAL_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ADDR(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_PHYS(x)                                                ((x) + 0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_OFFS                                                   (0x58)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_SW_MBUS_TXDEEMPH_PRE_BMSK                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL5_SW_MBUS_TXDEEMPH_PRE_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ADDR(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_PHYS(x)                                                ((x) + 0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_OFFS                                                   (0x5c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_POR                                                    0x00000018
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_SW_MBUS_TXDEEMPH_MAIN_BMSK                                   0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL6_SW_MBUS_TXDEEMPH_MAIN_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ADDR(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_PHYS(x)                                                ((x) + 0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_OFFS                                                   (0x60)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_RMSK                                                         0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_SW_MBUS_TXDEEMPH_POST_BMSK                                   0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL7_SW_MBUS_TXDEEMPH_POST_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ADDR(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_PHYS(x)                                                ((x) + 0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_OFFS                                                   (0x64)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_SW_M2P_MBUS_BMSK                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_SW_CTRL8_SW_M2P_MBUS_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ADDR(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_PHYS(x)                                                ((x) + 0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_OFFS                                                   (0x68)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_RMSK                                                          0x5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_C3_PCLK_DSBL_MX_BMSK                             0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_C3_PCLK_DSBL_MX_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_MX_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL1_SW_POWERDOWN_MX_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ADDR(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_PHYS(x)                                                ((x) + 0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_OFFS                                                   (0x6c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_RMSK                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_RSVD_BMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL2_RSVD_SHFT                                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ADDR(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_PHYS(x)                                                ((x) + 0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_OFFS                                                   (0x70)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_RMSK                                                         0x11
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_SW_RATE_MX_BMSK                                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_SW_RATE_MX_SHFT                                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_SW_PHYMODE_MX_BMSK                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL3_SW_PHYMODE_MX_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ADDR(x)                                                ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_PHYS(x)                                                ((x) + 0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_OFFS                                                   (0x74)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_RMSK                                                         0x8f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_LINK_CONFIG_MX_BMSK                                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_LINK_CONFIG_MX_SHFT                                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_TXSWING_MX_BMSK                                            0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_TXSWING_MX_SHFT                                              3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQ_TYPE_MX_BMSK                                     0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQ_TYPE_MX_SHFT                                       2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQINPROGRESS_MX_BMSK                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQINPROGRESS_MX_SHFT                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQEVAL_MX_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL4_SW_MBUS_RXEQEVAL_MX_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ADDR(x)                                                ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_PHYS(x)                                                ((x) + 0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_OFFS                                                   (0x78)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_RMSK                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_SW_MBUS_TXDEEMPH_MX_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL5_SW_MBUS_TXDEEMPH_MX_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ADDR(x)                                                ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_PHYS(x)                                                ((x) + 0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_OFFS                                                   (0x7c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_RMSK                                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_SW_M2P_MBUS_MX_BMSK                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_INSIG_MX_CTRL8_SW_M2P_MBUS_MX_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ADDR(x)                                               ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_PHYS(x)                                               ((x) + 0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_OFFS                                                  (0x80)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_RMSK                                                         0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_SW_SYSCLK_REQ_N_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_SW_SYSCLK_REQ_N_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_SW_REFGEN_REQ_BMSK                                           0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL1_SW_REFGEN_REQ_SHFT                                             2

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ADDR(x)                                               ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_PHYS(x)                                               ((x) + 0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_OFFS                                                  (0x84)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_RMSK                                                         0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_SW_SYSCLK_REQ_N_MX_BMSK                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_SW_SYSCLK_REQ_N_MX_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_SW_REFGEN_REQ_MX_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL1_SW_REFGEN_REQ_MX_SHFT                                          2

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ADDR(x)                                               ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_PHYS(x)                                               ((x) + 0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_OFFS                                                  (0x88)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_RMSK                                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_SW_P2M_MBUS_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_SW_CTRL2_SW_P2M_MBUS_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ADDR(x)                                               ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_PHYS(x)                                               ((x) + 0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_OFFS                                                  (0x8c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_RMSK                                                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_SW_P2M_MBUS_MX_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_OUTSIG_MX_CTRL2_SW_P2M_MBUS_MX_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ADDR(x)                                           ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_PHYS(x)                                           ((x) + 0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_OFFS                                              (0x90)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_POR                                               0x0000009f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_PLL_RELOCK_ON_RATE_CHANGE_EN_BMSK                       0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_PLL_RELOCK_ON_RATE_CHANGE_EN_SHFT                          7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_GATE_C3_PCLK_DSBL_EN_BMSK                               0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_GATE_C3_PCLK_DSBL_EN_SHFT                                  6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_C1_FORCE_INVALID_EN_BMSK                                0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_C1_FORCE_INVALID_EN_SHFT                                   5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_RX_DET_EN_BMSK                                          0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_RX_DET_EN_SHFT                                             4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_RX_WD_TIME_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG1_RX_WD_TIME_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ADDR(x)                                           ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_PHYS(x)                                           ((x) + 0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_OFFS                                              (0x94)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_RMSK                                                    0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_POR                                               0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_LFPS_DTCT_MASK_C0_RXELECIDLE_BMSK                       0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_LFPS_DTCT_MASK_C0_RXELECIDLE_SHFT                          5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_LFPS_DTCT_MASK_C0_PSM_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_LFPS_DTCT_MASK_C0_PSM_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_C0_TXELECIDLE_HIGH_LANE_OFF_CFG_BMSK                     0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_C0_TXELECIDLE_HIGH_LANE_OFF_CFG_SHFT                       3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_DYNAMIC_UPCONFIG_EN_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_DYNAMIC_UPCONFIG_EN_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_C0_TXELECIDLE_HIGH_LANE_OFF_EN_BMSK                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_C0_TXELECIDLE_HIGH_LANE_OFF_EN_SHFT                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_MBUS_LANE_STATE_LANE_OFF_EN_BMSK                         0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG2_MBUS_LANE_STATE_LANE_OFF_EN_SHFT                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ADDR(x)                                           ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_PHYS(x)                                           ((x) + 0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_OFFS                                              (0x98)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RMSK                                                    0x71
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_POR                                               0x00000041
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_1X_BMSK                             0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_1X_SHFT                                6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_01_BMSK                             0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_01_SHFT                                5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_00_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_RXCLK_HS_SWITCH_SEL_00_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_SYSCLK_OFF_IN_C3_EN_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG3_SYSCLK_OFF_IN_C3_EN_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ADDR(x)                                           ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_PHYS(x)                                           ((x) + 0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_OFFS                                              (0x9c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_RMSK                                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_POR                                               0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_RSVD_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_POWER_STATE_CONFIG4_RSVD_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ADDR(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_PHYS(x)                                                    ((x) + 0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_OFFS                                                       (0xa0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_POR                                                        0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_ANA_CTRL_BMSK                                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_ANA_CTRL_SHFT                                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_BYPASS_EN_BMSK                                                0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_BYPASS_EN_SHFT                                                  3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_BKGRND_CAL_EN_BMSK                                            0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_BKGRND_CAL_EN_SHFT                                              2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_CAL_ON_STRTUP_EN_BMSK                                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_CAL_ON_STRTUP_EN_SHFT                                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_MAN_MODE_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL1_FLL_MAN_MODE_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ADDR(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_PHYS(x)                                                    ((x) + 0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_OFFS                                                       (0xa4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_RMSK                                                             0xbf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_POR                                                        0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_4_C3_LFPS_DSBL_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_4_C3_LFPS_DSBL_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_CAL_DONE_MASK_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_CAL_DONE_MASK_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_ANA_EN_FORCE_SET_BMSK                                        0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_ANA_EN_FORCE_SET_SHFT                                           4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_DIG_EN_FORCE_CLR_BMSK                                         0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_DIG_EN_FORCE_CLR_SHFT                                           3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_DIV_BMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNTRL2_FLL_DIV_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ADDR(x)                                                 ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_PHYS(x)                                                 ((x) + 0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_OFFS                                                    (0xa8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_POR                                                     0x00000009
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_FLL_CNT_VAL_L_BMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_L_FLL_CNT_VAL_L_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ADDR(x)                                             ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_PHYS(x)                                             ((x) + 0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_OFFS                                                (0xac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_POR                                                 0x000000a2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_USE_CNT_VAL_TOL_FORGND_BMSK                               0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_USE_CNT_VAL_TOL_FORGND_SHFT                                  7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_TOL_BMSK                                      0x70
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_TOL_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_H_BMSK                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_CNT_VAL_H_TOL_FLL_CNT_VAL_H_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ADDR(x)                                                  ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_PHYS(x)                                                  ((x) + 0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_OFFS                                                     (0xb0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_POR                                                      0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_FLL_MAN_CODE_BMSK                                              0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FLL_MAN_CODE_FLL_MAN_CODE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ADDR(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_PHYS(x)                                                 ((x) + 0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_OFFS                                                    (0xb4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_PCS_PCLK_SEL_BMSK                                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_PCS_PCLK_SEL_SHFT                                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_BIST_MODE_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL1_BIST_MODE_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ADDR(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_PHYS(x)                                                 ((x) + 0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_OFFS                                                    (0xb8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_RMSK                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_FORCE_RX_SIGDET_LFPS_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_FORCE_RX_SIGDET_LFPS_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_FORCE_LFPS_DET_LPBCK_BMSK                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL2_FORCE_LFPS_DET_LPBCK_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ADDR(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_PHYS(x)                                                 ((x) + 0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_OFFS                                                    (0xbc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_DEBUG_CLK_DIV_SEL_BMSK                                        0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_DEBUG_CLK_DIV_SEL_SHFT                                           5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_DEBUG_CLK_MUX_SEL_BMSK                                        0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL3_DEBUG_CLK_MUX_SEL_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ADDR(x)                                                 ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_PHYS(x)                                                 ((x) + 0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_OFFS                                                    (0xc0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_DEBUG_BUS_IDX0_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL4_DEBUG_BUS_IDX0_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ADDR(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_PHYS(x)                                                 ((x) + 0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_OFFS                                                    (0xc4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_DEBUG_BUS_IDX1_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL5_DEBUG_BUS_IDX1_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ADDR(x)                                                 ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_PHYS(x)                                                 ((x) + 0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_OFFS                                                    (0xc8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_DEBUG_BUS_IDX2_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL6_DEBUG_BUS_IDX2_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ADDR(x)                                                 ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_PHYS(x)                                                 ((x) + 0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_OFFS                                                    (0xcc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_DEBUG_BUS_IDX3_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TEST_CONTROL7_DEBUG_BUS_IDX3_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ADDR(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_PHYS(x)                                           ((x) + 0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_OFFS                                              (0xd0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_POR                                               0x0000000a
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_LOCK_HOLDOFF_TIME_L_BMSK                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG1_LOCK_HOLDOFF_TIME_L_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ADDR(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_PHYS(x)                                           ((x) + 0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_OFFS                                              (0xd4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_POR                                               0x00000085
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_DOUBLE_HOLDOFF_EN_BMSK                                  0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_DOUBLE_HOLDOFF_EN_SHFT                                     7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_LOCK_HOLDOFF_TIME_H_BMSK                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LOCK_DETECT_CONFIG2_LOCK_HOLDOFF_TIME_H_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ADDR(x)                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_PHYS(x)                                            ((x) + 0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_OFFS                                               (0xd8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_RMSK                                                      0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_POR                                                0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_EN_BMSK                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_EN_SHFT                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_MODE_BMSK                    0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_BIAS_SETTLE_TIMER_MODE_SHFT                      1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_C3_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG1_REFGEN_REQ_USE_C3_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ADDR(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_PHYS(x)                                            ((x) + 0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_OFFS                                               (0xdc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_POR                                                0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_REFGEN_REQ_BIAS_SETTLE_TIMER_M1_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG2_REFGEN_REQ_BIAS_SETTLE_TIMER_M1_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ADDR(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_PHYS(x)                                            ((x) + 0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_OFFS                                               (0xe0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_POR                                                0x00000060
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_REFGEN_REQ_BIAS_SETTLE_TIMER_M2_BMSK                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_REFGEN_REQ_CONFIG3_REFGEN_REQ_BIAS_SETTLE_TIMER_M2_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ADDR(x)                                                     ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_PHYS(x)                                                     ((x) + 0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_OFFS                                                        (0xe4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_RMSK                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_POR                                                         0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_POR_RMSK                                                    0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ATTR                                                                     0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_BIST_TX_EN_ALL_BMSK                                                0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_BIST_TX_EN_ALL_SHFT                                                  1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_BIST_TXRX_EN_ALL_BMSK                                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CTRL_BIST_TXRX_EN_ALL_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ADDR(x)                                                  ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_PHYS(x)                                                  ((x) + 0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_OFFS                                                     (0xe8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_POR                                                      0x00000070
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_BIST_ALIGN_HOLDOFF_TIME_L_BMSK                                 0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG1_BIST_ALIGN_HOLDOFF_TIME_L_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ADDR(x)                                                  ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_PHYS(x)                                                  ((x) + 0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_OFFS                                                     (0xec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_RMSK                                                           0xbf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_POR                                                      0x00000082
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_BIST_ALIGN_HOLDOFF_DOUBLE_EN_BMSK                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_BIST_ALIGN_HOLDOFF_DOUBLE_EN_SHFT                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_BIST_ALIGN_HOLDOFF_TIME_H_BMSK                                 0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG2_BIST_ALIGN_HOLDOFF_TIME_H_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ADDR(x)                                                  ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_PHYS(x)                                                  ((x) + 0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_OFFS                                                     (0xf0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_RMSK                                                           0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_BIST_RXEQ_TRAINING_EN_BMSK                                     0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_BIST_RXEQ_TRAINING_EN_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_BIST_ALGNOS_DTCT_VAL_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_BIST_CONFIG3_BIST_ALGNOS_DTCT_VAL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ADDR(x)                                                  ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_PHYS(x)                                                  ((x) + 0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_OFFS                                                     (0xf4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_RMSK                                                           0xf5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_POR                                                      0x00000050
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TX_LVL_UPDT_HIGH_TH_BMSK                                       0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TX_LVL_UPDT_HIGH_TH_SHFT                                          6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TX_LVL_UPDT_LOW_TSU_BMSK                                       0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TX_LVL_UPDT_LOW_TSU_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TXSWING_SEL_BMSK                                                0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TXSWING_SEL_SHFT                                                  2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TXMGN_UPDATE_BMSK                                               0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXMGN_CONFIG_TXMGN_UPDATE_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ADDR(x)                                                 ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_PHYS(x)                                                 ((x) + 0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_OFFS                                                    (0xf8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_POR                                                     0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_G3_TX_IDLE_LVL_BMSK                                           0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_G3_TX_IDLE_LVL_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_G3_TXMGN_MAIN_BMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_G3_TXMGN_MAIN_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ADDR(x)                                              ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_PHYS(x)                                              ((x) + 0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_OFFS                                                 (0xfc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_POR                                                  0x00000054
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_G3_TX_IDLE_LVL_RS_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_G3_TX_IDLE_LVL_RS_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_G3_TXMGN_MAIN_RS_BMSK                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_TXMGN_MAIN_RS_G3_TXMGN_MAIN_RS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ADDR(x)                                                   ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_PHYS(x)                                                   ((x) + 0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_OFFS                                                      (0x100)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_POR                                                       0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_G3_PRE_GAIN_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_G3_PRE_GAIN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ADDR(x)                                                  ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_PHYS(x)                                                  ((x) + 0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_OFFS                                                     (0x104)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_POR                                                      0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_G3_POST_GAIN_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_G3_POST_GAIN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ADDR(x)                                            ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_PHYS(x)                                            ((x) + 0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_OFFS                                               (0x108)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_POR                                                0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_G3_POST_OFFSET_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_G3_POST_OFFSET_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_G3_PRE_OFFSET_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_G3_PRE_OFFSET_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ADDR(x)                                                ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_PHYS(x)                                                ((x) + 0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_OFFS                                                   (0x10c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_RMSK                                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_POR                                                    0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_G3_PRE_GAIN_RS_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_GAIN_RS_G3_PRE_GAIN_RS_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ADDR(x)                                               ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_PHYS(x)                                               ((x) + 0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_OFFS                                                  (0x110)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_POR                                                   0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_G3_POST_GAIN_RS_BMSK                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_POST_GAIN_RS_G3_POST_GAIN_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ADDR(x)                                         ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_PHYS(x)                                         ((x) + 0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_OFFS                                            (0x114)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_G3_POST_OFFSET_RS_BMSK                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_G3_POST_OFFSET_RS_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_G3_PRE_OFFSET_RS_BMSK                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_PRE_POST_OFFSET_RS_G3_PRE_OFFSET_RS_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ADDR(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_PHYS(x)                                                 ((x) + 0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_OFFS                                                    (0x118)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RMSK                                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_POR                                                     0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_G2_TX_IDLE_LVL_BMSK                                           0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_G2_TX_IDLE_LVL_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_G2_TXMGN_MAIN_BMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_G2_TXMGN_MAIN_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ADDR(x)                                              ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_PHYS(x)                                              ((x) + 0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_OFFS                                                 (0x11c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_RMSK                                                       0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_POR                                                  0x00000054
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_G2_TX_IDLE_LVL_RS_BMSK                                     0x60
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_G2_TX_IDLE_LVL_RS_SHFT                                        5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_G2_TXMGN_MAIN_RS_BMSK                                      0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_TXMGN_MAIN_RS_G2_TXMGN_MAIN_RS_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ADDR(x)                                                   ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_PHYS(x)                                                   ((x) + 0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_OFFS                                                      (0x120)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RMSK                                                            0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_POR                                                       0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_POR_RMSK                                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ATTR                                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_G2_PRE_GAIN_BMSK                                                0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_G2_PRE_GAIN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ADDR(x)                                                  ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_PHYS(x)                                                  ((x) + 0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_OFFS                                                     (0x124)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RMSK                                                           0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_POR                                                      0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_G2_POST_GAIN_BMSK                                              0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_G2_POST_GAIN_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ADDR(x)                                            ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_PHYS(x)                                            ((x) + 0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_OFFS                                               (0x128)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_POR                                                0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_G2_POST_OFFSET_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_G2_POST_OFFSET_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_G2_PRE_OFFSET_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_G2_PRE_OFFSET_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ADDR(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_PHYS(x)                                                ((x) + 0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_OFFS                                                   (0x12c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_RMSK                                                         0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_POR                                                    0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_G2_PRE_GAIN_RS_BMSK                                          0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_GAIN_RS_G2_PRE_GAIN_RS_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ADDR(x)                                               ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_PHYS(x)                                               ((x) + 0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_OFFS                                                  (0x130)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_RMSK                                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_POR                                                   0x0000002b
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_G2_POST_GAIN_RS_BMSK                                        0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_POST_GAIN_RS_G2_POST_GAIN_RS_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ADDR(x)                                         ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_PHYS(x)                                         ((x) + 0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_OFFS                                            (0x134)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_RMSK                                                  0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_POR                                             0x000000ff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_POR_RMSK                                        0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ATTR                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_G2_POST_OFFSET_RS_BMSK                                0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_G2_POST_OFFSET_RS_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_G2_PRE_OFFSET_RS_BMSK                                  0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_PRE_POST_OFFSET_RS_G2_PRE_OFFSET_RS_SHFT                                    0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ADDR(x)                                                ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_PHYS(x)                                                ((x) + 0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_OFFS                                                   (0x138)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_RMSK                                                         0x9f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_POR                                                    0x00000018
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_TXCOEFF_SRC_SEL_BMSK                                         0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_TXCOEFF_SRC_SEL_SHFT                                            7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_TXCOEFF_FS_BMSK                                              0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TXCOEFF_CONFIG_TXCOEFF_FS_SHFT                                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ADDR(x)                                              ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_PHYS(x)                                              ((x) + 0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_OFFS                                                 (0x13c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_PRESET_P1_PRE_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_PRESET_P1_PRE_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_PRESET_P0_PRE_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_PRE_PRESET_P0_PRE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ADDR(x)                                              ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_PHYS(x)                                              ((x) + 0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_OFFS                                                 (0x140)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_POR                                                  0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_PRESET_P3_PRE_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_PRESET_P3_PRE_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_PRESET_P2_PRE_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_PRE_PRESET_P2_PRE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ADDR(x)                                              ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_PHYS(x)                                              ((x) + 0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_OFFS                                                 (0x144)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_POR                                                  0x00000010
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_PRESET_P5_PRE_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_PRESET_P5_PRE_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_PRESET_P4_PRE_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_PRE_PRESET_P4_PRE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ADDR(x)                                              ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_PHYS(x)                                              ((x) + 0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_OFFS                                                 (0x148)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_POR                                                  0x00000011
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_PRESET_P7_PRE_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_PRESET_P7_PRE_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_PRESET_P6_PRE_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_PRE_PRESET_P6_PRE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ADDR(x)                                              ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_PHYS(x)                                              ((x) + 0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_OFFS                                                 (0x14c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_POR                                                  0x00000011
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_PRESET_P9_PRE_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_PRESET_P9_PRE_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_PRESET_P8_PRE_BMSK                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_PRE_PRESET_P8_PRE_SHFT                                            0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ADDR(x)                                            ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_PHYS(x)                                            ((x) + 0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_OFFS                                               (0x150)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_POR                                                0x00000022
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_PRESET_P11_PRE_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_PRESET_P11_PRE_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_PRESET_P10_PRE_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_PRE_PRESET_P10_PRE_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ADDR(x)                                            ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_PHYS(x)                                            ((x) + 0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_OFFS                                               (0x154)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_POR                                                0x00000022
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_PRESET_P13_PRE_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_PRESET_P13_PRE_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_PRESET_P12_PRE_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_PRE_PRESET_P12_PRE_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ADDR(x)                                            ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_PHYS(x)                                            ((x) + 0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_OFFS                                               (0x158)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_POR                                                0x00000013
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_PRESET_P15_PRE_BMSK                                      0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_PRESET_P15_PRE_SHFT                                         4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_PRESET_P14_PRE_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_PRE_PRESET_P14_PRE_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ADDR(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_PHYS(x)                                             ((x) + 0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_OFFS                                                (0x15c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_POR                                                 0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_PRESET_P1_POST_BMSK                                       0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_PRESET_P1_POST_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_PRESET_P0_POST_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P0_P1_POST_PRESET_P0_POST_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ADDR(x)                                             ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_PHYS(x)                                             ((x) + 0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_OFFS                                                (0x160)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_POR                                                 0x00000054
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_PRESET_P3_POST_BMSK                                       0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_PRESET_P3_POST_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_PRESET_P2_POST_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P2_P3_POST_PRESET_P2_POST_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ADDR(x)                                             ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_PHYS(x)                                             ((x) + 0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_OFFS                                                (0x164)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_POR                                                 0x00000007
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_PRESET_P5_POST_BMSK                                       0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_PRESET_P5_POST_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_PRESET_P4_POST_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P4_P5_POST_PRESET_P4_POST_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ADDR(x)                                             ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_PHYS(x)                                             ((x) + 0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_OFFS                                                (0x168)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_POR                                                 0x00000042
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_PRESET_P7_POST_BMSK                                       0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_PRESET_P7_POST_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_PRESET_P6_POST_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P6_P7_POST_PRESET_P6_POST_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ADDR(x)                                             ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_PHYS(x)                                             ((x) + 0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_OFFS                                                (0x16c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_POR                                                 0x00000065
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_PRESET_P9_POST_BMSK                                       0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_PRESET_P9_POST_SHFT                                          4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_PRESET_P8_POST_BMSK                                        0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P8_P9_POST_PRESET_P8_POST_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ADDR(x)                                           ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_PHYS(x)                                           ((x) + 0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_OFFS                                              (0x170)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_POR                                               0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_PRESET_P11_POST_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_PRESET_P11_POST_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_PRESET_P10_POST_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P10_P11_POST_PRESET_P10_POST_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ADDR(x)                                           ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_PHYS(x)                                           ((x) + 0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_OFFS                                              (0x174)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_POR                                               0x00000053
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_PRESET_P13_POST_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_PRESET_P13_POST_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_PRESET_P12_POST_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P12_P13_POST_PRESET_P12_POST_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ADDR(x)                                           ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_PHYS(x)                                           ((x) + 0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_OFFS                                              (0x178)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_RMSK                                                    0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_POR                                               0x00000013
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_POR_RMSK                                          0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ATTR                                                           0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_PRESET_P15_POST_BMSK                                    0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_PRESET_P15_POST_SHFT                                       4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_PRESET_P14_POST_BMSK                                     0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PRESET_P14_P15_POST_PRESET_P14_POST_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ADDR(x)                                                 ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_PHYS(x)                                                 ((x) + 0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_OFFS                                                    (0x17c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_POR                                                     0x00000098
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_LP_BMSK                                         0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_LP_SHFT                                            4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_NORMAL_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_LVL_RX_SIGDET_LVL_NORMAL_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x)                                          ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_PHYS(x)                                          ((x) + 0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_OFFS                                             (0x180)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_POR                                              0x00000014
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_SIGDET_MASK_TIME_BMSK                                  0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_SIGDET_MASK_TIME_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_RX_SIGDET_HIGH_COUNT_VAL_BMSK                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_SIGDET_DTCT_CNTRL_RX_SIGDET_HIGH_COUNT_VAL_SHFT                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ADDR(x)                                               ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_PHYS(x)                                               ((x) + 0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_OFFS                                                  (0x184)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_RMSK                                                        0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_POR                                                   0x00000002
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_RATE1_SLEW_CNTRL_BMSK                                       0x38
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_RATE1_SLEW_CNTRL_SHFT                                          3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_RATE0_SLEW_CNTRL_BMSK                                        0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RATE_SLEW_CNTRL_RATE0_SLEW_CNTRL_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x)                                   ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PHYS(x)                                   ((x) + 0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OFFS                                      (0x188)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_POR                                       0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PWRUP_RESET_DLY_TIME_AUXCLK_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK_PWRUP_RESET_DLY_TIME_AUXCLK_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x)                                   ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_PHYS(x)                                   ((x) + 0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_OFFS                                      (0x18c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_RMSK                                            0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_POR                                       0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_C3_WAKEUP_DLY_TIME_AUXCLK_L_BMSK                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_L_C3_WAKEUP_DLY_TIME_AUXCLK_L_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x)                                   ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_PHYS(x)                                   ((x) + 0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_OFFS                                      (0x190)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_RMSK                                            0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_POR                                       0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_POR_RMSK                                  0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ATTR                                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_C3_WAKEUP_DLY_TIME_AUXCLK_H_BMSK                0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_C3_WAKEUP_DLY_TIME_AUXCLK_H_C3_WAKEUP_DLY_TIME_AUXCLK_H_SHFT                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ADDR(x)                                              ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_PHYS(x)                                              ((x) + 0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_OFFS                                                 (0x194)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_RMSK                                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_POR                                                  0x000000a4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ACTIVE_TSYNC_TIME_BMSK                                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ACTIVE_TSYNC_TIME_SHFT                                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ACTIVE_RSYNC_TIME_BMSK                                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_RSYNC_TIME_ACTIVE_RSYNC_TIME_SHFT                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ADDR(x)                                                ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_PHYS(x)                                                ((x) + 0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_OFFS                                                   (0x198)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ACTIVE_CDR_RESET_TIME_BMSK                                    0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CDR_RESET_TIME_ACTIVE_CDR_RESET_TIME_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ADDR(x)                                                ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_PHYS(x)                                                ((x) + 0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_OFFS                                                   (0x19c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_RMSK                                                          0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_POR                                                    0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_TSYNC_DLY_TIME_BMSK                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TSYNC_DLY_TIME_TSYNC_DLY_TIME_SHFT                                             0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ADDR(x)                                              ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_PHYS(x)                                              ((x) + 0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_OFFS                                                 (0x1a0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_RMSK                                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_POR                                                  0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_POR_RMSK                                             0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ATTR                                                              0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ELECIDLE_DLY_SEL_BMSK                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_ELECIDLE_DLY_SEL_ELECIDLE_DLY_SEL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ADDR(x)                                               ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_PHYS(x)                                               ((x) + 0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_OFFS                                                  (0x1a4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_RMSK                                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_POR                                                   0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_CMN_ACK_OUT_SEL_BMSK                                         0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_CMN_ACK_OUT_SEL_CMN_ACK_OUT_SEL_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ADDR(x)                                             ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_PHYS(x)                                             ((x) + 0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_OFFS                                                (0x1a8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_POR                                                 0x00000051
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G3_PINF_RTB_DEPTH_SEL_BMSK                                0xc0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G3_PINF_RTB_DEPTH_SEL_SHFT                                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G2_PINF_RTB_DEPTH_SEL_BMSK                                0x30
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G2_PINF_RTB_DEPTH_SEL_SHFT                                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G3_TX_RTB_DEPTH_SEL_BMSK                                   0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G3_TX_RTB_DEPTH_SEL_SHFT                                     3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G2_TX_RTB_DEPTH_SEL_BMSK                                   0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_G2_TX_RTB_DEPTH_SEL_SHFT                                     2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_MAC_PHY_RX_ACTIVE_EN_BMSK                                  0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_MAC_PHY_RX_ACTIVE_EN_SHFT                                    1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_MAC_PHY_RX_GO_IDLE_EN_BMSK                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG1_MAC_PHY_RX_GO_IDLE_EN_SHFT                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ADDR(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_PHYS(x)                                             ((x) + 0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_OFFS                                                (0x1ac)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_RMSK                                                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_POR                                                 0x00000040
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_RXSTANDBY_LOW_TO_RX_ACTIVE_SET_TIME_BMSK                  0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_RXSTANDBY_LOW_TO_RX_ACTIVE_SET_TIME_SHFT                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_RXCLK_EXTEND_CYCLES_BMSK                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG2_RXCLK_EXTEND_CYCLES_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ADDR(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_PHYS(x)                                             ((x) + 0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_OFFS                                                (0x1b0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RMSK                                                      0x7f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_SET_BY_RXSTANDBY_RXVLD_CFG_BMSK                0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_SET_BY_RXSTANDBY_RXVLD_CFG_SHFT                   6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_CLR_BY_RX_ACTIVE_CFG_BMSK                      0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_CLR_BY_RX_ACTIVE_CFG_SHFT                         5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_ARMED_SET_BY_RXSTANDBY_CFG_BMSK                0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_ARMED_SET_BY_RXSTANDBY_CFG_SHFT                   4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_ARMED_CLR_BY_RX_ACTIVE_CFG_BMSK                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_GO_IDLE_ARMED_CLR_BY_RX_ACTIVE_CFG_SHFT                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_FORCE_INVLD_SET_BY_RXSTANDBY_CFG_BMSK                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_FORCE_INVLD_SET_BY_RXSTANDBY_CFG_SHFT                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_FORCE_INVLD_CLR_BY_RXDATA_VLD_CFG_BMSK                     0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_FORCE_INVLD_CLR_BY_RXDATA_VLD_CFG_SHFT                       1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_ACTIVE_CLR_BY_RXDATA_VLD_CFG_BMSK                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_PCS_TX_RX_CONFIG3_RX_ACTIVE_CLR_BY_RXDATA_VLD_CFG_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ADDR(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_PHYS(x)                                             ((x) + 0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_OFFS                                                (0x1b4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ATTR                                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_RX_DCC_CAL_DSBL_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_DCC_CAL_CONFIG_RX_DCC_CAL_DSBL_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ADDR(x)                                                    ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_PHYS(x)                                                    ((x) + 0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_OFFS                                                       (0x1b8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_RMSK                                                             0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_POR                                                        0x0000000e
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_TRACK_FAST_EN_BMSK                                           0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_TRACK_FAST_EN_SHFT                                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_RESET_ON_RETRAIN_EN_BMSK                                      0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_RESET_ON_RETRAIN_EN_SHFT                                        3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_RESET_ON_ABORT_EN_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_DFE_RESET_ON_ABORT_EN_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_RXEQEVAL_MASK_EN_BMSK                                             0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_RXEQEVAL_MASK_EN_SHFT                                               1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_RXEQ_RETRAIN_MODE_SEL_BMSK                                        0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG1_RXEQ_RETRAIN_MODE_SEL_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ADDR(x)                                                    ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_PHYS(x)                                                    ((x) + 0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_OFFS                                                       (0x1bc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_RMSK                                                              0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_RESET_BMSK                                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_RESET_SHFT                                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_FREEZE_EN_MX_BMSK                                          0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_FREEZE_EN_MX_SHFT                                            1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_FREEZE_EN_BMSK                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_EQ_CONFIG2_SW_DFE_FREEZE_EN_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ADDR(x)                                                 ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_PHYS(x)                                                 ((x) + 0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_OFFS                                                    (0x1c0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_POR                                                     0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_G2_CTLE_TRAIN_TIME_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG1_G2_CTLE_TRAIN_TIME_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ADDR(x)                                                 ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_PHYS(x)                                                 ((x) + 0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_OFFS                                                    (0x1c4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_G2_VGA_TRAIN_TIME_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG2_G2_VGA_TRAIN_TIME_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ADDR(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_PHYS(x)                                                 ((x) + 0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_OFFS                                                    (0x1c8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_G2_DFE_TRAIN_TIME_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG3_G2_DFE_TRAIN_TIME_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ADDR(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_PHYS(x)                                                 ((x) + 0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_OFFS                                                    (0x1cc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_RMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_RSVD_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG4_RSVD_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ADDR(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_PHYS(x)                                                 ((x) + 0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_OFFS                                                    (0x1d0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_RMSK                                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_POR                                                     0x0000000e
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_DFE_TAP345_ADAPT_EN_BMSK                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_DFE_TAP345_ADAPT_EN_SHFT                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_DFE_TAP2_ADAPT_EN_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_DFE_TAP2_ADAPT_EN_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_RXEQ_ADAPT_MODE_BMSK                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG5_G2_RXEQ_ADAPT_MODE_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ADDR(x)                                                 ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_PHYS(x)                                                 ((x) + 0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_OFFS                                                    (0x1d4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_POR                                                     0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VTH_ADPT_EN_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VTH_ADPT_EN_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VGA_ADPT_EN_MODE_SEL_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VGA_ADPT_EN_MODE_SEL_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VGA_DFE_GAP_TIME_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G2_EQ_CONFIG6_G2_VGA_DFE_GAP_TIME_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ADDR(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_PHYS(x)                                                 ((x) + 0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_OFFS                                                    (0x1d8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_POR                                                     0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_G3_CTLE_TRAIN_TIME_BMSK                                       0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG1_G3_CTLE_TRAIN_TIME_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ADDR(x)                                                 ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_PHYS(x)                                                 ((x) + 0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_OFFS                                                    (0x1dc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_G3_VGA_TRAIN_TIME_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG2_G3_VGA_TRAIN_TIME_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ADDR(x)                                                 ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_PHYS(x)                                                 ((x) + 0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_OFFS                                                    (0x1e0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_RMSK                                                          0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_POR                                                     0x0000000d
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_G3_DFE_TRAIN_TIME_BMSK                                        0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG3_G3_DFE_TRAIN_TIME_SHFT                                           0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ADDR(x)                                                 ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_PHYS(x)                                                 ((x) + 0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_OFFS                                                    (0x1e4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_RMSK                                                           0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_POR                                                     0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_RSVD_BMSK                                                      0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG4_RSVD_SHFT                                                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ADDR(x)                                                 ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_PHYS(x)                                                 ((x) + 0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_OFFS                                                    (0x1e8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_RMSK                                                           0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_POR                                                     0x0000000e
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_DFE_TAP345_ADAPT_EN_BMSK                                    0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_DFE_TAP345_ADAPT_EN_SHFT                                      3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_DFE_TAP2_ADAPT_EN_BMSK                                      0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_DFE_TAP2_ADAPT_EN_SHFT                                        2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_RXEQ_ADAPT_MODE_BMSK                                        0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG5_G3_RXEQ_ADAPT_MODE_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ADDR(x)                                                 ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_PHYS(x)                                                 ((x) + 0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_OFFS                                                    (0x1ec)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_RMSK                                                          0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_POR                                                     0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_POR_RMSK                                                0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ATTR                                                                 0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VTH_ADPT_EN_BMSK                                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VTH_ADPT_EN_SHFT                                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VGA_ADPT_EN_MODE_SEL_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VGA_ADPT_EN_MODE_SEL_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VGA_DFE_GAP_TIME_BMSK                                       0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_G3_EQ_CONFIG6_G3_VGA_DFE_GAP_TIME_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ADDR(x)                                                ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_PHYS(x)                                                ((x) + 0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_OFFS                                                   (0x1f0)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_POR                                                    0x00000019
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_RXEQ_FOM_TIME_BMSK                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG1_RXEQ_FOM_TIME_SHFT                                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ADDR(x)                                                ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_PHYS(x)                                                ((x) + 0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_OFFS                                                   (0x1f4)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_POR                                                    0x000000df
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_NUM_V_MEAS_BMSK                                          0xe0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_NUM_V_MEAS_SHFT                                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_NUM_H_MEAS_BMSK                                          0x18
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_NUM_H_MEAS_SHFT                                             3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_SEQ_SEL_BMSK                                              0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG2_FOM_SEQ_SEL_SHFT                                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ADDR(x)                                                ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_PHYS(x)                                                ((x) + 0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_OFFS                                                   (0x1f8)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_RMSK                                                         0x1f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_POR                                                    0x0000001f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_END_ON_ZOFS_ERR_EN_BMSK                                  0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_END_ON_ZOFS_ERR_EN_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_V_WEIGHT_BMSK                                             0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_V_WEIGHT_SHFT                                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_H_WEIGHT_BMSK                                             0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG3_FOM_H_WEIGHT_SHFT                                               0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ADDR(x)                                                ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_PHYS(x)                                                ((x) + 0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_OFFS                                                   (0x1fc)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_RMSK                                                         0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_POR                                                    0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_POR_RMSK                                               0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ATTR                                                                0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_FOM_RX_MGN_V_ERR_COUNT_THRESH_BMSK                           0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_FOM_RX_MGN_V_ERR_COUNT_THRESH_SHFT                              4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_FOM_RX_MGN_H_ERR_COUNT_THRESH_BMSK                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_FOM_EQ_CONFIG4_FOM_RX_MGN_H_ERR_COUNT_THRESH_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ADDR(x)                                       ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_PHYS(x)                                       ((x) + 0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_OFFS                                          (0x200)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_POR                                           0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_G3_BMSK                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_G3_SHFT                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_G2_BMSK                      0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_DET_HIGH_COUNT_VAL_LFPS_DET_HIGH_COUNT_VAL_G2_SHFT                        0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ADDR(x)                                               ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_PHYS(x)                                               ((x) + 0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_OFFS                                                  (0x204)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_RMSK                                                         0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_POR                                                   0x00000006
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_POR_RMSK                                              0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ATTR                                                               0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_LFPS_TX_END_CNT_START_BMSK                                   0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_ECSTART_LFPS_TX_END_CNT_START_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ADDR(x)                                      ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_PHYS(x)                                      ((x) + 0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_OFFS                                         (0x208)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_RMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_POR                                          0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_POR_RMSK                                     0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ATTR                                                      0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_LFPS_TX_END_CNT_C3_START_BMSK                      0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_LFPS_TX_END_CNT_C3_START_LFPS_TX_END_CNT_C3_START_SHFT                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ADDR(x)                                                  ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_PHYS(x)                                                  ((x) + 0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_OFFS                                                     (0x20c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_RMSK                                                           0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_POR                                                      0x000000f3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_P2M_CW_TO_COUNT_MAX_BMSK                                  0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_P2M_CW_TO_COUNT_MAX_SHFT                                     4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_INT_XLINK_EN_BMSK                                          0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_INT_XLINK_EN_SHFT                                            3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_VIRTUAL_MAC_EN_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_MBUS_VIRTUAL_MAC_EN_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_G3_MBUS_EN_BMSK                                                 0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_G3_MBUS_EN_SHFT                                                   1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_G2_MBUS_EN_BMSK                                                 0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CONFIG1_G2_MBUS_EN_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ADDR(x)                                                    ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_PHYS(x)                                                    ((x) + 0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_OFFS                                                       (0x210)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_RMSK                                                             0x8f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_P2M_MBUS_CMD_START_BMSK                                          0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_P2M_MBUS_CMD_START_SHFT                                             7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_P2M_MBUS_CMD_BMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL1_P2M_MBUS_CMD_SHFT                                                   0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ADDR(x)                                                    ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_PHYS(x)                                                    ((x) + 0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_OFFS                                                       (0x214)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_P2M_MBUS_DATA_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL2_P2M_MBUS_DATA_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ADDR(x)                                                    ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_PHYS(x)                                                    ((x) + 0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_OFFS                                                       (0x218)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_RMSK                                                             0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_P2M_MBUS_ADDR_BMSK                                               0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL3_P2M_MBUS_ADDR_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ADDR(x)                                                    ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_PHYS(x)                                                    ((x) + 0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_OFFS                                                       (0x21c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_RMSK                                                             0xf3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_POR                                                        0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_POR_RMSK                                                   0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ATTR                                                                    0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_P2M_MBUS_ADDR_H_BMSK                                             0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_P2M_MBUS_ADDR_H_SHFT                                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_MBUS_P2M_CW_TO_EXPIRED_CLR_BMSK                                   0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_MBUS_P2M_CW_TO_EXPIRED_CLR_SHFT                                     1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_MBUS_SW_RESET_BMSK                                                0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_CTRL4_MBUS_SW_RESET_SHFT                                                  0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_ADDR(x)                                                  ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_PHYS(x)                                                  ((x) + 0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_OFFS                                                     (0x220)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_RMSK                                                            0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_ATTR                                                                  0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_SW_P2M_MBUS_CMD_STATUS_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_MBUS_STATUS1_SW_P2M_MBUS_CMD_STATUS_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ADDR(x)                                          ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_PHYS(x)                                          ((x) + 0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_OFFS                                             (0x224)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_POR                                              0x00000003
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_TRACK_ONLY_EN_BMSK                              0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_TRACK_ONLY_EN_SHFT                                 7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_AUX_CLK_RESET_CFG_BMSK                          0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_AUX_CLK_RESET_CFG_SHFT                             6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_RXDATA_VLD_IGNORE_BMSK                          0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_RXDATA_VLD_IGNORE_SHFT                             5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_DIRECTION_FLIP_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_RX_MGN_DIRECTION_FLIP_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G3_RX_MGN_FTUNE_EN_BMSK                                 0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G3_RX_MGN_FTUNE_EN_SHFT                                   3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G2_RX_MGN_FTUNE_EN_BMSK                                 0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G2_RX_MGN_FTUNE_EN_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G3_RX_MGN_EN_BMSK                                       0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G3_RX_MGN_EN_SHFT                                         1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G2_RX_MGN_EN_BMSK                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG1_G2_RX_MGN_EN_SHFT                                         0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ADDR(x)                                          ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_PHYS(x)                                          ((x) + 0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_OFFS                                             (0x228)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_POR                                              0x00000001
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_RX_MGN_FTUNE_ERR_COUNT_THRESH_BMSK                     0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_RX_MGN_FTUNE_ERR_COUNT_THRESH_SHFT                        4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ECU_REQ_DLY_COUNT_MAX_BMSK                              0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG2_ECU_REQ_DLY_COUNT_MAX_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ADDR(x)                                          ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_PHYS(x)                                          ((x) + 0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_OFFS                                             (0x22c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RMSK                                                   0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_POR                                              0x00000020
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_POR_RMSK                                         0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ATTR                                                          0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_AUX_CLK_RESET_CFG_BMSK                        0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_AUX_CLK_RESET_CFG_SHFT                           7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_OFS_KEEP_EN_BMSK                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_OFS_KEEP_EN_SHFT                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_MODE_SEL_BMSK                                   0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_MODE_SEL_SHFT                                      5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_FTUNE_DONE_CFG_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_FTUNE_DONE_CFG_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_STEP_MULT_BMSK                                 0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_STEP_MULT_SHFT                                   2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_MAX_OFS_BMSK                                   0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_RX_MARGINING_CONFIG3_RX_MGN_V_MAX_OFS_SHFT                                     0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ADDR(x)                                            ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_PHYS(x)                                            ((x) + 0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_OFFS                                               (0x230)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_POR                                                0x0000000f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_SW_WAKEUP_CLK_REQ_MX_BMSK                                0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_SW_WAKEUP_CLK_REQ_MX_SHFT                                   7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_SW_WAKEUP_CLK_REQ_BMSK                                   0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_SW_WAKEUP_CLK_REQ_SHFT                                      6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_CLAMP_EN_BMSK                                            0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_CLAMP_EN_SHFT                                               5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C3_EN_BMSK                             0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C3_EN_SHFT                                4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C2_EN_BMSK                              0x8
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C2_EN_SHFT                                3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C1_EN_BMSK                              0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C1_EN_SHFT                                2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C0_EN_BMSK                              0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_OFF_IN_C0_EN_SHFT                                1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_GEN_EN_BMSK                                    0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG1_WAKEUP_CLK_GEN_EN_SHFT                                      0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ADDR(x)                                            ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_PHYS(x)                                            ((x) + 0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_OFFS                                               (0x234)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_RMSK                                                     0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_POR                                                0x00000048
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_POR_RMSK                                           0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ATTR                                                            0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_WAKEUP_CLK_LOW_FILTER_BMSK                               0xf0
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_WAKEUP_CLK_LOW_FILTER_SHFT                                  4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_WAKEUP_CLK_HIGH_FILTER_BMSK                               0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_CONFIG2_WAKEUP_CLK_HIGH_FILTER_SHFT                                 0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_ADDR(x)                                             ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_PHYS(x)                                             ((x) + 0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_OFFS                                                (0x238)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_RMSK                                                       0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_WAKEUP_CLK_STATUS_BMSK                                     0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_WAKEUP_CLK_STATUS_WAKEUP_CLK_STATUS_SHFT                                       0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ADDR(x)                                       ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_PHYS(x)                                       ((x) + 0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_OFFS                                          (0x23c)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_RMSK                                                0xff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_POR                                           0x00000009
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_ACK_MX_BMSK                           0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_ACK_MX_SHFT                              7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_ACK_BMSK                              0x40
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_ACK_SHFT                                 6
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_REQ_MX_BMSK                           0x20
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_REQ_MX_SHFT                              5
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_REQ_BMSK                              0x10
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_SW_TX_LATENCY_REQ_SHFT                                 4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_CFG_BMSK                             0xc
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_CFG_SHFT                               2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_SW_TRIG_BMSK                         0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_SW_TRIG_SHFT                           1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_EN_BMSK                              0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG1_TX_LATENCY_MEAS_EN_SHFT                                0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ADDR(x)                                       ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_PHYS(x)                                       ((x) + 0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_OFFS                                          (0x240)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_RMSK                                                 0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_POR                                           0x00000004
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_POR_RMSK                                      0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ATTR                                                       0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_TX_LATENCY_FIXED_INC_BMSK                            0xf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_MEAS_CONFIG2_TX_LATENCY_FIXED_INC_SHFT                              0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_ADDR(x)                                             ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_PHYS(x)                                             ((x) + 0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_OFFS                                                (0x244)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_RMSK                                                      0xbf
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_POR                                                 0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_POR_RMSK                                            0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_ATTR                                                             0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_TX_LATENCY_VAL_VALID_BMSK                                 0x80
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_TX_LATENCY_VAL_VALID_SHFT                                    7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_TX_LATENCY_VAL_BMSK                                       0x3f
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_TX_LATENCY_STATUS_TX_LATENCY_VAL_SHFT                                          0

#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ADDR(x)                                                  ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_PHYS(x)                                                  ((x) + 0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_OFFS                                                     (0x248)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_RMSK                                                            0x7
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_POR                                                      0x00000000
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_POR_RMSK                                                 0xffffffff
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ATTR                                                                  0x3
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_IN(x)            \
                in_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ADDR(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_INM(x, m)            \
                in_dword_masked(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ADDR(x), m)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_OUT(x, v)            \
                out_dword(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ADDR(x),v)
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_OUTM(x,m,v) \
                out_dword_masked_ns(HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_ADDR(x),m,v,HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_IN(x))
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_C3_MASK_DSBL_SIGDET_BMSK                                        0x4
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_C3_MASK_DSBL_SIGDET_SHFT                                          2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_PRE_C3_MASK_SIGDET_EN_BMSK                                      0x2
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_PRE_C3_MASK_SIGDET_EN_SHFT                                        1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_C3_MASK_SIGDET_EN_BMSK                                          0x1
#define HWIO_AHB2PHY_0QUSB4PHY_USB4_PCS_SIGDET_CNTRL_C3_MASK_SIGDET_EN_SHFT                                            0


#endif /* __QUSB4PHY_H__ */
