Warning: Design 'arm' has '14' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : arm
Version: J-2014.09-SP4
Date   : Fri Mar 24 19:37:16 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.00
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:        622
  Leaf Cell Count:               2084
  Buf/Inv Cell Count:             343
  Buf Cell Count:                  41
  Inv Cell Count:                 302
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2084
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4661.255135
  Noncombinational Area:     0.000000
  Buf/Inv Area:            475.757572
  Total Buffer Area:            90.48
  Total Inverter Area:         385.28
  Macro/Black Box Area:      0.000000
  Net Area:               2184.482709
  -----------------------------------
  Cell Area:              4661.255135
  Design Area:            6845.737844


  Design Rules
  -----------------------------------
  Total Number of Nets:          2902
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.53
  Logic Optimization:                  0.71
  Mapping Optimization:                2.79
  -----------------------------------------
  Overall Compile Time:               16.10
  Overall Compile Wall Clock Time:    17.87

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
