--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4372 paths analyzed, 1075 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.822ns.
--------------------------------------------------------------------------------

Paths for end point txd1/send_data_0 (SLICE_X14Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdd1/buttons_0 (FF)
  Destination:          txd1/send_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fdd1/buttons_0 to txd1/send_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.391   fdd1/buttons_1
                                                       fdd1/buttons_0
    SLICE_X15Y25.B5      net (fanout=3)        1.661   fdd1/buttons_0
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.331   txd1/send_data_2
                                                       txd1/send_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.981ns logic, 2.780ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txd1/bf2 (FF)
  Destination:          txd1/send_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.338 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txd1/bf2 to txd1/send_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BMUX    Tshcko                0.461   txd1/button[0]_bf2_AND_5_o
                                                       txd1/bf2
    SLICE_X15Y25.B2      net (fanout=2)        0.447   txd1/bf2
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.331   txd1/send_data_2
                                                       txd1/send_data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.051ns logic, 1.566ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point txd1/send_data_2 (SLICE_X14Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdd1/buttons_0 (FF)
  Destination:          txd1/send_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fdd1/buttons_0 to txd1/send_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.391   fdd1/buttons_1
                                                       fdd1/buttons_0
    SLICE_X15Y25.B5      net (fanout=3)        1.661   fdd1/buttons_0
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.295   txd1/send_data_2
                                                       txd1/send_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.945ns logic, 2.780ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txd1/bf2 (FF)
  Destination:          txd1/send_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.338 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txd1/bf2 to txd1/send_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BMUX    Tshcko                0.461   txd1/button[0]_bf2_AND_5_o
                                                       txd1/bf2
    SLICE_X15Y25.B2      net (fanout=2)        0.447   txd1/bf2
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.295   txd1/send_data_2
                                                       txd1/send_data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (1.015ns logic, 1.566ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point txd1/send_data_3 (SLICE_X14Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdd1/buttons_0 (FF)
  Destination:          txd1/send_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fdd1/buttons_0 to txd1/send_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.AQ      Tcko                  0.391   fdd1/buttons_1
                                                       fdd1/buttons_0
    SLICE_X15Y25.B5      net (fanout=3)        1.661   fdd1/buttons_0
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.290   txd1/send_data_2
                                                       txd1/send_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (0.940ns logic, 2.780ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txd1/bf2 (FF)
  Destination:          txd1/send_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.338 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txd1/bf2 to txd1/send_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BMUX    Tshcko                0.461   txd1/button[0]_bf2_AND_5_o
                                                       txd1/bf2
    SLICE_X15Y25.B2      net (fanout=2)        0.447   txd1/bf2
    SLICE_X15Y25.B       Tilo                  0.259   txd1/button[0]_bf2_AND_5_o
                                                       txd1/button[0]_bf2_AND_5_o1
    SLICE_X14Y12.CE      net (fanout=1)        1.119   txd1/button[0]_bf2_AND_5_o
    SLICE_X14Y12.CLK     Tceck                 0.290   txd1/send_data_2
                                                       txd1/send_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.010ns logic, 1.566ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point txd1/send_data_7 (SLICE_X15Y11.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txd1/send_data_6 (FF)
  Destination:          txd1/send_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txd1/send_data_6 to txd1/send_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.CQ      Tcko                  0.198   txd1/send_data_6
                                                       txd1/send_data_6
    SLICE_X15Y11.C5      net (fanout=4)        0.070   txd1/send_data_6
    SLICE_X15Y11.CLK     Tah         (-Th)    -0.155   txd1/send_data_6
                                                       txd1/Madd_send_data[7]_GND_8_o_add_0_OUT_xor<3>11
                                                       txd1/send_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.353ns logic, 0.070ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point rxd1/bit_counter_2 (SLICE_X24Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxd1/bit_counter_2 (FF)
  Destination:          rxd1/bit_counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxd1/bit_counter_2 to rxd1/bit_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y13.AQ      Tcko                  0.200   rxd1/bit_counter<3>
                                                       rxd1/bit_counter_2
    SLICE_X24Y13.A6      net (fanout=7)        0.039   rxd1/bit_counter<2>
    SLICE_X24Y13.CLK     Tah         (-Th)    -0.190   rxd1/bit_counter<3>
                                                       rxd1/bit_counter_2_rstpot
                                                       rxd1/bit_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point fdd1/buttons_2 (SLICE_X13Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fdd1/buttons_2 (FF)
  Destination:          fdd1/buttons_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fdd1/buttons_2 to fdd1/buttons_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.198   fdd1/buttons_3
                                                       fdd1/buttons_2
    SLICE_X13Y49.A6      net (fanout=2)        0.025   fdd1/buttons_2
    SLICE_X13Y49.CLK     Tah         (-Th)    -0.215   fdd1/buttons_3
                                                       fdd1/buttons_2_rstpot
                                                       fdd1/buttons_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: fdd1/count_high0<3>/CLK
  Logical resource: fdd1/count_high0_0/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: fdd1/count_high0<3>/SR
  Logical resource: fdd1/count_high0_0/SR
  Location pin: SLICE_X8Y46.SR
  Clock network: data1/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.822|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4372 paths, 0 nets, and 1077 connections

Design statistics:
   Minimum period:   3.822ns{1}   (Maximum frequency: 261.643MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 19 21:56:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



