// Seed: 2876865590
module module_0;
  wor id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(1),
      .id_1(id_1),
      .id_2(1 * id_1 * id_4),
      .id_3(id_4),
      .id_4(id_4 == id_4),
      .id_5(1),
      .id_6(id_4 + id_1)
  );
  wire id_5 = id_2[1];
  initial assume (id_4);
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output uwire id_2
    , id_17,
    output wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input logic id_6
    , id_18,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10
    , id_19,
    input supply0 id_11,
    output wand id_12,
    output wor id_13,
    output logic id_14,
    output tri id_15
);
  always @(posedge id_6 or id_19) begin
    id_14 <= id_18;
  end
  module_0();
endmodule
