# Cadence Design Systems, Inc.
# Allegro PCB Router Automatic Router
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on host 
# 
#            Command Line Parameters
#            -----------------------
# Design File Name : E:/iM508/iMX53/MCIMX6\05062.dsn
# Initialization options:
#   -do pasde.do
# Status File Name : E:/iM508/iMX53/MCIMX6\monitor.sts
# Use Colormap In Design File.
#
#
#
#
# do $/05062_rules.do
define (class _difpr_DIFFPAIR0 UOTG_DPA UOTG_DNA )
define (class _difpr_DIFFPAIR1 UOTG_DP UOTG_DN )
define (class _difpr_DIFFPAIR2 /SDRCLK0 SDRCLK0 )
define (class _difpr_DIFFPAIR3 SDRCLK1 /SDRCLK1 )
define (class _difpr_DIFFPAIR4 /SDRDQS0 SDRDQS0 )
define (class _difpr_DIFFPAIR5 SDRDQS1 /SDRDQS1 )
define (class _difpr_DIFFPAIR6 /SDRDQS2 SDRDQS2 )
define (class _difpr_DIFFPAIR7 SDRDQS3 /SDRDQS3 )
define (class _difpr_DIFFPAIR8 /SDRDQS4 SDRDQS4 )
define (class _difpr_DIFFPAIR9 SDRDQS5 /SDRDQS5 )
define (class _difpr_DIFFPAIR10 /SDRDQS6 SDRDQS6 )
define (class _difpr_DIFFPAIR11 SDRDQS7 /SDRDQS7 )
define (class _difpr_DIFFPAIR12 LCD_RXIN0N LCD_RXIN0P )
define (class _difpr_DIFFPAIR13 LCD_RXIN1P LCD_RXIN1N )
define (class _difpr_DIFFPAIR14 LCD_RXIN2P LCD_RXIN2N )
define (class _difpr_DIFFPAIR15 LCD_RXCLKP LCD_RXCLKN )
define (class _difpr_DIFFPAIR16 LCD_RXIN3P LCD_RXIN3N )
define (pair (nets LCD_RXIN3P LCD_RXIN3N ))
define (pair (nets LCD_RXCLKP LCD_RXCLKN ))
define (pair (nets LCD_RXIN2P LCD_RXIN2N ))
define (pair (nets LCD_RXIN1P LCD_RXIN1N ))
define (pair (nets LCD_RXIN0N LCD_RXIN0P ))
define (pair (nets SDRDQS7 /SDRDQS7 ))
define (pair (nets /SDRDQS6 SDRDQS6 ))
define (pair (nets SDRDQS5 /SDRDQS5 ))
define (pair (nets /SDRDQS4 SDRDQS4 ))
define (pair (nets SDRDQS3 /SDRDQS3 ))
define (pair (nets /SDRDQS2 SDRDQS2 ))
define (pair (nets SDRDQS1 /SDRDQS1 ))
define (pair (nets /SDRDQS0 SDRDQS0 ))
define (pair (nets SDRCLK1 /SDRCLK1 ))
define (pair (nets /SDRCLK0 SDRCLK0 ))
define (pair (nets UOTG_DP UOTG_DN ))
define (pair (nets UOTG_DPA UOTG_DNA ))
define (region BGA_2_0 (polygon TOP 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_1 (polygon L2 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_2 (polygon L3 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_3 (polygon L4 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_4 (polygon L5 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_5 (polygon L6 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_6 (polygon L7 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_2_7 (polygon BOTTOM 0 14335 11580 14905 11580 14905 11200 14335 11200 14335 11580 ))
define (region BGA_1_0 (polygon TOP 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_1 (polygon L2 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_2 (polygon L3 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_3 (polygon L4 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_4 (polygon L5 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_5 (polygon L6 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_6 (polygon L7 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
define (region BGA_1_7 (polygon BOTTOM 0 14100 12625 14950 12625 14950 11775 14100 11775 14100 12625 ))
rule PCB (width 5)
rule PCB (clearance 5 (type buried_via_gap))
rule PCB (clearance 5 (type wire_wire))
rule PCB (clearance 4 (type wire_smd))
rule PCB (clearance 5 (type wire_pin))
rule PCB (clearance 5 (type wire_via))
rule PCB (clearance 5 (type smd_smd))
rule PCB (clearance 5 (type smd_pin))
rule PCB (clearance 4 (type smd_via))
rule PCB (clearance 5 (type pin_pin))
rule PCB (clearance 5 (type pin_via))
rule PCB (clearance 5 (type via_via))
rule PCB (clearance 5 (type test_test))
rule PCB (clearance 5 (type test_wire))
rule PCB (clearance 5 (type test_smd))
rule PCB (clearance 5 (type test_pin))
rule PCB (clearance 5 (type test_via))
rule PCB (clearance 0 (type area_wire))
rule PCB (clearance 0 (type area_smd))
rule PCB (clearance 0 (type area_area))
rule PCB (clearance 0 (type area_pin))
rule PCB (clearance 0 (type area_via))
rule PCB (clearance 0 (type area_test))
rule PCB (clearance 5 (type microvia_microvia))
set microvia_microvia on
rule PCB (clearance 5 (type microvia_thrupin))
set microvia_thrupin on
rule PCB (clearance 5 (type microvia_smdpin))
set microvia_smdpin on
rule PCB (clearance 5 (type microvia_thruvia))
set microvia_thruvia on
rule PCB (clearance 5 (type microvia_bbvia))
set microvia_bbvia on
rule PCB (clearance 5 (type microvia_wire))
set microvia_wire on
rule PCB (clearance 5 (type bbvia_bbvia))
set bbvia_bbvia on
rule PCB (clearance 5 (type microvia_testpin))
set microvia_testpin on
rule PCB (clearance 5 (type bbvia_thrupin))
set bbvia_thrupin on
rule PCB (clearance 5 (type microvia_testvia))
set microvia_testvia on
rule PCB (clearance 5 (type bbvia_smdpin))
set bbvia_smdpin on
rule PCB (clearance 5 (type microvia_bondpad))
set microvia_bondpad on
rule PCB (clearance 5 (type bbvia_thruvia))
set bbvia_thruvia on
rule PCB (clearance 5 (type microvia_area))
set microvia_area on
rule PCB (clearance 5 (type bbvia_wire))
set bbvia_wire on
rule PCB (clearance 8 (type nhole_pin))
set nhole_pin off
rule PCB (clearance 8 (type nhole_via))
set nhole_via off
rule PCB (clearance 5 (type bbvia_area))
set bbvia_area on
rule PCB (clearance 8 (type nhole_wire))
set nhole_wire off
rule PCB (clearance 8 (type nhole_area))
set nhole_area off
rule PCB (clearance 8 (type nhole_nhole))
set nhole_nhole off
rule PCB (clearance 0 (type mhole_pin))
set mhole_pin off
rule PCB (clearance 5 (type bbvia_testpin))
set bbvia_testpin on
rule PCB (clearance 0 (type mhole_via))
set mhole_via off
rule PCB (clearance 5 (type bbvia_testvia))
set bbvia_testvia on
rule PCB (clearance 0 (type mhole_wire))
set mhole_wire off
rule PCB (clearance 0 (type mhole_area))
set mhole_area off
rule PCB (clearance 0 (type mhole_nhole))
set mhole_nhole off
rule PCB (clearance 0 (type mhole_mhole))
set mhole_mhole off
rule PCB (clearance 5 (type bbvia_bondpad))
set bbvia_bondpad on
rule net GND (width 12)
rule net BGND (width 16)
rule region BGA_2_0 (width 5)
rule region BGA_2_0 (clearance 5 (type buried_via_gap))
rule region BGA_2_0 (clearance 4 (type wire_wire))
rule region BGA_2_0 (clearance 4 (type wire_smd))
rule region BGA_2_0 (clearance 5 (type wire_pin))
rule region BGA_2_0 (clearance 4 (type wire_via))
rule region BGA_2_0 (clearance 5 (type smd_smd))
rule region BGA_2_0 (clearance 5 (type smd_pin))
rule region BGA_2_0 (clearance 5 (type smd_via))
rule region BGA_2_0 (clearance 5 (type pin_pin))
rule region BGA_2_0 (clearance 5 (type pin_via))
rule region BGA_2_0 (clearance 5 (type via_via))
rule region BGA_2_0 (clearance 5 (type test_test))
rule region BGA_2_0 (clearance 5 (type test_wire))
rule region BGA_2_0 (clearance 5 (type test_smd))
rule region BGA_2_0 (clearance 5 (type test_pin))
rule region BGA_2_0 (clearance 5 (type test_via))
rule region BGA_2_0 (clearance 5 (type microvia_microvia))
rule region BGA_2_0 (clearance 5 (type microvia_thrupin))
rule region BGA_2_0 (clearance 5 (type microvia_smdpin))
rule region BGA_2_0 (clearance 5 (type microvia_thruvia))
rule region BGA_2_0 (clearance 5 (type microvia_bbvia))
rule region BGA_2_0 (clearance 5 (type microvia_wire))
rule region BGA_2_0 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_0 (clearance 5 (type microvia_testpin))
rule region BGA_2_0 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_0 (clearance 5 (type microvia_testvia))
rule region BGA_2_0 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_0 (clearance 5 (type microvia_bondpad))
rule region BGA_2_0 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_0 (clearance 5 (type microvia_area))
rule region BGA_2_0 (clearance 5 (type bbvia_wire))
rule region BGA_2_0 (clearance 8 (type nhole_pin))
rule region BGA_2_0 (clearance 8 (type nhole_via))
rule region BGA_2_0 (clearance 5 (type bbvia_area))
rule region BGA_2_0 (clearance 8 (type nhole_wire))
rule region BGA_2_0 (clearance 8 (type nhole_area))
rule region BGA_2_0 (clearance 8 (type nhole_nhole))
rule region BGA_2_0 (clearance 5 (type bbvia_testpin))
rule region BGA_2_0 (clearance 5 (type bbvia_testvia))
rule region BGA_2_0 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_0 (diffpair_line_width 5)
rule region BGA_2_0 (neck_down_width 5)
rule region BGA_2_0 (edge_coupled_tolerance_plus 0)
rule region BGA_2_0 (edge_coupled_tolerance_minus 0)
rule region BGA_2_0 (min_line_spacing 0)
rule region BGA_2_0 (edge_primary_gap 0)
rule region BGA_2_0 (neck_down_gap 0)
rule region BGA_2_1 (width 5)
rule region BGA_2_1 (clearance 5 (type buried_via_gap))
rule region BGA_2_1 (clearance 4 (type wire_wire))
rule region BGA_2_1 (clearance 4 (type wire_smd))
rule region BGA_2_1 (clearance 5 (type wire_pin))
rule region BGA_2_1 (clearance 4 (type wire_via))
rule region BGA_2_1 (clearance 5 (type smd_smd))
rule region BGA_2_1 (clearance 5 (type smd_pin))
rule region BGA_2_1 (clearance 5 (type smd_via))
rule region BGA_2_1 (clearance 5 (type pin_pin))
rule region BGA_2_1 (clearance 5 (type pin_via))
rule region BGA_2_1 (clearance 5 (type via_via))
rule region BGA_2_1 (clearance 5 (type test_test))
rule region BGA_2_1 (clearance 5 (type test_wire))
rule region BGA_2_1 (clearance 5 (type test_smd))
rule region BGA_2_1 (clearance 5 (type test_pin))
rule region BGA_2_1 (clearance 5 (type test_via))
rule region BGA_2_1 (clearance 5 (type microvia_microvia))
rule region BGA_2_1 (clearance 5 (type microvia_thrupin))
rule region BGA_2_1 (clearance 5 (type microvia_smdpin))
rule region BGA_2_1 (clearance 5 (type microvia_thruvia))
rule region BGA_2_1 (clearance 5 (type microvia_bbvia))
rule region BGA_2_1 (clearance 5 (type microvia_wire))
rule region BGA_2_1 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_1 (clearance 5 (type microvia_testpin))
rule region BGA_2_1 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_1 (clearance 5 (type microvia_testvia))
rule region BGA_2_1 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_1 (clearance 5 (type microvia_bondpad))
rule region BGA_2_1 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_1 (clearance 5 (type microvia_area))
rule region BGA_2_1 (clearance 5 (type bbvia_wire))
rule region BGA_2_1 (clearance 8 (type nhole_pin))
rule region BGA_2_1 (clearance 8 (type nhole_via))
rule region BGA_2_1 (clearance 5 (type bbvia_area))
rule region BGA_2_1 (clearance 8 (type nhole_wire))
rule region BGA_2_1 (clearance 8 (type nhole_area))
rule region BGA_2_1 (clearance 8 (type nhole_nhole))
rule region BGA_2_1 (clearance 5 (type bbvia_testpin))
rule region BGA_2_1 (clearance 5 (type bbvia_testvia))
rule region BGA_2_1 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_1 (diffpair_line_width 5)
rule region BGA_2_1 (neck_down_width 5)
rule region BGA_2_1 (edge_coupled_tolerance_plus 0)
rule region BGA_2_1 (edge_coupled_tolerance_minus 0)
rule region BGA_2_1 (min_line_spacing 0)
rule region BGA_2_1 (edge_primary_gap 0)
rule region BGA_2_1 (neck_down_gap 0)
rule region BGA_2_2 (width 5)
rule region BGA_2_2 (clearance 5 (type buried_via_gap))
rule region BGA_2_2 (clearance 4 (type wire_wire))
rule region BGA_2_2 (clearance 4 (type wire_smd))
rule region BGA_2_2 (clearance 5 (type wire_pin))
rule region BGA_2_2 (clearance 4 (type wire_via))
rule region BGA_2_2 (clearance 5 (type smd_smd))
rule region BGA_2_2 (clearance 5 (type smd_pin))
rule region BGA_2_2 (clearance 5 (type smd_via))
rule region BGA_2_2 (clearance 5 (type pin_pin))
rule region BGA_2_2 (clearance 5 (type pin_via))
rule region BGA_2_2 (clearance 5 (type via_via))
rule region BGA_2_2 (clearance 5 (type test_test))
rule region BGA_2_2 (clearance 5 (type test_wire))
rule region BGA_2_2 (clearance 5 (type test_smd))
rule region BGA_2_2 (clearance 5 (type test_pin))
rule region BGA_2_2 (clearance 5 (type test_via))
rule region BGA_2_2 (clearance 5 (type microvia_microvia))
rule region BGA_2_2 (clearance 5 (type microvia_thrupin))
rule region BGA_2_2 (clearance 5 (type microvia_smdpin))
rule region BGA_2_2 (clearance 5 (type microvia_thruvia))
rule region BGA_2_2 (clearance 5 (type microvia_bbvia))
rule region BGA_2_2 (clearance 5 (type microvia_wire))
rule region BGA_2_2 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_2 (clearance 5 (type microvia_testpin))
rule region BGA_2_2 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_2 (clearance 5 (type microvia_testvia))
rule region BGA_2_2 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_2 (clearance 5 (type microvia_bondpad))
rule region BGA_2_2 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_2 (clearance 5 (type microvia_area))
rule region BGA_2_2 (clearance 5 (type bbvia_wire))
rule region BGA_2_2 (clearance 8 (type nhole_pin))
rule region BGA_2_2 (clearance 8 (type nhole_via))
rule region BGA_2_2 (clearance 5 (type bbvia_area))
rule region BGA_2_2 (clearance 8 (type nhole_wire))
rule region BGA_2_2 (clearance 8 (type nhole_area))
rule region BGA_2_2 (clearance 8 (type nhole_nhole))
rule region BGA_2_2 (clearance 5 (type bbvia_testpin))
rule region BGA_2_2 (clearance 5 (type bbvia_testvia))
rule region BGA_2_2 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_2 (diffpair_line_width 5)
rule region BGA_2_2 (neck_down_width 5)
rule region BGA_2_2 (edge_coupled_tolerance_plus 0)
rule region BGA_2_2 (edge_coupled_tolerance_minus 0)
rule region BGA_2_2 (min_line_spacing 0)
rule region BGA_2_2 (edge_primary_gap 0)
rule region BGA_2_2 (neck_down_gap 0)
rule region BGA_2_3 (width 5)
rule region BGA_2_3 (clearance 5 (type buried_via_gap))
rule region BGA_2_3 (clearance 4 (type wire_wire))
rule region BGA_2_3 (clearance 4 (type wire_smd))
rule region BGA_2_3 (clearance 5 (type wire_pin))
rule region BGA_2_3 (clearance 4 (type wire_via))
rule region BGA_2_3 (clearance 5 (type smd_smd))
rule region BGA_2_3 (clearance 5 (type smd_pin))
rule region BGA_2_3 (clearance 5 (type smd_via))
rule region BGA_2_3 (clearance 5 (type pin_pin))
rule region BGA_2_3 (clearance 5 (type pin_via))
rule region BGA_2_3 (clearance 5 (type via_via))
rule region BGA_2_3 (clearance 5 (type test_test))
rule region BGA_2_3 (clearance 5 (type test_wire))
rule region BGA_2_3 (clearance 5 (type test_smd))
rule region BGA_2_3 (clearance 5 (type test_pin))
rule region BGA_2_3 (clearance 5 (type test_via))
rule region BGA_2_3 (clearance 5 (type microvia_microvia))
rule region BGA_2_3 (clearance 5 (type microvia_thrupin))
rule region BGA_2_3 (clearance 5 (type microvia_smdpin))
rule region BGA_2_3 (clearance 5 (type microvia_thruvia))
rule region BGA_2_3 (clearance 5 (type microvia_bbvia))
rule region BGA_2_3 (clearance 5 (type microvia_wire))
rule region BGA_2_3 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_3 (clearance 5 (type microvia_testpin))
rule region BGA_2_3 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_3 (clearance 5 (type microvia_testvia))
rule region BGA_2_3 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_3 (clearance 5 (type microvia_bondpad))
rule region BGA_2_3 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_3 (clearance 5 (type microvia_area))
rule region BGA_2_3 (clearance 5 (type bbvia_wire))
rule region BGA_2_3 (clearance 8 (type nhole_pin))
rule region BGA_2_3 (clearance 8 (type nhole_via))
rule region BGA_2_3 (clearance 5 (type bbvia_area))
rule region BGA_2_3 (clearance 8 (type nhole_wire))
rule region BGA_2_3 (clearance 8 (type nhole_area))
rule region BGA_2_3 (clearance 8 (type nhole_nhole))
rule region BGA_2_3 (clearance 5 (type bbvia_testpin))
rule region BGA_2_3 (clearance 5 (type bbvia_testvia))
rule region BGA_2_3 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_3 (diffpair_line_width 5)
rule region BGA_2_3 (neck_down_width 5)
rule region BGA_2_3 (edge_coupled_tolerance_plus 0)
rule region BGA_2_3 (edge_coupled_tolerance_minus 0)
rule region BGA_2_3 (min_line_spacing 0)
rule region BGA_2_3 (edge_primary_gap 0)
rule region BGA_2_3 (neck_down_gap 0)
rule region BGA_2_4 (width 5)
rule region BGA_2_4 (clearance 5 (type buried_via_gap))
rule region BGA_2_4 (clearance 4 (type wire_wire))
rule region BGA_2_4 (clearance 4 (type wire_smd))
rule region BGA_2_4 (clearance 5 (type wire_pin))
rule region BGA_2_4 (clearance 4 (type wire_via))
rule region BGA_2_4 (clearance 5 (type smd_smd))
rule region BGA_2_4 (clearance 5 (type smd_pin))
rule region BGA_2_4 (clearance 5 (type smd_via))
rule region BGA_2_4 (clearance 5 (type pin_pin))
rule region BGA_2_4 (clearance 5 (type pin_via))
rule region BGA_2_4 (clearance 5 (type via_via))
rule region BGA_2_4 (clearance 5 (type test_test))
rule region BGA_2_4 (clearance 5 (type test_wire))
rule region BGA_2_4 (clearance 5 (type test_smd))
rule region BGA_2_4 (clearance 5 (type test_pin))
rule region BGA_2_4 (clearance 5 (type test_via))
rule region BGA_2_4 (clearance 5 (type microvia_microvia))
rule region BGA_2_4 (clearance 5 (type microvia_thrupin))
rule region BGA_2_4 (clearance 5 (type microvia_smdpin))
rule region BGA_2_4 (clearance 5 (type microvia_thruvia))
rule region BGA_2_4 (clearance 5 (type microvia_bbvia))
rule region BGA_2_4 (clearance 5 (type microvia_wire))
rule region BGA_2_4 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_4 (clearance 5 (type microvia_testpin))
rule region BGA_2_4 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_4 (clearance 5 (type microvia_testvia))
rule region BGA_2_4 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_4 (clearance 5 (type microvia_bondpad))
rule region BGA_2_4 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_4 (clearance 5 (type microvia_area))
rule region BGA_2_4 (clearance 5 (type bbvia_wire))
rule region BGA_2_4 (clearance 8 (type nhole_pin))
rule region BGA_2_4 (clearance 8 (type nhole_via))
rule region BGA_2_4 (clearance 5 (type bbvia_area))
rule region BGA_2_4 (clearance 8 (type nhole_wire))
rule region BGA_2_4 (clearance 8 (type nhole_area))
rule region BGA_2_4 (clearance 8 (type nhole_nhole))
rule region BGA_2_4 (clearance 5 (type bbvia_testpin))
rule region BGA_2_4 (clearance 5 (type bbvia_testvia))
rule region BGA_2_4 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_4 (diffpair_line_width 5)
rule region BGA_2_4 (neck_down_width 5)
rule region BGA_2_4 (edge_coupled_tolerance_plus 0)
rule region BGA_2_4 (edge_coupled_tolerance_minus 0)
rule region BGA_2_4 (min_line_spacing 0)
rule region BGA_2_4 (edge_primary_gap 0)
rule region BGA_2_4 (neck_down_gap 0)
rule region BGA_2_5 (width 5)
rule region BGA_2_5 (clearance 5 (type buried_via_gap))
rule region BGA_2_5 (clearance 4 (type wire_wire))
rule region BGA_2_5 (clearance 4 (type wire_smd))
rule region BGA_2_5 (clearance 5 (type wire_pin))
rule region BGA_2_5 (clearance 4 (type wire_via))
rule region BGA_2_5 (clearance 5 (type smd_smd))
rule region BGA_2_5 (clearance 5 (type smd_pin))
rule region BGA_2_5 (clearance 5 (type smd_via))
rule region BGA_2_5 (clearance 5 (type pin_pin))
rule region BGA_2_5 (clearance 5 (type pin_via))
rule region BGA_2_5 (clearance 5 (type via_via))
rule region BGA_2_5 (clearance 5 (type test_test))
rule region BGA_2_5 (clearance 5 (type test_wire))
rule region BGA_2_5 (clearance 5 (type test_smd))
rule region BGA_2_5 (clearance 5 (type test_pin))
rule region BGA_2_5 (clearance 5 (type test_via))
rule region BGA_2_5 (clearance 5 (type microvia_microvia))
rule region BGA_2_5 (clearance 5 (type microvia_thrupin))
rule region BGA_2_5 (clearance 5 (type microvia_smdpin))
rule region BGA_2_5 (clearance 5 (type microvia_thruvia))
rule region BGA_2_5 (clearance 5 (type microvia_bbvia))
rule region BGA_2_5 (clearance 5 (type microvia_wire))
rule region BGA_2_5 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_5 (clearance 5 (type microvia_testpin))
rule region BGA_2_5 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_5 (clearance 5 (type microvia_testvia))
rule region BGA_2_5 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_5 (clearance 5 (type microvia_bondpad))
rule region BGA_2_5 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_5 (clearance 5 (type microvia_area))
rule region BGA_2_5 (clearance 5 (type bbvia_wire))
rule region BGA_2_5 (clearance 8 (type nhole_pin))
rule region BGA_2_5 (clearance 8 (type nhole_via))
rule region BGA_2_5 (clearance 5 (type bbvia_area))
rule region BGA_2_5 (clearance 8 (type nhole_wire))
rule region BGA_2_5 (clearance 8 (type nhole_area))
rule region BGA_2_5 (clearance 8 (type nhole_nhole))
rule region BGA_2_5 (clearance 5 (type bbvia_testpin))
rule region BGA_2_5 (clearance 5 (type bbvia_testvia))
rule region BGA_2_5 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_5 (diffpair_line_width 5)
rule region BGA_2_5 (neck_down_width 5)
rule region BGA_2_5 (edge_coupled_tolerance_plus 0)
rule region BGA_2_5 (edge_coupled_tolerance_minus 0)
rule region BGA_2_5 (min_line_spacing 0)
rule region BGA_2_5 (edge_primary_gap 0)
rule region BGA_2_5 (neck_down_gap 0)
rule region BGA_2_6 (width 5)
rule region BGA_2_6 (clearance 5 (type buried_via_gap))
rule region BGA_2_6 (clearance 4 (type wire_wire))
rule region BGA_2_6 (clearance 4 (type wire_smd))
rule region BGA_2_6 (clearance 5 (type wire_pin))
rule region BGA_2_6 (clearance 4 (type wire_via))
rule region BGA_2_6 (clearance 5 (type smd_smd))
rule region BGA_2_6 (clearance 5 (type smd_pin))
rule region BGA_2_6 (clearance 5 (type smd_via))
rule region BGA_2_6 (clearance 5 (type pin_pin))
rule region BGA_2_6 (clearance 5 (type pin_via))
rule region BGA_2_6 (clearance 5 (type via_via))
rule region BGA_2_6 (clearance 5 (type test_test))
rule region BGA_2_6 (clearance 5 (type test_wire))
rule region BGA_2_6 (clearance 5 (type test_smd))
rule region BGA_2_6 (clearance 5 (type test_pin))
rule region BGA_2_6 (clearance 5 (type test_via))
rule region BGA_2_6 (clearance 5 (type microvia_microvia))
rule region BGA_2_6 (clearance 5 (type microvia_thrupin))
rule region BGA_2_6 (clearance 5 (type microvia_smdpin))
rule region BGA_2_6 (clearance 5 (type microvia_thruvia))
rule region BGA_2_6 (clearance 5 (type microvia_bbvia))
rule region BGA_2_6 (clearance 5 (type microvia_wire))
rule region BGA_2_6 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_6 (clearance 5 (type microvia_testpin))
rule region BGA_2_6 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_6 (clearance 5 (type microvia_testvia))
rule region BGA_2_6 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_6 (clearance 5 (type microvia_bondpad))
rule region BGA_2_6 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_6 (clearance 5 (type microvia_area))
rule region BGA_2_6 (clearance 5 (type bbvia_wire))
rule region BGA_2_6 (clearance 8 (type nhole_pin))
rule region BGA_2_6 (clearance 8 (type nhole_via))
rule region BGA_2_6 (clearance 5 (type bbvia_area))
rule region BGA_2_6 (clearance 8 (type nhole_wire))
rule region BGA_2_6 (clearance 8 (type nhole_area))
rule region BGA_2_6 (clearance 8 (type nhole_nhole))
rule region BGA_2_6 (clearance 5 (type bbvia_testpin))
rule region BGA_2_6 (clearance 5 (type bbvia_testvia))
rule region BGA_2_6 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_6 (diffpair_line_width 5)
rule region BGA_2_6 (neck_down_width 5)
rule region BGA_2_6 (edge_coupled_tolerance_plus 0)
rule region BGA_2_6 (edge_coupled_tolerance_minus 0)
rule region BGA_2_6 (min_line_spacing 0)
rule region BGA_2_6 (edge_primary_gap 0)
rule region BGA_2_6 (neck_down_gap 0)
rule region BGA_2_7 (width 5)
rule region BGA_2_7 (clearance 5 (type buried_via_gap))
rule region BGA_2_7 (clearance 4 (type wire_wire))
rule region BGA_2_7 (clearance 4 (type wire_smd))
rule region BGA_2_7 (clearance 5 (type wire_pin))
rule region BGA_2_7 (clearance 4 (type wire_via))
rule region BGA_2_7 (clearance 5 (type smd_smd))
rule region BGA_2_7 (clearance 5 (type smd_pin))
rule region BGA_2_7 (clearance 5 (type smd_via))
rule region BGA_2_7 (clearance 5 (type pin_pin))
rule region BGA_2_7 (clearance 5 (type pin_via))
rule region BGA_2_7 (clearance 5 (type via_via))
rule region BGA_2_7 (clearance 5 (type test_test))
rule region BGA_2_7 (clearance 5 (type test_wire))
rule region BGA_2_7 (clearance 5 (type test_smd))
rule region BGA_2_7 (clearance 5 (type test_pin))
rule region BGA_2_7 (clearance 5 (type test_via))
rule region BGA_2_7 (clearance 5 (type microvia_microvia))
rule region BGA_2_7 (clearance 5 (type microvia_thrupin))
rule region BGA_2_7 (clearance 5 (type microvia_smdpin))
rule region BGA_2_7 (clearance 5 (type microvia_thruvia))
rule region BGA_2_7 (clearance 5 (type microvia_bbvia))
rule region BGA_2_7 (clearance 5 (type microvia_wire))
rule region BGA_2_7 (clearance 5 (type bbvia_bbvia))
rule region BGA_2_7 (clearance 5 (type microvia_testpin))
rule region BGA_2_7 (clearance 5 (type bbvia_thrupin))
rule region BGA_2_7 (clearance 5 (type microvia_testvia))
rule region BGA_2_7 (clearance 5 (type bbvia_smdpin))
rule region BGA_2_7 (clearance 5 (type microvia_bondpad))
rule region BGA_2_7 (clearance 5 (type bbvia_thruvia))
rule region BGA_2_7 (clearance 5 (type microvia_area))
rule region BGA_2_7 (clearance 5 (type bbvia_wire))
rule region BGA_2_7 (clearance 8 (type nhole_pin))
rule region BGA_2_7 (clearance 8 (type nhole_via))
rule region BGA_2_7 (clearance 5 (type bbvia_area))
rule region BGA_2_7 (clearance 8 (type nhole_wire))
rule region BGA_2_7 (clearance 8 (type nhole_area))
rule region BGA_2_7 (clearance 8 (type nhole_nhole))
rule region BGA_2_7 (clearance 5 (type bbvia_testpin))
rule region BGA_2_7 (clearance 5 (type bbvia_testvia))
rule region BGA_2_7 (clearance 5 (type bbvia_bondpad))
rule region BGA_2_7 (diffpair_line_width 5)
rule region BGA_2_7 (neck_down_width 5)
rule region BGA_2_7 (edge_coupled_tolerance_plus 0)
rule region BGA_2_7 (edge_coupled_tolerance_minus 0)
rule region BGA_2_7 (min_line_spacing 0)
rule region BGA_2_7 (edge_primary_gap 0)
rule region BGA_2_7 (neck_down_gap 0)
rule region BGA_1_0 (width 5)
rule region BGA_1_0 (clearance 5 (type buried_via_gap))
rule region BGA_1_0 (clearance 4 (type wire_wire))
rule region BGA_1_0 (clearance 4 (type wire_smd))
rule region BGA_1_0 (clearance 5 (type wire_pin))
rule region BGA_1_0 (clearance 4 (type wire_via))
rule region BGA_1_0 (clearance 5 (type smd_smd))
rule region BGA_1_0 (clearance 5 (type smd_pin))
rule region BGA_1_0 (clearance 5 (type smd_via))
rule region BGA_1_0 (clearance 5 (type pin_pin))
rule region BGA_1_0 (clearance 5 (type pin_via))
rule region BGA_1_0 (clearance 5 (type via_via))
rule region BGA_1_0 (clearance 5 (type test_test))
rule region BGA_1_0 (clearance 5 (type test_wire))
rule region BGA_1_0 (clearance 5 (type test_smd))
rule region BGA_1_0 (clearance 5 (type test_pin))
rule region BGA_1_0 (clearance 5 (type test_via))
rule region BGA_1_0 (clearance 5 (type microvia_microvia))
rule region BGA_1_0 (clearance 5 (type microvia_thrupin))
rule region BGA_1_0 (clearance 5 (type microvia_smdpin))
rule region BGA_1_0 (clearance 5 (type microvia_thruvia))
rule region BGA_1_0 (clearance 5 (type microvia_bbvia))
rule region BGA_1_0 (clearance 5 (type microvia_wire))
rule region BGA_1_0 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_0 (clearance 5 (type microvia_testpin))
rule region BGA_1_0 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_0 (clearance 5 (type microvia_testvia))
rule region BGA_1_0 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_0 (clearance 5 (type microvia_bondpad))
rule region BGA_1_0 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_0 (clearance 5 (type microvia_area))
rule region BGA_1_0 (clearance 5 (type bbvia_wire))
rule region BGA_1_0 (clearance 8 (type nhole_pin))
rule region BGA_1_0 (clearance 8 (type nhole_via))
rule region BGA_1_0 (clearance 5 (type bbvia_area))
rule region BGA_1_0 (clearance 8 (type nhole_wire))
rule region BGA_1_0 (clearance 8 (type nhole_area))
rule region BGA_1_0 (clearance 8 (type nhole_nhole))
rule region BGA_1_0 (clearance 5 (type bbvia_testpin))
rule region BGA_1_0 (clearance 5 (type bbvia_testvia))
rule region BGA_1_0 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_0 (diffpair_line_width 5)
rule region BGA_1_0 (neck_down_width 5)
rule region BGA_1_0 (edge_coupled_tolerance_plus 0)
rule region BGA_1_0 (edge_coupled_tolerance_minus 0)
rule region BGA_1_0 (min_line_spacing 0)
rule region BGA_1_0 (edge_primary_gap 0)
rule region BGA_1_0 (neck_down_gap 0)
rule region BGA_1_1 (width 5)
rule region BGA_1_1 (clearance 5 (type buried_via_gap))
rule region BGA_1_1 (clearance 4 (type wire_wire))
rule region BGA_1_1 (clearance 4 (type wire_smd))
rule region BGA_1_1 (clearance 5 (type wire_pin))
rule region BGA_1_1 (clearance 4 (type wire_via))
rule region BGA_1_1 (clearance 5 (type smd_smd))
rule region BGA_1_1 (clearance 5 (type smd_pin))
rule region BGA_1_1 (clearance 5 (type smd_via))
rule region BGA_1_1 (clearance 5 (type pin_pin))
rule region BGA_1_1 (clearance 5 (type pin_via))
rule region BGA_1_1 (clearance 5 (type via_via))
rule region BGA_1_1 (clearance 5 (type test_test))
rule region BGA_1_1 (clearance 5 (type test_wire))
rule region BGA_1_1 (clearance 5 (type test_smd))
rule region BGA_1_1 (clearance 5 (type test_pin))
rule region BGA_1_1 (clearance 5 (type test_via))
rule region BGA_1_1 (clearance 5 (type microvia_microvia))
rule region BGA_1_1 (clearance 5 (type microvia_thrupin))
rule region BGA_1_1 (clearance 5 (type microvia_smdpin))
rule region BGA_1_1 (clearance 5 (type microvia_thruvia))
rule region BGA_1_1 (clearance 5 (type microvia_bbvia))
rule region BGA_1_1 (clearance 5 (type microvia_wire))
rule region BGA_1_1 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_1 (clearance 5 (type microvia_testpin))
rule region BGA_1_1 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_1 (clearance 5 (type microvia_testvia))
rule region BGA_1_1 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_1 (clearance 5 (type microvia_bondpad))
rule region BGA_1_1 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_1 (clearance 5 (type microvia_area))
rule region BGA_1_1 (clearance 5 (type bbvia_wire))
rule region BGA_1_1 (clearance 8 (type nhole_pin))
rule region BGA_1_1 (clearance 8 (type nhole_via))
rule region BGA_1_1 (clearance 5 (type bbvia_area))
rule region BGA_1_1 (clearance 8 (type nhole_wire))
rule region BGA_1_1 (clearance 8 (type nhole_area))
rule region BGA_1_1 (clearance 8 (type nhole_nhole))
rule region BGA_1_1 (clearance 5 (type bbvia_testpin))
rule region BGA_1_1 (clearance 5 (type bbvia_testvia))
rule region BGA_1_1 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_1 (diffpair_line_width 5)
rule region BGA_1_1 (neck_down_width 5)
rule region BGA_1_1 (edge_coupled_tolerance_plus 0)
rule region BGA_1_1 (edge_coupled_tolerance_minus 0)
rule region BGA_1_1 (min_line_spacing 0)
rule region BGA_1_1 (edge_primary_gap 0)
rule region BGA_1_1 (neck_down_gap 0)
rule region BGA_1_2 (width 5)
rule region BGA_1_2 (clearance 5 (type buried_via_gap))
rule region BGA_1_2 (clearance 4 (type wire_wire))
rule region BGA_1_2 (clearance 4 (type wire_smd))
rule region BGA_1_2 (clearance 5 (type wire_pin))
rule region BGA_1_2 (clearance 4 (type wire_via))
rule region BGA_1_2 (clearance 5 (type smd_smd))
rule region BGA_1_2 (clearance 5 (type smd_pin))
rule region BGA_1_2 (clearance 5 (type smd_via))
rule region BGA_1_2 (clearance 5 (type pin_pin))
rule region BGA_1_2 (clearance 5 (type pin_via))
rule region BGA_1_2 (clearance 5 (type via_via))
rule region BGA_1_2 (clearance 5 (type test_test))
rule region BGA_1_2 (clearance 5 (type test_wire))
rule region BGA_1_2 (clearance 5 (type test_smd))
rule region BGA_1_2 (clearance 5 (type test_pin))
rule region BGA_1_2 (clearance 5 (type test_via))
rule region BGA_1_2 (clearance 5 (type microvia_microvia))
rule region BGA_1_2 (clearance 5 (type microvia_thrupin))
rule region BGA_1_2 (clearance 5 (type microvia_smdpin))
rule region BGA_1_2 (clearance 5 (type microvia_thruvia))
rule region BGA_1_2 (clearance 5 (type microvia_bbvia))
rule region BGA_1_2 (clearance 5 (type microvia_wire))
rule region BGA_1_2 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_2 (clearance 5 (type microvia_testpin))
rule region BGA_1_2 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_2 (clearance 5 (type microvia_testvia))
rule region BGA_1_2 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_2 (clearance 5 (type microvia_bondpad))
rule region BGA_1_2 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_2 (clearance 5 (type microvia_area))
rule region BGA_1_2 (clearance 5 (type bbvia_wire))
rule region BGA_1_2 (clearance 8 (type nhole_pin))
rule region BGA_1_2 (clearance 8 (type nhole_via))
rule region BGA_1_2 (clearance 5 (type bbvia_area))
rule region BGA_1_2 (clearance 8 (type nhole_wire))
rule region BGA_1_2 (clearance 8 (type nhole_area))
rule region BGA_1_2 (clearance 8 (type nhole_nhole))
rule region BGA_1_2 (clearance 5 (type bbvia_testpin))
rule region BGA_1_2 (clearance 5 (type bbvia_testvia))
rule region BGA_1_2 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_2 (diffpair_line_width 5)
rule region BGA_1_2 (neck_down_width 5)
rule region BGA_1_2 (edge_coupled_tolerance_plus 0)
rule region BGA_1_2 (edge_coupled_tolerance_minus 0)
rule region BGA_1_2 (min_line_spacing 0)
rule region BGA_1_2 (edge_primary_gap 0)
rule region BGA_1_2 (neck_down_gap 0)
rule region BGA_1_3 (width 5)
rule region BGA_1_3 (clearance 5 (type buried_via_gap))
rule region BGA_1_3 (clearance 4 (type wire_wire))
rule region BGA_1_3 (clearance 4 (type wire_smd))
rule region BGA_1_3 (clearance 5 (type wire_pin))
rule region BGA_1_3 (clearance 4 (type wire_via))
rule region BGA_1_3 (clearance 5 (type smd_smd))
rule region BGA_1_3 (clearance 5 (type smd_pin))
rule region BGA_1_3 (clearance 5 (type smd_via))
rule region BGA_1_3 (clearance 5 (type pin_pin))
rule region BGA_1_3 (clearance 5 (type pin_via))
rule region BGA_1_3 (clearance 5 (type via_via))
rule region BGA_1_3 (clearance 5 (type test_test))
rule region BGA_1_3 (clearance 5 (type test_wire))
rule region BGA_1_3 (clearance 5 (type test_smd))
rule region BGA_1_3 (clearance 5 (type test_pin))
rule region BGA_1_3 (clearance 5 (type test_via))
rule region BGA_1_3 (clearance 5 (type microvia_microvia))
rule region BGA_1_3 (clearance 5 (type microvia_thrupin))
rule region BGA_1_3 (clearance 5 (type microvia_smdpin))
rule region BGA_1_3 (clearance 5 (type microvia_thruvia))
rule region BGA_1_3 (clearance 5 (type microvia_bbvia))
rule region BGA_1_3 (clearance 5 (type microvia_wire))
rule region BGA_1_3 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_3 (clearance 5 (type microvia_testpin))
rule region BGA_1_3 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_3 (clearance 5 (type microvia_testvia))
rule region BGA_1_3 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_3 (clearance 5 (type microvia_bondpad))
rule region BGA_1_3 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_3 (clearance 5 (type microvia_area))
rule region BGA_1_3 (clearance 5 (type bbvia_wire))
rule region BGA_1_3 (clearance 8 (type nhole_pin))
rule region BGA_1_3 (clearance 8 (type nhole_via))
rule region BGA_1_3 (clearance 5 (type bbvia_area))
rule region BGA_1_3 (clearance 8 (type nhole_wire))
rule region BGA_1_3 (clearance 8 (type nhole_area))
rule region BGA_1_3 (clearance 8 (type nhole_nhole))
rule region BGA_1_3 (clearance 5 (type bbvia_testpin))
rule region BGA_1_3 (clearance 5 (type bbvia_testvia))
rule region BGA_1_3 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_3 (diffpair_line_width 5)
rule region BGA_1_3 (neck_down_width 5)
rule region BGA_1_3 (edge_coupled_tolerance_plus 0)
rule region BGA_1_3 (edge_coupled_tolerance_minus 0)
rule region BGA_1_3 (min_line_spacing 0)
rule region BGA_1_3 (edge_primary_gap 0)
rule region BGA_1_3 (neck_down_gap 0)
rule region BGA_1_4 (width 5)
rule region BGA_1_4 (clearance 5 (type buried_via_gap))
rule region BGA_1_4 (clearance 4 (type wire_wire))
rule region BGA_1_4 (clearance 4 (type wire_smd))
rule region BGA_1_4 (clearance 5 (type wire_pin))
rule region BGA_1_4 (clearance 4 (type wire_via))
rule region BGA_1_4 (clearance 5 (type smd_smd))
rule region BGA_1_4 (clearance 5 (type smd_pin))
rule region BGA_1_4 (clearance 5 (type smd_via))
rule region BGA_1_4 (clearance 5 (type pin_pin))
rule region BGA_1_4 (clearance 5 (type pin_via))
rule region BGA_1_4 (clearance 5 (type via_via))
rule region BGA_1_4 (clearance 5 (type test_test))
rule region BGA_1_4 (clearance 5 (type test_wire))
rule region BGA_1_4 (clearance 5 (type test_smd))
rule region BGA_1_4 (clearance 5 (type test_pin))
rule region BGA_1_4 (clearance 5 (type test_via))
rule region BGA_1_4 (clearance 5 (type microvia_microvia))
rule region BGA_1_4 (clearance 5 (type microvia_thrupin))
rule region BGA_1_4 (clearance 5 (type microvia_smdpin))
rule region BGA_1_4 (clearance 5 (type microvia_thruvia))
rule region BGA_1_4 (clearance 5 (type microvia_bbvia))
rule region BGA_1_4 (clearance 5 (type microvia_wire))
rule region BGA_1_4 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_4 (clearance 5 (type microvia_testpin))
rule region BGA_1_4 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_4 (clearance 5 (type microvia_testvia))
rule region BGA_1_4 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_4 (clearance 5 (type microvia_bondpad))
rule region BGA_1_4 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_4 (clearance 5 (type microvia_area))
rule region BGA_1_4 (clearance 5 (type bbvia_wire))
rule region BGA_1_4 (clearance 8 (type nhole_pin))
rule region BGA_1_4 (clearance 8 (type nhole_via))
rule region BGA_1_4 (clearance 5 (type bbvia_area))
rule region BGA_1_4 (clearance 8 (type nhole_wire))
rule region BGA_1_4 (clearance 8 (type nhole_area))
rule region BGA_1_4 (clearance 8 (type nhole_nhole))
rule region BGA_1_4 (clearance 5 (type bbvia_testpin))
rule region BGA_1_4 (clearance 5 (type bbvia_testvia))
rule region BGA_1_4 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_4 (diffpair_line_width 5)
rule region BGA_1_4 (neck_down_width 5)
rule region BGA_1_4 (edge_coupled_tolerance_plus 0)
rule region BGA_1_4 (edge_coupled_tolerance_minus 0)
rule region BGA_1_4 (min_line_spacing 0)
rule region BGA_1_4 (edge_primary_gap 0)
rule region BGA_1_4 (neck_down_gap 0)
rule region BGA_1_5 (width 5)
rule region BGA_1_5 (clearance 5 (type buried_via_gap))
rule region BGA_1_5 (clearance 4 (type wire_wire))
rule region BGA_1_5 (clearance 4 (type wire_smd))
rule region BGA_1_5 (clearance 5 (type wire_pin))
rule region BGA_1_5 (clearance 4 (type wire_via))
rule region BGA_1_5 (clearance 5 (type smd_smd))
rule region BGA_1_5 (clearance 5 (type smd_pin))
rule region BGA_1_5 (clearance 5 (type smd_via))
rule region BGA_1_5 (clearance 5 (type pin_pin))
rule region BGA_1_5 (clearance 5 (type pin_via))
rule region BGA_1_5 (clearance 5 (type via_via))
rule region BGA_1_5 (clearance 5 (type test_test))
rule region BGA_1_5 (clearance 5 (type test_wire))
rule region BGA_1_5 (clearance 5 (type test_smd))
rule region BGA_1_5 (clearance 5 (type test_pin))
rule region BGA_1_5 (clearance 5 (type test_via))
rule region BGA_1_5 (clearance 5 (type microvia_microvia))
rule region BGA_1_5 (clearance 5 (type microvia_thrupin))
rule region BGA_1_5 (clearance 5 (type microvia_smdpin))
rule region BGA_1_5 (clearance 5 (type microvia_thruvia))
rule region BGA_1_5 (clearance 5 (type microvia_bbvia))
rule region BGA_1_5 (clearance 5 (type microvia_wire))
rule region BGA_1_5 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_5 (clearance 5 (type microvia_testpin))
rule region BGA_1_5 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_5 (clearance 5 (type microvia_testvia))
rule region BGA_1_5 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_5 (clearance 5 (type microvia_bondpad))
rule region BGA_1_5 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_5 (clearance 5 (type microvia_area))
rule region BGA_1_5 (clearance 5 (type bbvia_wire))
rule region BGA_1_5 (clearance 8 (type nhole_pin))
rule region BGA_1_5 (clearance 8 (type nhole_via))
rule region BGA_1_5 (clearance 5 (type bbvia_area))
rule region BGA_1_5 (clearance 8 (type nhole_wire))
rule region BGA_1_5 (clearance 8 (type nhole_area))
rule region BGA_1_5 (clearance 8 (type nhole_nhole))
rule region BGA_1_5 (clearance 5 (type bbvia_testpin))
rule region BGA_1_5 (clearance 5 (type bbvia_testvia))
rule region BGA_1_5 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_5 (diffpair_line_width 5)
rule region BGA_1_5 (neck_down_width 5)
rule region BGA_1_5 (edge_coupled_tolerance_plus 0)
rule region BGA_1_5 (edge_coupled_tolerance_minus 0)
rule region BGA_1_5 (min_line_spacing 0)
rule region BGA_1_5 (edge_primary_gap 0)
rule region BGA_1_5 (neck_down_gap 0)
rule region BGA_1_6 (width 5)
rule region BGA_1_6 (clearance 5 (type buried_via_gap))
rule region BGA_1_6 (clearance 4 (type wire_wire))
rule region BGA_1_6 (clearance 4 (type wire_smd))
rule region BGA_1_6 (clearance 5 (type wire_pin))
rule region BGA_1_6 (clearance 4 (type wire_via))
rule region BGA_1_6 (clearance 5 (type smd_smd))
rule region BGA_1_6 (clearance 5 (type smd_pin))
rule region BGA_1_6 (clearance 5 (type smd_via))
rule region BGA_1_6 (clearance 5 (type pin_pin))
rule region BGA_1_6 (clearance 5 (type pin_via))
rule region BGA_1_6 (clearance 5 (type via_via))
rule region BGA_1_6 (clearance 5 (type test_test))
rule region BGA_1_6 (clearance 5 (type test_wire))
rule region BGA_1_6 (clearance 5 (type test_smd))
rule region BGA_1_6 (clearance 5 (type test_pin))
rule region BGA_1_6 (clearance 5 (type test_via))
rule region BGA_1_6 (clearance 5 (type microvia_microvia))
rule region BGA_1_6 (clearance 5 (type microvia_thrupin))
rule region BGA_1_6 (clearance 5 (type microvia_smdpin))
rule region BGA_1_6 (clearance 5 (type microvia_thruvia))
rule region BGA_1_6 (clearance 5 (type microvia_bbvia))
rule region BGA_1_6 (clearance 5 (type microvia_wire))
rule region BGA_1_6 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_6 (clearance 5 (type microvia_testpin))
rule region BGA_1_6 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_6 (clearance 5 (type microvia_testvia))
rule region BGA_1_6 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_6 (clearance 5 (type microvia_bondpad))
rule region BGA_1_6 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_6 (clearance 5 (type microvia_area))
rule region BGA_1_6 (clearance 5 (type bbvia_wire))
rule region BGA_1_6 (clearance 8 (type nhole_pin))
rule region BGA_1_6 (clearance 8 (type nhole_via))
rule region BGA_1_6 (clearance 5 (type bbvia_area))
rule region BGA_1_6 (clearance 8 (type nhole_wire))
rule region BGA_1_6 (clearance 8 (type nhole_area))
rule region BGA_1_6 (clearance 8 (type nhole_nhole))
rule region BGA_1_6 (clearance 5 (type bbvia_testpin))
rule region BGA_1_6 (clearance 5 (type bbvia_testvia))
rule region BGA_1_6 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_6 (diffpair_line_width 5)
rule region BGA_1_6 (neck_down_width 5)
rule region BGA_1_6 (edge_coupled_tolerance_plus 0)
rule region BGA_1_6 (edge_coupled_tolerance_minus 0)
rule region BGA_1_6 (min_line_spacing 0)
rule region BGA_1_6 (edge_primary_gap 0)
rule region BGA_1_6 (neck_down_gap 0)
rule region BGA_1_7 (width 5)
rule region BGA_1_7 (clearance 5 (type buried_via_gap))
rule region BGA_1_7 (clearance 4 (type wire_wire))
rule region BGA_1_7 (clearance 4 (type wire_smd))
rule region BGA_1_7 (clearance 5 (type wire_pin))
rule region BGA_1_7 (clearance 4 (type wire_via))
rule region BGA_1_7 (clearance 5 (type smd_smd))
rule region BGA_1_7 (clearance 5 (type smd_pin))
rule region BGA_1_7 (clearance 5 (type smd_via))
rule region BGA_1_7 (clearance 5 (type pin_pin))
rule region BGA_1_7 (clearance 5 (type pin_via))
rule region BGA_1_7 (clearance 5 (type via_via))
rule region BGA_1_7 (clearance 5 (type test_test))
rule region BGA_1_7 (clearance 5 (type test_wire))
rule region BGA_1_7 (clearance 5 (type test_smd))
rule region BGA_1_7 (clearance 5 (type test_pin))
rule region BGA_1_7 (clearance 5 (type test_via))
rule region BGA_1_7 (clearance 5 (type microvia_microvia))
rule region BGA_1_7 (clearance 5 (type microvia_thrupin))
rule region BGA_1_7 (clearance 5 (type microvia_smdpin))
rule region BGA_1_7 (clearance 5 (type microvia_thruvia))
rule region BGA_1_7 (clearance 5 (type microvia_bbvia))
rule region BGA_1_7 (clearance 5 (type microvia_wire))
rule region BGA_1_7 (clearance 5 (type bbvia_bbvia))
rule region BGA_1_7 (clearance 5 (type microvia_testpin))
rule region BGA_1_7 (clearance 5 (type bbvia_thrupin))
rule region BGA_1_7 (clearance 5 (type microvia_testvia))
rule region BGA_1_7 (clearance 5 (type bbvia_smdpin))
rule region BGA_1_7 (clearance 5 (type microvia_bondpad))
rule region BGA_1_7 (clearance 5 (type bbvia_thruvia))
rule region BGA_1_7 (clearance 5 (type microvia_area))
rule region BGA_1_7 (clearance 5 (type bbvia_wire))
rule region BGA_1_7 (clearance 8 (type nhole_pin))
rule region BGA_1_7 (clearance 8 (type nhole_via))
rule region BGA_1_7 (clearance 5 (type bbvia_area))
rule region BGA_1_7 (clearance 8 (type nhole_wire))
rule region BGA_1_7 (clearance 8 (type nhole_area))
rule region BGA_1_7 (clearance 8 (type nhole_nhole))
rule region BGA_1_7 (clearance 5 (type bbvia_testpin))
rule region BGA_1_7 (clearance 5 (type bbvia_testvia))
rule region BGA_1_7 (clearance 5 (type bbvia_bondpad))
rule region BGA_1_7 (diffpair_line_width 5)
rule region BGA_1_7 (neck_down_width 5)
rule region BGA_1_7 (edge_coupled_tolerance_plus 0)
rule region BGA_1_7 (edge_coupled_tolerance_minus 0)
rule region BGA_1_7 (min_line_spacing 0)
rule region BGA_1_7 (edge_primary_gap 0)
rule region BGA_1_7 (neck_down_gap 0)
rule PCB (clearance -1 same_net (type wire_wire))
rule PCB (clearance -1 same_net (type wire_smd))
rule PCB (clearance -1 same_net (type wire_pin))
rule PCB (clearance -1 same_net (type wire_via))
rule PCB (clearance -1 same_net (type smd_smd))
rule PCB (clearance -1 same_net (type smd_pin))
rule PCB (clearance -1 same_net (type smd_via))
rule PCB (clearance -1 same_net (type pin_pin))
rule PCB (clearance -1 same_net (type pin_via))
rule PCB (clearance -1 same_net (type via_via))
rule PCB (clearance -1 same_net (type test_test))
rule PCB (clearance -1 same_net (type test_wire))
rule PCB (clearance -1 same_net (type test_smd))
rule PCB (clearance -1 same_net (type test_pin))
rule PCB (clearance -1 same_net (type test_via))
rule PCB (clearance 0 same_net (type area_wire))
rule PCB (clearance 0 same_net (type area_smd))
rule PCB (clearance 0 same_net (type area_area))
rule PCB (clearance 0 same_net (type area_pin))
rule PCB (clearance 0 same_net (type area_via))
rule PCB (clearance 0 same_net (type area_test))
rule PCB (clearance 5 same_net (type microvia_microvia))
set microvia_microvia same_net off
rule PCB (clearance 5 same_net (type microvia_thrupin))
set microvia_thrupin same_net off
rule PCB (clearance 5 same_net (type microvia_smdpin))
set microvia_smdpin same_net off
rule PCB (clearance 5 same_net (type microvia_thruvia))
set microvia_thruvia same_net off
rule PCB (clearance 5 same_net (type microvia_bbvia))
set microvia_bbvia same_net off
rule PCB (clearance 5 same_net (type microvia_wire))
set microvia_wire same_net off
rule PCB (clearance 5 same_net (type microvia_testpin))
set microvia_testpin same_net off
rule PCB (clearance 5 same_net (type microvia_testvia))
set microvia_testvia same_net off
rule PCB (clearance 5 same_net (type microvia_bondpad))
set microvia_bondpad same_net off
rule PCB (clearance 5 same_net (type microvia_area))
set microvia_area same_net off
rule PCB (clearance 8 same_net (type nhole_pin))
set nhole_pin same_net off
rule PCB (clearance 8 same_net (type nhole_via))
set nhole_via same_net off
rule PCB (clearance 8 same_net (type nhole_wire))
set nhole_wire same_net off
rule PCB (clearance 8 same_net (type nhole_area))
set nhole_area same_net off
rule PCB (clearance 8 same_net (type nhole_nhole))
set nhole_nhole same_net off
rule PCB (clearance 5 same_net (type bbvia_bbvia))
set bbvia_bbvia same_net off
rule PCB (clearance 5 same_net (type bbvia_thrupin))
set bbvia_thrupin same_net off
rule PCB (clearance 5 same_net (type bbvia_smdpin))
set bbvia_smdpin same_net off
rule PCB (clearance 5 same_net (type bbvia_thruvia))
set bbvia_thruvia same_net off
rule PCB (clearance 5 same_net (type bbvia_wire))
set bbvia_wire same_net off
rule PCB (clearance 5 same_net (type bbvia_area))
set bbvia_area same_net off
rule PCB (clearance 5 same_net (type bbvia_testpin))
set bbvia_testpin same_net off
rule PCB (clearance 5 same_net (type bbvia_testvia))
set bbvia_testvia same_net off
rule PCB (clearance 5 same_net (type bbvia_bondpad))
set bbvia_bondpad same_net off
rule pcb (tjunction on)(junction_type all)
rule pcb (staggered_via on (min_gap 5))
circuit region BGA_2_0 (use_via VIA016D008 )
circuit region BGA_2_1 (use_via VIA016D008 )
circuit region BGA_2_2 (use_via VIA016D008 )
circuit region BGA_2_3 (use_via VIA016D008 )
circuit region BGA_2_4 (use_via VIA016D008 )
circuit region BGA_2_5 (use_via VIA016D008 )
circuit region BGA_2_6 (use_via VIA016D008 )
circuit region BGA_2_7 (use_via VIA016D008 )
circuit region BGA_1_0 (use_via VIA016D008 )
circuit region BGA_1_1 (use_via VIA016D008 )
circuit region BGA_1_2 (use_via VIA016D008 )
circuit region BGA_1_3 (use_via VIA016D008 )
circuit region BGA_1_4 (use_via VIA016D008 )
circuit region BGA_1_5 (use_via VIA016D008 )
circuit region BGA_1_6 (use_via VIA016D008 )
circuit region BGA_1_7 (use_via VIA016D008 )
rule pcb (via_at_smd off)
rule PCB (turn_under_pad off)
rule layer TOP (restricted_layer_length_factor 1)
rule layer L2 (restricted_layer_length_factor 1)
rule layer L3 (restricted_layer_length_factor 1)
rule layer L4 (restricted_layer_length_factor 1)
rule layer L5 (restricted_layer_length_factor 1)
rule layer L6 (restricted_layer_length_factor 1)
rule layer L7 (restricted_layer_length_factor 1)
rule layer BOTTOM (restricted_layer_length_factor 1)
rule class _difpr_DIFFPAIR0 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR0 (neck_down_width 5)
define (drcv_group _DRgrp_UOTG_DNA
 (drcv J12-3 U11-4 )
)
define (drcv_group _DRgrp_UOTG_DPA
 (drcv J12-5 U11-1 )
)
define (drcv_groupset _DRgrpset_UOTG_DNA_UOTG_DPA _DRgrp_UOTG_DNA _DRgrp_UOTG_DPA)
rule class _difpr_DIFFPAIR1 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR1 (neck_down_width 5)
define (drcv_group _DRgrp_UOTG_DN
 (drcv U22-B6 U11-3 )
)
define (drcv_group _DRgrp_UOTG_DP
 (drcv U22-A6 U11-2 )
)
define (drcv_groupset _DRgrpset_UOTG_DN_UOTG_DP _DRgrp_UOTG_DN _DRgrp_UOTG_DP)
rule class _difpr_DIFFPAIR2 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR2 (neck_down_width 5)
define (drcv_group _DRgrp_SDRCLK0
 (drcv U14-J3 U22-AD15 )
)
define (drcv_group _DRgrp_/SDRCLK0
 (drcv U14-H3 U22-AE15 )
)
define (drcv_groupset _DRgrpset_SDRCLK0_/SDRCLK0 _DRgrp_SDRCLK0 _DRgrp_/SDRCLK0)
rule class _difpr_DIFFPAIR3 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR3 (neck_down_width 5)
define (drcv_group _DRgrp_/SDRCLK1
 (drcv U22-AE14 C178-1 )
)
define (drcv_group _DRgrp_SDRCLK1
 (drcv U22-AD14 R170-1 )
)
define (drcv_groupset _DRgrpset_/SDRCLK1_SDRCLK1 _DRgrp_/SDRCLK1 _DRgrp_SDRCLK1)
rule class _difpr_DIFFPAIR4 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR4 (neck_down_width 5)
define (drcv_group _DRgrp_SDRDQS0
 (drcv U14-L6 U22-AE3 )
)
define (drcv_group _DRgrp_/SDRDQS0
 (drcv U14-L5 U22-AD3 )
)
define (drcv_groupset _DRgrpset_SDRDQS0_/SDRDQS0 _DRgrp_SDRDQS0 _DRgrp_/SDRDQS0)
rule class _difpr_DIFFPAIR5 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR5 (neck_down_width 5)
define (drcv_group _DRgrp_/SDRDQS1
 (drcv U14-G5 U22-AE6 )
)
define (drcv_group _DRgrp_SDRDQS1
 (drcv U14-G6 U22-AD6 )
)
define (drcv_groupset _DRgrpset_/SDRDQS1_SDRDQS1 _DRgrp_/SDRDQS1 _DRgrp_SDRDQS1)
rule class _difpr_DIFFPAIR6 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR6 (neck_down_width 5)
define (drcv_group _DRgrp_SDRDQS2
 (drcv U14-P8 U22-AD8 )
)
define (drcv_group _DRgrp_/SDRDQS2
 (drcv U14-P9 U22-AE8 )
)
define (drcv_groupset _DRgrpset_SDRDQS2_/SDRDQS2 _DRgrp_SDRDQS2 _DRgrp_/SDRDQS2)
rule class _difpr_DIFFPAIR7 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR7 (neck_down_width 5)
define (drcv_group _DRgrp_/SDRDQS3
 (drcv U14-D9 U22-AB10 )
)
define (drcv_group _DRgrp_SDRDQS3
 (drcv U14-D8 U22-AC10 )
)
define (drcv_groupset _DRgrpset_/SDRDQS3_SDRDQS3 _DRgrp_/SDRDQS3 _DRgrp_SDRDQS3)
rule class _difpr_DIFFPAIR8 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR8 (neck_down_width 5)
define (drcv_group _DRgrp_SDRDQS4
 (drcv U15-L6 U22-AD18 )
)
define (drcv_group _DRgrp_/SDRDQS4
 (drcv U15-L5 U22-AE18 )
)
define (drcv_groupset _DRgrpset_SDRDQS4_/SDRDQS4 _DRgrp_SDRDQS4 _DRgrp_/SDRDQS4)
rule class _difpr_DIFFPAIR9 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR9 (neck_down_width 5)
define (drcv_group _DRgrp_/SDRDQS5
 (drcv U15-G5 U22-AE20 )
)
define (drcv_group _DRgrp_SDRDQS5
 (drcv U15-G6 U22-AD20 )
)
define (drcv_groupset _DRgrpset_/SDRDQS5_SDRDQS5 _DRgrp_/SDRDQS5 _DRgrp_SDRDQS5)
rule class _difpr_DIFFPAIR10 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR10 (neck_down_width 5)
define (drcv_group _DRgrp_SDRDQS6
 (drcv U15-P8 U22-AD23 )
)
define (drcv_group _DRgrp_/SDRDQS6
 (drcv U15-P9 U22-AE23 )
)
define (drcv_groupset _DRgrpset_SDRDQS6_/SDRDQS6 _DRgrp_SDRDQS6 _DRgrp_/SDRDQS6)
rule class _difpr_DIFFPAIR11 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR11 (neck_down_width 5)
define (drcv_group _DRgrp_/SDRDQS7
 (drcv U15-D9 U22-AA24 )
)
define (drcv_group _DRgrp_SDRDQS7
 (drcv U15-D8 U22-AA25 )
)
define (drcv_groupset _DRgrpset_/SDRDQS7_SDRDQS7 _DRgrp_/SDRDQS7 _DRgrp_SDRDQS7)
rule class _difpr_DIFFPAIR12 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR12 (neck_down_width 5)
define (drcv_group _DRgrp_LCD_RXIN0P
 (drcv U22-U1 J5-9 )
)
define (drcv_group _DRgrp_LCD_RXIN0N
 (drcv U22-U2 J5-8 )
)
define (drcv_groupset _DRgrpset_LCD_RXIN0P_LCD_RXIN0N _DRgrp_LCD_RXIN0P _DRgrp_LCD_RXIN0N)
rule class _difpr_DIFFPAIR13 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR13 (neck_down_width 5)
define (drcv_group _DRgrp_LCD_RXIN1N
 (drcv U22-U4 J5-11 )
)
define (drcv_group _DRgrp_LCD_RXIN1P
 (drcv U22-U3 J5-12 )
)
define (drcv_groupset _DRgrpset_LCD_RXIN1N_LCD_RXIN1P _DRgrp_LCD_RXIN1N _DRgrp_LCD_RXIN1P)
rule class _difpr_DIFFPAIR14 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR14 (neck_down_width 5)
define (drcv_group _DRgrp_LCD_RXIN2N
 (drcv U22-V2 J5-14 )
)
define (drcv_group _DRgrp_LCD_RXIN2P
 (drcv U22-V1 J5-15 )
)
define (drcv_groupset _DRgrpset_LCD_RXIN2N_LCD_RXIN2P _DRgrp_LCD_RXIN2N _DRgrp_LCD_RXIN2P)
rule class _difpr_DIFFPAIR15 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR15 (neck_down_width 5)
define (drcv_group _DRgrp_LCD_RXCLKN
 (drcv U22-V4 J5-17 )
)
define (drcv_group _DRgrp_LCD_RXCLKP
 (drcv U22-V3 J5-18 )
)
define (drcv_groupset _DRgrpset_LCD_RXCLKN_LCD_RXCLKP _DRgrp_LCD_RXCLKN _DRgrp_LCD_RXCLKP)
rule class _difpr_DIFFPAIR16 (diffpair_line_width 5)
rule class _difpr_DIFFPAIR16 (neck_down_width 5)
define (drcv_group _DRgrp_LCD_RXIN3N
 (drcv U22-W2 J5-20 )
)
define (drcv_group _DRgrp_LCD_RXIN3P
 (drcv U22-W1 J5-21 )
)
define (drcv_groupset _DRgrpset_LCD_RXIN3N_LCD_RXIN3P _DRgrp_LCD_RXIN3N _DRgrp_LCD_RXIN3P)
defkey (q ) (write session E:/iM508/iMX53/MCIMX6/05062.ses;quit)
quit)
write colormap _notify.std
measure 17330 11360.16 10080 8591.93
zoom coord 17360 9810 18590 11350
zoom coord 3372.34 4836.218 32577.66 16323.782 (dynamic)
zoom coord 13330 9390 15690 11090
zoom coord 14459 9972 14861 10272
zoom coord 12129.989 9126.851 17190.011 11117.149 (dynamic)
zoom coord -6033.101 1982.616 35353.101 18261.384 (dynamic)
zoom coord 14650 10490 15990 12130
zoom coord 10777.552 10850.057 19862.448 14423.491 (dynamic)
zoom coord -12513.541 1688.783 43153.541 23584.765 (dynamic)
zoom coord 13090 9260 16840 12620
zoom coord 14702 10737 15259 11046
zoom coord 13582.461 10341.599 16378.539 11441.401 (dynamic)
measure 15935.16 13763.85 15935.16 13763.85
measure 15727.52 13279.52 15727.52 13279.52
measure 16322.755 13249.21 16322.755 13249.21
quit -c
quit -c
