 arch	                                                            circuit	               script_params	                              vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	            verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  13.83	                  	       0.13	             16852	         2	          0.09	            -1	            -1	            34084	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3102-g16091ac0c	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-12T20:07:58	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  72092	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.54	       8284	                   0.85	        0.01	               4.52588	         -3355.57	              -4.52588	              4.52588	                                                        1.45	                            0.00251628	                         0.00195758	             0.345893	                          0.285853	              36	              15688	              20	                                      4.25198e+07	             9.78293e+06	            1.97160e+06	                        2514.80	                               5.95	                       0.915698	                                   0.789817	                       14193	                        15	                                 3603	                         4125	                                5193387	                      2066477	                    4.15976	              4.15976	                                             -4321.59	   -4.15976	   -426.777	  -1.4293	   2.42825e+06	                   3097.26	                          0.50	                               1.67	                  0.103452	                              0.0945725	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  11.89	                  	       0.10	             16848	         2	          0.07	            -1	            -1	            34044	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3102-g16091ac0c	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-12T20:07:58	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  71056	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.48	       8274	                   0.81	        0.01	               4.30159	         -3647.79	              -4.30159	              4.30159	                                                        1.56	                            0.00219155	                         0.00186504	             0.331008	                          0.275147	              38	              15401	              20	                                      4.25198e+07	             9.78293e+06	            2.09643e+06	                        2674.01	                               4.44	                       0.90021	                                    0.781205	                       13816	                        16	                                 2909	                         3309	                                2905000	                      812810	                     4.65325	              4.65325	                                             -4186.77	   -4.65325	   -182.166	  -1.38142	  2.65846e+06	                   3390.89	                          0.53	                               1.29	                  0.10777	                               0.0984277	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	       verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  13.31	                  	       0.16	             16844	         2	          0.12	            -1	            -1	            34112	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3102-g16091ac0c	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-12T20:07:58	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  73396	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.60	       7786	                   0.87	        0.01	               4.00984	         -3307.67	              -4.00984	              4.00984	                                                        1.48	                            0.0023429	                          0.00189844	             0.359453	                          0.298437	              38	              16531	              23	                                      4.25198e+07	             9.78293e+06	            2.05729e+06	                        2624.09	                               5.29	                       0.969728	                                   0.83984	                        15244	                        15	                                 3037	                         3456	                                4384835	                      2025806	                    5.47304	              5.47304	                                             -4415.22	   -5.47304	   -1685.59	  -3.37883	  2.60365e+06	                   3320.98	                          0.52	                               1.63	                  0.103545	                              0.094757	                  simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
