module wideexpr_00503(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(3'sb110);
  assign y1 = (({1{(ctrl[5]?(6'sb011010)^~(4'sb0001):s0)}})<<((ctrl[5]?-((ctrl[4]?(u2)<<(5'b10000):{s0,s2,4'sb1011,s4})):((5'sb01001)<<((ctrl[4]?4'sb1000:1'sb0)))>>>((4'sb0111)>((ctrl[7]?s7:4'sb0111))))))-($signed(+((s1)>>(5'sb11010))));
  assign y2 = 6'sb011010;
  assign y3 = 2'sb10;
  assign y4 = {3{3'sb000}};
  assign y5 = (ctrl[4]?$signed((~&(($signed(6'sb101000))>>(+((ctrl[7]?1'b1:u3)))))<<<(+(s2))):s1);
  assign y6 = +((($unsigned((~|(1'b1))+(6'b000000)))<<<(s4))!=({(((ctrl[0]?s6:s2))^~(+(3'sb000)))>>>({1{(ctrl[0]?s4:s7)}}),{((s1)<<<(s5))-((ctrl[0]?3'sb011:5'sb11110)),($signed(5'sb01111))<<<(s7),(4'sb0000)<<(4'sb1011)},u5,s5}));
  assign y7 = (ctrl[6]?s6:(ctrl[3]?s4:(ctrl[4]?(ctrl[4]?$signed((ctrl[0]?2'sb10:s6)):(ctrl[4]?(s4)<<<(u3):(s1)^~(6'sb011001))):s2)));
endmodule
