

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:19:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.135 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     58|        -|        -|    -|
|Expression           |        -|    118|        0|     5530|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     6138|      320|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|    176|     6138|     5886|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      7|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+-----------------------------------------+----------------+
    |                   Instance                  |                  Module                 |   Expression   |
    +---------------------------------------------+-----------------------------------------+----------------+
    |myproject_am_submul_25s_19s_18s_44_1_1_U25   |myproject_am_submul_25s_19s_18s_44_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_25s_19s_18s_44_1_1_U27   |myproject_am_submul_25s_19s_18s_44_1_1   | (i0 - i1) * i2 |
    |myproject_mac_muladd_26s_18s_41s_43_1_1_U34  |myproject_mac_muladd_26s_18s_41s_43_1_1  |  i0 + i1 * i2  |
    |myproject_mul_mul_10ns_18s_27_1_1_U20        |myproject_mul_mul_10ns_18s_27_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_27_1_1_U49        |myproject_mul_mul_10ns_18s_27_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_27_1_1_U58        |myproject_mul_mul_10ns_18s_27_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_28_1_1_U1         |myproject_mul_mul_10ns_18s_28_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_28_1_1_U2         |myproject_mul_mul_10ns_18s_28_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_28_1_1_U4         |myproject_mul_mul_10ns_18s_28_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_18s_28_1_1_U23        |myproject_mul_mul_10ns_18s_28_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_28_1_1_U57        |myproject_mul_mul_11ns_18s_28_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U6         |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U10        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U13        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U17        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U26        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U28        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U29        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U39        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_18s_29_1_1_U43        |myproject_mul_mul_11ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_11s_18s_29_1_1_U12         |myproject_mul_mul_11s_18s_29_1_1         |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_29_1_1_U31        |myproject_mul_mul_12ns_18s_29_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U5         |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U9         |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U11        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U16        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U19        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U36        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U37        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U41        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_18s_30_1_1_U42        |myproject_mul_mul_12ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_30_1_1_U47        |myproject_mul_mul_13ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_30_1_1_U51        |myproject_mul_mul_13ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_30_1_1_U53        |myproject_mul_mul_13ns_18s_30_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_31_1_1_U8         |myproject_mul_mul_13ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_31_1_1_U21        |myproject_mul_mul_13ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_31_1_1_U33        |myproject_mul_mul_13ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_31_1_1_U35        |myproject_mul_mul_13ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_13ns_18s_31_1_1_U45        |myproject_mul_mul_13ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_31_1_1_U48        |myproject_mul_mul_14ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_31_1_1_U50        |myproject_mul_mul_14ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_31_1_1_U55        |myproject_mul_mul_14ns_18s_31_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_32_1_1_U22        |myproject_mul_mul_14ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_32_1_1_U24        |myproject_mul_mul_14ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_32_1_1_U32        |myproject_mul_mul_14ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_14ns_18s_32_1_1_U38        |myproject_mul_mul_14ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_15ns_18s_32_1_1_U46        |myproject_mul_mul_15ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_15ns_18s_32_1_1_U54        |myproject_mul_mul_15ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_16ns_18s_32_1_1_U56        |myproject_mul_mul_16ns_18s_32_1_1        |     i0 * i1    |
    |myproject_mul_mul_26s_18s_42_1_1_U52         |myproject_mul_mul_26s_18s_42_1_1         |     i0 * i1    |
    |myproject_mul_mul_27s_18s_45_1_1_U15         |myproject_mul_mul_27s_18s_45_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_18s_44_1_1_U40         |myproject_mul_mul_28s_18s_44_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_18s_46_1_1_U7          |myproject_mul_mul_28s_18s_46_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_18s_46_1_1_U14         |myproject_mul_mul_28s_18s_46_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_18s_46_1_1_U18         |myproject_mul_mul_28s_18s_46_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_18s_26_1_1_U44         |myproject_mul_mul_8ns_18s_26_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_18s_26_1_1_U30         |myproject_mul_mul_9ns_18s_26_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_18s_27_1_1_U3          |myproject_mul_mul_9ns_18s_27_1_1         |     i0 * i1    |
    +---------------------------------------------+-----------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_715_p2           |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_11_fu_721_p2           |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_12_fu_730_p2           |     *    |      2|  0|  20|          32|          18|
    |mul_ln1192_13_fu_1064_p2          |     *    |      2|  0|  25|          31|          18|
    |mul_ln1192_14_fu_1128_p2          |     *    |      2|  0|  20|          32|          18|
    |mul_ln1192_16_fu_759_p2           |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_17_fu_774_p2           |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_18_fu_783_p2           |     *    |      2|  0|  20|          32|          18|
    |mul_ln1192_19_fu_1313_p2          |     *    |      3|  0|  37|          60|          18|
    |mul_ln1192_1_fu_598_p2            |     *    |      3|  0|  21|          48|          18|
    |mul_ln1192_20_fu_1328_p2          |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_21_fu_1342_p2          |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_22_fu_1350_p2          |     *    |      2|  0|  25|          31|          18|
    |mul_ln1192_2_fu_615_p2            |     *    |      3|  0|  21|          47|          18|
    |mul_ln1192_3_fu_937_p2            |     *    |      2|  0|  20|          32|          18|
    |mul_ln1192_4_fu_963_p2            |     *    |      2|  0|  25|          31|          18|
    |mul_ln1192_5_fu_668_p2            |     *    |      3|  0|  39|          61|          18|
    |mul_ln1192_6_fu_677_p2            |     *    |      3|  0|  39|          61|          18|
    |mul_ln1192_7_fu_686_p2            |     *    |      3|  0|  21|          49|          18|
    |mul_ln1192_8_fu_698_p2            |     *    |      3|  0|  21|          48|          18|
    |mul_ln1192_9_fu_707_p2            |     *    |      2|  0|  25|          31|          18|
    |mul_ln1192_fu_589_p2              |     *    |      3|  0|  21|          46|          18|
    |mul_ln1193_1_fu_744_p2            |     *    |      3|  0|  21|          48|          18|
    |mul_ln1193_fu_551_p2              |     *    |      3|  0|  21|          46|          18|
    |mul_ln728_10_fu_1105_p2           |     *    |      2|  0|  30|          30|          18|
    |mul_ln728_11_fu_1143_p2           |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_13_fu_1186_p2           |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_14_fu_1212_p2           |     *    |      2|  0|  30|          30|          18|
    |mul_ln728_15_fu_1235_p2           |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_16_fu_1244_p2           |     *    |      2|  0|  30|          30|          18|
    |mul_ln728_1_fu_571_p2             |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_22_fu_803_p2            |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_23_fu_1272_p2           |     *    |      2|  0|  35|          29|          18|
    |mul_ln728_4_fu_607_p2             |     *    |      2|  0|  30|          30|          18|
    |mul_ln728_9_fu_1083_p2            |     *    |      2|  0|  30|          30|          18|
    |mul_ln728_fu_560_p2               |     *    |      2|  0|  30|          30|          18|
    |r_V_10_fu_393_p2                  |     *    |      2|  0|  30|          30|          18|
    |r_V_13_fu_402_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_19_fu_420_p2                  |     *    |      3|  0|  21|          46|          18|
    |r_V_21_fu_429_p2                  |     *    |      2|  0|  25|          31|          18|
    |r_V_23_fu_438_p2                  |     *    |      2|  0|  30|          30|          18|
    |r_V_26_fu_447_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_30_fu_462_p2                  |     *    |      2|  0|  30|          30|          18|
    |r_V_36_fu_474_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_39_fu_483_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_50_fu_811_p2                  |     *    |      2|  0|  20|          44|          18|
    |r_V_52_fu_820_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_55_fu_829_p2                  |     *    |      2|  0|  35|          29|          18|
    |r_V_57_fu_545_p2                  |     *    |      3|  0|  17|          45|          18|
    |r_V_58_fu_794_p2                  |     *    |      2|  0|  20|          44|          18|
    |add_ln1192_10_fu_1023_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_11_fu_1049_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_12_fu_1421_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_14_fu_1134_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_15_fu_1512_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_17_fu_1160_p2          |     +    |      0|  0|  67|          60|          60|
    |add_ln1192_18_fu_1165_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_19_fu_1203_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_1_fu_900_p2            |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_20_fu_1546_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_21_fu_1558_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_22_fu_1575_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_23_fu_1609_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_25_fu_1319_p2          |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_26_fu_1688_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_27_fu_1705_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_28_fu_1735_p2          |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_2_fu_911_p2            |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_3_fu_923_p2            |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_4_fu_1363_p2           |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_5_fu_1378_p2           |     +    |      0|  0|  74|          60|          60|
    |add_ln1192_8_fu_980_p2            |     +    |      0|  0|  81|          74|          74|
    |add_ln1192_9_fu_1010_p2           |     +    |      0|  0|  74|          74|          74|
    |add_ln1192_fu_866_p2              |     +    |      0|  0|  74|          60|          60|
    |ret_V_2_fu_1456_p2                |     +    |      0|  0|  74|          71|          74|
    |ret_V_3_fu_1518_p2                |     +    |      0|  0|  74|          56|          60|
    |ret_V_4_fu_1652_p2                |     +    |      0|  0|  74|          56|          60|
    |ret_V_6_fu_1771_p2                |     +    |      0|  0|  74|          70|          74|
    |ret_V_fu_1397_p2                  |     +    |      0|  0|  74|          57|          60|
    |r_V_16_fu_638_p2                  |     -    |      0|  0|  33|           1|          26|
    |ret_V_5_fu_1264_p2                |     -    |      0|  0|  67|          60|          60|
    |sub_ln1192_10_fu_1433_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_11_fu_1450_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_12_fu_1119_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_13_fu_1483_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_14_fu_1499_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_15_fu_1177_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_16_fu_1226_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_17_fu_1592_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_18_fu_1626_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_19_fu_1646_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_1_fu_846_p2            |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_20_fu_1290_p2          |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_21_fu_1676_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_22_fu_1722_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_23_fu_1748_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_24_fu_1765_p2          |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_2_fu_883_p2            |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_3_fu_906_p2            |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_4_fu_929_p2            |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_5_fu_951_p2            |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_6_fu_1391_p2           |     -    |      0|  0|  74|          60|          60|
    |sub_ln1192_7_fu_985_p2            |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_8_fu_997_p2            |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_9_fu_1036_p2           |     -    |      0|  0|  74|          74|          74|
    |sub_ln1192_fu_835_p2              |     -    |      0|  0|  74|          60|          60|
    |sub_ln1193_fu_1097_p2             |     -    |      0|  0|  67|          60|          60|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |    118|  0|5530|        5488|        4556|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  288|        576|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  291|        582|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_11_reg_2717                 |   74|   0|   74|          0|
    |add_ln1192_14_reg_2732                 |   60|   0|   60|          0|
    |add_ln1192_25_reg_2782                 |   60|   0|   60|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |mul_ln1192_10_reg_2571                 |   60|   0|   60|          0|
    |mul_ln1192_11_reg_2576                 |   60|   0|   60|          0|
    |mul_ln1192_12_reg_2581                 |   46|   0|   46|          0|
    |mul_ln1192_12_reg_2581_pp0_iter4_reg   |   46|   0|   46|          0|
    |mul_ln1192_13_reg_2722                 |   46|   0|   46|          0|
    |mul_ln1192_14_reg_2727                 |   46|   0|   46|          0|
    |mul_ln1192_16_reg_2626                 |   60|   0|   60|          0|
    |mul_ln1192_17_reg_2636                 |   60|   0|   60|          0|
    |mul_ln1192_18_reg_2641                 |   46|   0|   46|          0|
    |mul_ln1192_19_reg_2777                 |   74|   0|   74|          0|
    |mul_ln1192_1_reg_2516                  |   60|   0|   60|          0|
    |mul_ln1192_20_reg_2787                 |   60|   0|   60|          0|
    |mul_ln1192_21_reg_2802                 |   60|   0|   60|          0|
    |mul_ln1192_22_reg_2807                 |   46|   0|   46|          0|
    |mul_ln1192_2_reg_2526                  |   60|   0|   60|          0|
    |mul_ln1192_4_reg_2712                  |   46|   0|   46|          0|
    |mul_ln1192_5_reg_2546                  |   74|   0|   74|          0|
    |mul_ln1192_6_reg_2551                  |   74|   0|   74|          0|
    |mul_ln1192_7_reg_2556                  |   60|   0|   60|          0|
    |mul_ln1192_8_reg_2561                  |   60|   0|   60|          0|
    |mul_ln1192_9_reg_2566                  |   46|   0|   46|          0|
    |mul_ln1192_reg_2511                    |   60|   0|   60|          0|
    |mul_ln1193_1_reg_2591                  |   60|   0|   60|          0|
    |mul_ln1193_reg_2481                    |   60|   0|   60|          0|
    |mul_ln728_11_reg_2737                  |   45|   0|   45|          0|
    |mul_ln728_12_reg_2631                  |   44|   0|   44|          0|
    |mul_ln728_15_reg_2747                  |   45|   0|   45|          0|
    |mul_ln728_16_reg_2752                  |   46|   0|   46|          0|
    |mul_ln728_17_reg_2757                  |   30|   0|   30|          0|
    |mul_ln728_18_reg_2762                  |   31|   0|   31|          0|
    |mul_ln728_19_reg_2767                  |   27|   0|   27|          0|
    |mul_ln728_1_reg_2491                   |   45|   0|   45|          0|
    |mul_ln728_20_reg_2772                  |   31|   0|   31|          0|
    |mul_ln728_22_reg_2667                  |   45|   0|   45|          0|
    |mul_ln728_25_reg_2792                  |   42|   0|   42|          0|
    |mul_ln728_26_reg_2797                  |   30|   0|   30|          0|
    |mul_ln728_2_reg_2496                   |   26|   0|   26|          0|
    |mul_ln728_3_reg_2501                   |   29|   0|   29|          0|
    |mul_ln728_4_reg_2521                   |   46|   0|   46|          0|
    |mul_ln728_5_reg_2707                   |   32|   0|   32|          0|
    |mul_ln728_7_reg_2386                   |   27|   0|   27|          0|
    |mul_ln728_reg_2486                     |   46|   0|   46|          0|
    |p_Val2_4_reg_2170                      |   18|   0|   18|          0|
    |r_V_10_reg_2371                        |   48|   0|   48|          0|
    |r_V_11_reg_2376                        |   30|   0|   30|          0|
    |r_V_12_reg_2286                        |   29|   0|   29|          0|
    |r_V_13_reg_2381                        |   47|   0|   47|          0|
    |r_V_14_reg_2531                        |   32|   0|   32|          0|
    |r_V_15_reg_2536                        |   31|   0|   31|          0|
    |r_V_17_reg_2187                        |   28|   0|   28|          0|
    |r_V_18_reg_2297                        |   46|   0|   46|          0|
    |r_V_19_reg_2391                        |   61|   0|   61|          0|
    |r_V_1_reg_2346                         |   46|   0|   46|          0|
    |r_V_20_reg_2302                        |   31|   0|   31|          0|
    |r_V_21_reg_2396                        |   49|   0|   49|          0|
    |r_V_22_reg_2307                        |   30|   0|   30|          0|
    |r_V_23_reg_2401                        |   48|   0|   48|          0|
    |r_V_24_reg_2406                        |   31|   0|   31|          0|
    |r_V_25_reg_2312                        |   29|   0|   29|          0|
    |r_V_26_reg_2411                        |   47|   0|   47|          0|
    |r_V_27_reg_2416                        |   32|   0|   32|          0|
    |r_V_28_reg_2586                        |   31|   0|   31|          0|
    |r_V_29_reg_2317                        |   30|   0|   30|          0|
    |r_V_2_reg_2237                         |   27|   0|   27|          0|
    |r_V_30_reg_2421                        |   48|   0|   48|          0|
    |r_V_31_reg_2596                        |   30|   0|   30|          0|
    |r_V_32_reg_2601                        |   30|   0|   30|          0|
    |r_V_33_reg_2616                        |   32|   0|   32|          0|
    |r_V_34_reg_2621                        |   29|   0|   29|          0|
    |r_V_35_reg_2322                        |   29|   0|   29|          0|
    |r_V_36_reg_2431                        |   47|   0|   47|          0|
    |r_V_37_reg_2436                        |   28|   0|   28|          0|
    |r_V_38_reg_2327                        |   29|   0|   29|          0|
    |r_V_39_reg_2441                        |   47|   0|   47|          0|
    |r_V_3_reg_2351                         |   45|   0|   45|          0|
    |r_V_40_reg_2446                        |   32|   0|   32|          0|
    |r_V_41_reg_2646                        |   30|   0|   30|          0|
    |r_V_42_reg_2651                        |   30|   0|   30|          0|
    |r_V_44_reg_2451                        |   44|   0|   44|          0|
    |r_V_46_reg_2456                        |   29|   0|   29|          0|
    |r_V_47_reg_2672                        |   29|   0|   29|          0|
    |r_V_49_reg_2461                        |   44|   0|   44|          0|
    |r_V_50_reg_2677                        |   60|   0|   60|          0|
    |r_V_51_reg_2466                        |   29|   0|   29|          0|
    |r_V_52_reg_2682                        |   47|   0|   47|          0|
    |r_V_53_reg_2687                        |   26|   0|   26|          0|
    |r_V_54_reg_2471                        |   29|   0|   29|          0|
    |r_V_55_reg_2692                        |   47|   0|   47|          0|
    |r_V_56_reg_2697                        |   31|   0|   31|          0|
    |r_V_57_reg_2476                        |   60|   0|   60|          0|
    |r_V_58_reg_2662                        |   60|   0|   60|          0|
    |r_V_5_reg_2356                         |   30|   0|   30|          0|
    |r_V_6_reg_2361                         |   29|   0|   29|          0|
    |r_V_7_reg_2276                         |   28|   0|   28|          0|
    |r_V_8_reg_2366                         |   46|   0|   46|          0|
    |r_V_9_reg_2281                         |   30|   0|   30|          0|
    |r_V_reg_2232                           |   28|   0|   28|          0|
    |ret_V_1_reg_2541                       |   43|   0|   43|          0|
    |sext_ln1118_16_reg_2242                |   29|   0|   29|          0|
    |sext_ln1118_16_reg_2242_pp0_iter2_reg  |   29|   0|   29|          0|
    |sext_ln1118_17_reg_2249                |   31|   0|   31|          0|
    |sext_ln1118_19_reg_2256                |   30|   0|   30|          0|
    |sext_ln1118_21_reg_2271                |   29|   0|   29|          0|
    |sext_ln1118_2_reg_2222                 |   27|   0|   27|          0|
    |sext_ln1118_3_reg_2227                 |   28|   0|   28|          0|
    |sext_ln1118_43_reg_2606                |   31|   0|   31|          0|
    |sext_ln1118_44_reg_2426                |   29|   0|   29|          0|
    |sext_ln1118_53_reg_2656                |   60|   0|   60|          0|
    |sext_ln1118_7_reg_2340                 |   45|   0|   45|          0|
    |sext_ln1118_7_reg_2340_pp0_iter3_reg   |   45|   0|   45|          0|
    |sext_ln1118_reg_2217                   |   29|   0|   29|          0|
    |sext_ln1192_19_reg_2611                |   32|   0|   32|          0|
    |sext_ln1192_19_reg_2611_pp0_iter4_reg  |   32|   0|   32|          0|
    |sext_ln1192_9_reg_2291                 |   46|   0|   46|          0|
    |sext_ln1192_9_reg_2291_pp0_iter2_reg   |   46|   0|   46|          0|
    |sext_ln1192_reg_2333                   |   46|   0|   46|          0|
    |sext_ln728_1_reg_2264                  |   30|   0|   30|          0|
    |sext_ln728_2_reg_2506                  |   32|   0|   32|          0|
    |sub_ln1192_16_reg_2742                 |   60|   0|   60|          0|
    |sub_ln1192_5_reg_2702                  |   60|   0|   60|          0|
    |tmp_1_reg_2137                         |   18|   0|   18|          0|
    |tmp_2_reg_2158                         |   18|   0|   18|          0|
    |tmp_4_reg_2192                         |   18|   0|   18|          0|
    |tmp_5_reg_2201                         |   18|   0|   18|          0|
    |trunc_ln1117_reg_2127                  |   18|   0|   18|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  288|   0|  288|          0|
    |p_Val2_4_reg_2170                      |   64|  32|   18|          0|
    |r_V_38_reg_2327                        |   64|  32|   29|          0|
    |sext_ln1118_17_reg_2249                |   64|  32|   31|          0|
    |sext_ln1118_19_reg_2256                |   64|  32|   30|          0|
    |sext_ln728_1_reg_2264                  |   64|  32|   30|          0|
    |tmp_1_reg_2137                         |   64|  32|   18|          0|
    |tmp_2_reg_2158                         |   64|  32|   18|          0|
    |tmp_4_reg_2192                         |   64|  32|   18|          0|
    |tmp_5_reg_2201                         |   64|  32|   18|          0|
    |trunc_ln1117_reg_2127                  |   64|  32|   18|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 6138| 320| 5726|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  288|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   18|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   18|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   18|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   18|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   18|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

