// Seed: 4161271078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = !1;
  generate
  endgenerate
  assign module_1.type_1 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output wand  id_3,
    input  uwire id_4
);
  wire id_6, id_7, id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2
    , id_6,
    input tri1 id_3,
    input wire id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
