# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim fp_mul 
# Start time: 19:17:26 on Dec 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fp_mul(fast)
add wave -position insertpoint  \
sim:/fp_mul/a_s \
sim:/fp_mul/b_s \
sim:/fp_mul/c_out \
sim:/fp_mul/clk \
sim:/fp_mul/rst
force -freeze sim:/fp_mul/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/fp_mul/rst 1'h1 0 -cancel 10
force -freeze sim:/fp_mul/a_s 32'b11000001100100000000000000000000 0
force -freeze sim:/fp_mul/b_s 32'b01000001000110000000000000000000 0
run 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog *.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:20:37 on Dec 16,2022
# vlog -reportprogress 300 fp_mul.v seq_multiplier.v seq_multiplier_v2.v unsigned_seq_multiplier.v var_reg.v 
# -- Compiling module fp_mul
# -- Compiling module seq_multiplier
# -- Compiling module seq_multiplier_v2
# -- Compiling module unsigned_seq_multiplier
# -- Compiling module var_reg
# 
# Top level modules:
# 	fp_mul
# 	seq_multiplier
# 	seq_multiplier_v2
# 	var_reg
# End time: 19:20:37 on Dec 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fp_mul -voptargs=+acc
# End time: 19:21:08 on Dec 16,2022, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim work.fp_mul -voptargs="+acc" 
# Start time: 19:21:08 on Dec 16,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
add wave -position insertpoint  \
sim:/fp_mul/a \
sim:/fp_mul/a_exp \
sim:/fp_mul/a_mant \
sim:/fp_mul/a_s \
sim:/fp_mul/a_sign \
sim:/fp_mul/b \
sim:/fp_mul/b_exp \
sim:/fp_mul/b_mant \
sim:/fp_mul/b_s \
sim:/fp_mul/b_sign \
sim:/fp_mul/c \
sim:/fp_mul/c_out \
sim:/fp_mul/clk \
sim:/fp_mul/counter \
sim:/fp_mul/done \
sim:/fp_mul/res_exp \
sim:/fp_mul/res_mant \
sim:/fp_mul/res_sign \
sim:/fp_mul/rst \
sim:/fp_mul/start \
sim:/fp_mul/tmp
do fp.do
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
do fp.do
do fp.do
add wave -position insertpoint  \
sim:/fp_mul/unsigned_seq_multiplier_dut/a \
sim:/fp_mul/unsigned_seq_multiplier_dut/A_r \
sim:/fp_mul/unsigned_seq_multiplier_dut/Accumulator \
sim:/fp_mul/unsigned_seq_multiplier_dut/b \
sim:/fp_mul/unsigned_seq_multiplier_dut/B_r \
sim:/fp_mul/unsigned_seq_multiplier_dut/c \
sim:/fp_mul/unsigned_seq_multiplier_dut/clk \
sim:/fp_mul/unsigned_seq_multiplier_dut/counter \
sim:/fp_mul/unsigned_seq_multiplier_dut/done \
sim:/fp_mul/unsigned_seq_multiplier_dut/N \
sim:/fp_mul/unsigned_seq_multiplier_dut/rst \
sim:/fp_mul/unsigned_seq_multiplier_dut/start
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
restart 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
add wave -position insertpoint  \
sim:/fp_mul/a \
sim:/fp_mul/a_exp \
sim:/fp_mul/a_mant \
sim:/fp_mul/a_s \
sim:/fp_mul/a_sign \
sim:/fp_mul/b \
sim:/fp_mul/b_exp \
sim:/fp_mul/b_mant \
sim:/fp_mul/b_s \
sim:/fp_mul/b_sign \
sim:/fp_mul/c \
sim:/fp_mul/c_out \
sim:/fp_mul/clk \
sim:/fp_mul/counter \
sim:/fp_mul/done \
sim:/fp_mul/res_exp \
sim:/fp_mul/res_mant \
sim:/fp_mul/res_sign \
sim:/fp_mul/rst \
sim:/fp_mul/start \
sim:/fp_mul/tmp
add wave -position insertpoint  \
sim:/fp_mul/unsigned_seq_multiplier_dut/a \
sim:/fp_mul/unsigned_seq_multiplier_dut/A_r \
sim:/fp_mul/unsigned_seq_multiplier_dut/Accumulator \
sim:/fp_mul/unsigned_seq_multiplier_dut/b \
sim:/fp_mul/unsigned_seq_multiplier_dut/B_r \
sim:/fp_mul/unsigned_seq_multiplier_dut/c \
sim:/fp_mul/unsigned_seq_multiplier_dut/clk \
sim:/fp_mul/unsigned_seq_multiplier_dut/counter \
sim:/fp_mul/unsigned_seq_multiplier_dut/done \
sim:/fp_mul/unsigned_seq_multiplier_dut/N \
sim:/fp_mul/unsigned_seq_multiplier_dut/rst \
sim:/fp_mul/unsigned_seq_multiplier_dut/start
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: fp_mul.v(74): (vopt-2685) [TFMPC] - Too few port connections for 'unsigned_seq_multiplier_dut'.  Expected 6, found 5.
# ** Warning: fp_mul.v(74): (vopt-2718) [TFMPC] - Missing connection for port 'en'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/fp_mul/unsigned_seq_multiplier_dut/counter'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/fp_mul/unsigned_seq_multiplier_dut/done'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/fp_mul/unsigned_seq_multiplier_dut/start'. 
do fp.do
run
add wave -position 28  sim:/fp_mul/unsigned_seq_multiplier_dut/start_s
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force a 1.2
# Invalid hexadecimal digit: ..
# ** UI-Msg: (vsim-4011) Invalid force value: 1.2.
# 
force -freeze sim:/fp_mul/b 32'b00111110010011001100110011001101 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fp_mul/a 32'h0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fp_mul/a 32'h0F00A000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run

run
run
run
run
run
run
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: fp_mul.v(42): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
do fp.do
# ** UI-Msg: (vsim-3459) Invalid region name.
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/fp_mul/clk' not found.
# Error in macro ./fp.do line 3
# ** UI-Msg: (vsim-3459) Invalid region name.
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/fp_mul/clk' not found.
# 
#     while executing
# "force -freeze sim:/fp_mul/clk 1 0, 0 {5 ns} -r 10"
restart
# No Design Loaded!
vsim work.fp_mul -voptargs=+acc
# vsim work.fp_mul -voptargs="+acc" 
# Start time: 19:21:08 on Dec 16,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
add wave -position 26  sim:/fp_mul/overflow
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
do fp.do
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_mul(fast)
# Loading work.unsigned_seq_multiplier(fast)
run -all
do fp.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fp_mul/a 32'h0FFFFFFFF 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fp_mul/a 32'32'b0_11111110_10111111111111111111110 0
# Invalid radix for based number: 3.
# ** UI-Msg: (vsim-4011) Invalid force value: 32'32'b0_11111110_10111111111111111111110 0.
# 
force -freeze sim:/fp_mul/a 32'b0_11111110_10111111111111111111110 0
force -freeze sim:/fp_mul/b b0_11111110_10111111111111111111111 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fp_mul/b 32'b0_11111110_10111111111111111111110 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
