
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
Options:	-log risc_v_Pad_Frame_log.log 
Date:		Tue Nov 28 20:14:44 2023
Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[20:14:44.302457] Configured Lic search path (20.02-s004): 50009@10.16.0.85

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
<CMD> set edi_pe::pegWeightMultiplier2ForHLS 2.5
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site CoreSite
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net VSS
<CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
<CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
<CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
<CMD> set init_original_verilog_files ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/28 20:15:39, mem=659.4M)
#% End Load MMMC data ... (date=11/28 20:15:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.9M, current mem=659.9M)
RC_Extraction_WC RC_Extraction_BC

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.

Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue Nov 28 20:15:39 2023
viaInitial ends at Tue Nov 28 20:15:39 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
Read 8 cells in library 'giolib045' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.48min, fe_real=0.93min, fe_mem=891.0M) ***
#% Begin Load netlist data ... (date=11/28 20:15:40, mem=677.0M)
*** Begin netlist parsing (mem=891.0M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 513 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'

*** Memory Usage v#1 (Current mem = 890.988M, initial mem = 311.355M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=891.0M) ***
#% End Load netlist data ... (date=11/28 20:15:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=685.9M, current mem=685.9M)
Top level cell is risc_v_Pad_Frame.
Hooked 513 DB cells to tlib cells.
** Removed 4 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell risc_v_Pad_Frame ...
*** Netlist is unique.
** info: there are 601 modules.
** info: there are 3712 stdCell insts.
** info: there are 24 Pad insts.

*** Memory Usage v#1 (Current mem = 947.414M, initial mem = 311.355M) ***
Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.7 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AnalysisView_WC
    RC-Corner Name        : RC_Extraction_WC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: AnalysisView_BC
    RC-Corner Name        : RC_Extraction_BC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
Read 4 cells in library 'giolib045' 
Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
Current (total cpu=0:00:36.6, real=0:01:04, peak res=1024.5M, current mem=1024.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).

risc_v_Pad_Frame
INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1041.9M, current mem=1041.9M)
Current (total cpu=0:00:36.7, real=0:01:04, peak res=1041.9M, current mem=1041.9M)
Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
Current (total cpu=0:00:36.8, real=0:01:04, peak res=1041.9M, current mem=1041.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).

risc_v_Pad_Frame
INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.1M, current mem=1042.1M)
Current (total cpu=0:00:36.8, real=0:01:04, peak res=1042.1M, current mem=1042.1M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AnalysisView_BC AnalysisView_WC
**WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
WARNING   IMPSYC-2             5  Timing information is not defined for ce...
WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 120 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> floorPlan -site CoreSite -b 0.0 0.0 800.0 800.0 250.0 250.0 550.0 550.0 290.0 290 510 509.41
**WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.0000000000 , 290.0000000000) (510.0000000000 , 509.4100000000)} to {(290.0000000000 , 289.9400000000) (510.0000000000 , 509.3900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0000000000)} to {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.0000000000 , 250.0000000000) (550.0000000000 , 550.0000000000)} to {(250.0000000000 , 250.0400000000) (550.0000000000 , 550.0500000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
3736 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
3736 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/28 20:16:12, mem=1093.3M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1357.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/28 20:16:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1095.3M, current mem=1095.3M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal3(3) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
#% Begin sroute (date=11/28 20:16:12, mem=1095.3M)
*** Begin SPECIAL ROUTE on Tue Nov 28 20:16:12 2023 ***
SPECIAL ROUTE ran on directory: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
SPECIAL ROUTE ran on machine: iteso-server (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2718.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 590 macros, 50 used
Read in 67 components
  43 core components: 43 unplaced, 0 placed, 0 fixed
  20 pad components: 0 unplaced, 0 placed, 20 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 4 logical pins
Read in 4 nets
Read in 2 special nets, 2 routed
Read in 134 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
  Number of IO ports routed: 8
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 258
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 17
  Number of Followpin connections: 129
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2743.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 412 wires.
ViaGen created 266 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       387      |       NA       |
|  Via1  |       262      |        0       |
| Metal2 |        6       |       NA       |
|  Via2  |        4       |        0       |
| Metal3 |        6       |       NA       |
| Metal4 |       13       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/28 20:16:13, total cpu=0:00:00.7, real=0:00:01.0, peak res=1128.5M, current mem=1115.4M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.3 -spacing 0.16 -number_of_sets 6 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=11/28 20:16:13, mem=1115.4M)

Initialize fgc environment(mem: 1381.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1381.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1381.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1381.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1381.6M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal8 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal8 & Metal2 at (494.68, 257.47) (494.98, 267.47).
addStripe created 12 wires.
ViaGen created 5585 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       797      |        0       |
|  Via2  |       798      |        0       |
|  Via3  |       798      |        0       |
|  Via4  |       798      |        0       |
|  Via5  |       798      |        0       |
|  Via6  |       798      |        0       |
|  Via7  |       798      |        0       |
| Metal8 |       12       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=11/28 20:16:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=1116.7M, current mem=1116.7M)
Starting to do Design Placement...
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 5 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11249 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1449.33 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1449.33)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1594.48 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1557.87 CPU=0:00:01.3 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1548.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=1556.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1556.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 308 (64.3%) nets
3		: 91 (19.0%) nets
4     -	14	: 76 (15.9%) nets
15    -	39	: 2 (0.4%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.2%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=3707 (0 fixed + 3707 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
#ioInst=24 #net=479 #term=5120 #term/net=10.69, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
stdCell: 3707 single + 0 double + 0 multi
Total standard cell length = 12.1096 (mm), area = 0.0207 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.430.
Density for the design = 0.430.
       = stdcell_area 60548 sites (20707 um^2) / alloc_area 140800 sites (48154 um^2).
Pin Density = 0.03636.
            = total # of pins 5120 / total area 140800.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.223e+03 (6.54e+02 5.69e+02)
              Est.  stn bbox = 2.802e+03 (1.48e+03 1.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1594.9M
Iteration  2: Total net bbox = 1.223e+03 (6.54e+02 5.69e+02)
              Est.  stn bbox = 2.802e+03 (1.48e+03 1.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1594.9M
Iteration  3: Total net bbox = 1.212e+03 (8.04e+02 4.07e+02)
              Est.  stn bbox = 2.735e+03 (1.78e+03 9.51e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1602.7M
Active setup views:
    AnalysisView_BC
Iteration  4: Total net bbox = 1.063e+03 (7.53e+02 3.10e+02)
              Est.  stn bbox = 2.656e+03 (1.75e+03 9.09e+02)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1634.2M
Active setup views:
    AnalysisView_BC
Iteration  5: Total net bbox = 1.085e+03 (7.05e+02 3.80e+02)
              Est.  stn bbox = 2.741e+03 (1.67e+03 1.07e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1634.2M
Active setup views:
    AnalysisView_BC
Iteration  6: Total net bbox = 1.904e+03 (1.06e+03 8.39e+02)
              Est.  stn bbox = 3.688e+03 (2.06e+03 1.63e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1635.2M
Active setup views:
    AnalysisView_BC
Iteration  7: Total net bbox = 2.656e+03 (1.76e+03 8.95e+02)
              Est.  stn bbox = 4.450e+03 (2.76e+03 1.69e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1640.6M
Iteration  8: Total net bbox = 2.656e+03 (1.76e+03 8.95e+02)
              Est.  stn bbox = 4.450e+03 (2.76e+03 1.69e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1640.6M
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Iteration  9: Total net bbox = 3.398e+03 (1.73e+03 1.67e+03)
              Est.  stn bbox = 5.387e+03 (2.81e+03 2.58e+03)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1635.6M
Active setup views:
    AnalysisView_BC
Iteration 10: Total net bbox = 2.477e+03 (1.26e+03 1.21e+03)
              Est.  stn bbox = 4.396e+03 (2.32e+03 2.07e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1638.6M
Iteration 11: Total net bbox = 3.226e+03 (1.97e+03 1.25e+03)
              Est.  stn bbox = 5.151e+03 (3.04e+03 2.12e+03)
              cpu = 0:00:05.2 real = 0:00:06.0 mem = 1638.6M
Iteration 12: Total net bbox = 3.226e+03 (1.97e+03 1.25e+03)
              Est.  stn bbox = 5.151e+03 (3.04e+03 2.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.6M
Iteration 13: Total net bbox = 3.226e+03 (1.97e+03 1.25e+03)
              Est.  stn bbox = 5.151e+03 (3.04e+03 2.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.6M
*** cost = 3.226e+03 (1.97e+03 1.25e+03) (cpu for global=0:00:08.9) real=0:00:11.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:07.4 real: 0:00:07.7
Core Placement runtime cpu: 0:00:08.0 real: 0:00:09.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:00 mem=1638.6M) ***
Total net bbox length = 3.226e+03 (1.973e+03 1.253e+03) (ext = 3.094e+02)
Move report: Detail placement moves 3707 insts, mean move: 0.51 um, max move: 21.20 um 
	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[19][26]): (371.21, 291.66) --> (392.40, 291.65)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1638.6MB
Summary Report:
Instances move: 3707 (out of 3707 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 21.20 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[19][26]) (371.212, 291.659) -> (392.4, 291.65)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 3.890e+03 (2.126e+03 1.763e+03) (ext = 2.954e+02)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1638.6MB
*** Finished refinePlace (0:01:01 mem=1638.6M) ***
*** End of Placement (cpu=0:00:11.9, real=0:00:13.0, mem=1628.6M) ***
default core: bins with density > 0.750 = 17.75 % ( 30 / 169 )
Density distribution unevenness ratio = 40.285%
*** Free Virtual Timing Model ...(mem=1628.6M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11249 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1616.98)
Total number of fetched objects 4048
End delay calculation. (MEM=1645.02 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1645.02 CPU=0:00:00.6 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 479 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 475
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.252233e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1643.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5109 
[NR-eGR]  Metal2   (2V)          7389   7532 
[NR-eGR]  Metal3   (3H)          6331     46 
[NR-eGR]  Metal4   (4V)            30      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        13750  12687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3890um
[NR-eGR] Total length: 13750um, number of vias: 12687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9034um, number of vias: 8707
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.16 seconds, mem = 1593.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1586.4M **

Optimization is working on the following views:
  Setup views: AnalysisView_WC AnalysisView_BC 
  Hold  views: AnalysisView_WC AnalysisView_BC 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> checkPlace
Begin checking placement ... (start mem=1586.4M, init mem=1586.4M)
*info: Placed = 3707          
*info: Unplaced = 0           
Placement Density:43.00%(20707/48154)
Placement Density (including fixed std cells):43.00%(20707/48154)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1586.4M)
<CMD> checkPinAssignment -report_violating_pin
#% Begin checkPinAssignment (date=11/28 20:16:57, mem=1232.9M)
Checking pins of top cell risc_v_Pad_Frame ... completed

==================================================================================================================================
                                                    checkPinAssignment Summary
==================================================================================================================================
Partition          | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
==================================================================================================================================
risc_v_Pad_Frame   |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
==================================================================================================================================
TOTAL              |     4 |      0 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
==================================================================================================================================
#% End checkPinAssignment (date=11/28 20:16:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.1M, current mem=1235.1M)
... finished Design Placement
Timing the design before Clock Tree 
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -preCTS -prefix preCTS_setup
AAE DB initialization (MEM=1586.41 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:03.0/0:02:12.4 (0.5), mem = 1586.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1586.4M)
Extraction called for design 'risc_v_Pad_Frame' of instances=3731 and nets=4622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1594.414M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1608.74)
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1709.58 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1672.96 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:05 mem=1673.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.746  |  3.746  |  4.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |     2 (291)      |   -0.108   |     3 (3810)     |
|   max_fanout   |      3 (3)       |    -269    |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.67 sec
Total Real time: 5.0 sec
Total Memory Usage: 1646.378906 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.7/0:00:04.1 (0.6), totSession cpu/real = 0:01:05.7/0:02:16.5 (0.5), mem = 1646.4M
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:05.7/0:02:16.5 (0.5), mem = 1646.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1604.4M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1616.94)
Total number of fetched objects 4048
Total number of fetched objects 4048
End delay calculation. (MEM=1673.9 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1673.9 CPU=0:00:01.3 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:08 mem=1673.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.162  | -0.024  | -0.162  |
|           TNS (ns):| -12.804 | -3.565  | -9.239  |
|    Violating Paths:|   267   |   204   |   63    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.08 sec
Total Real time: 2.0 sec
Total Memory Usage: 1591.886719 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:07.8/0:02:18.6 (0.5), mem = 1591.9M
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2     CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> create_ccopt_clock_tree_spec -file risc_v_Pad_Frame_ccopt_CTS.spec
Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: risc_v_Pad_Frame_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name My_CLK -source clk -no_skew_group
Extracting original clock gating for My_CLK...
  clock_tree My_CLK contains 3519 sinks and 0 clock gates.
Extracting original clock gating for My_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 0.400
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 0.550
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 0.400
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 0.550
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 0.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.150
<CMD> set_ccopt_property clock_period -pin clk 10
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources clk -auto_sinks
The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
<CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 0.600
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources clk -auto_sinks
The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=11/28 20:17:04, mem=1251.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:08.5/0:02:19.4 (0.5), mem = 1592.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible       false
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -preserveAllSequential                   true
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1592.4M, init mem=1592.4M)
*info: Placed = 3707          
*info: Unplaced = 0           
Placement Density:43.00%(20707/48154)
Placement Density (including fixed std cells):43.00%(20707/48154)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1592.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3519 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3519 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1590.45 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 479 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 475
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 475 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.252233e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5109 
[NR-eGR]  Metal2   (2V)          7389   7532 
[NR-eGR]  Metal3   (3H)          6331     46 
[NR-eGR]  Metal4   (4V)            30      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        13750  12687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3890um
[NR-eGR] Total length: 13750um, number of vias: 12687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9034um, number of vias: 8707
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1614.52 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree My_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 48153.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DelayCorner_WC:both, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 449.275um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------------
Cell     Instance count    Source         Eligible library cells
----------------------------------------------------------------
PADDI          1           library set    {PADDI}
----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree My_CLK has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
  Sources:                     pin clk
  Total number of sinks:       3519
  Delay constrained sinks:     3519
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
  Sources:                     pin clk
  Total number of sinks:       3519
  Delay constrained sinks:     3519
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
  Insertion delay target:      0.600ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (280.000,90.710), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.


Primary reporting skew groups are:
skew_group My_CLK/ConstraintMode_BC with 3519 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=654.230um, total=654.230um
Clock DAG library cell distribution initial state {count}:
 Logics: PADDI: 1 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:03.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=654.230um, total=654.230um
    Clock DAG library cell distribution before merging {count}:
     Logics: PADDI: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=654.230um, total=654.230um
    Clock DAG library cell distribution before clustering {count}:
     Logics: PADDI: 1 
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree My_CLK...
      Clustering clock_tree My_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2047.055um, total=2968.955um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Bottom-up phase done. (took cpu=0:00:02.0 real=0:00:02.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:14 mem=1637.0M) ***
Total net bbox length = 6.216e+03 (3.284e+03 2.931e+03) (ext = 3.444e+02)
Move report: Detail placement moves 310 insts, mean move: 1.40 um, max move: 5.91 um 
	Max move on inst (risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]): (410.00, 315.59) --> (414.20, 313.88)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1656.1MB
Summary Report:
Instances move: 310 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 5.91 um (Instance: risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]) (410, 315.59) -> (414.2, 313.88)
	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFNSRX1
Total net bbox length = 6.296e+03 (3.331e+03 2.965e+03) (ext = 3.410e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1656.1MB
*** Finished refinePlace (0:01:15 mem=1656.1M) ***
    ClockRefiner summary
    All clock instances: Moved 290, flipped 73 and cell swapped 0 (out of a total of 3559).
    The largest move was 5.91 um for risc_v_top_i_ex_mem_datapath_ffd_q_reg[6].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.81)              1
    [1.81,3.42)             6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (396.200,320.720)    (396.200,317.300)    CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX20) at (396.200,317.300), in power domain auto-default
        3.42         (313.600,310.460)    (313.600,307.040)    CTS_ccl_a_buf_00028 (a lib_cell CLKBUFX20) at (313.600,307.040), in power domain auto-default
        3.42         (311.600,313.880)    (311.600,317.300)    CTS_ccl_a_buf_00016 (a lib_cell CLKBUFX20) at (311.600,317.300), in power domain auto-default
        3.42         (396.200,320.720)    (396.200,324.140)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX20) at (396.200,324.140), in power domain auto-default
        3.42         (311.400,313.880)    (311.400,310.460)    CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX20) at (311.400,310.460), in power domain auto-default
        3.42         (314.800,406.220)    (314.800,402.800)    CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (314.800,402.800), in power domain auto-default
        0.2          (402.400,317.300)    (402.600,317.300)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX16) at (402.600,317.300), in power domain auto-default
        0            (397.905,325.185)    (397.905,325.185)    CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX20) at (396.200,324.140), in power domain auto-default
        0            (316.505,403.845)    (316.505,403.845)    CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (314.800,402.800), in power domain auto-default
        0            (277.550,249.275)    (277.550,249.275)    cell pad_clk (a lib_cell PADDI) at (250.000,10.000), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.639pF, total=0.689pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.093ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.566, avg=0.563, sd=0.001], skew [0.005 vs 0.105], 100% {0.560, 0.566} (wid=0.206 ws=0.003) (gid=0.361 gs=0.004)
    Skew group summary after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.566, avg=0.563, sd=0.001], skew [0.005 vs 0.105], 100% {0.560, 0.566} (wid=0.206 ws=0.003) (gid=0.361 gs=0.004)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.566, avg=0.563, sd=0.001], skew [0.005 vs 0.105], 100% {0.560, 0.566} (wid=0.206 ws=0.003) (gid=0.361 gs=0.004)
    Legalizer API calls during this step: 607 succeeded with high effort: 607 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.9 real=0:00:02.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3021 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1554
[NR-eGR] #PG Blockages       : 3021
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.162180e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.008045e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.098675e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.189305e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.257021e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.390743e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6370   6558 
[NR-eGR]  Metal3   (3H)          6336   1131 
[NR-eGR]  Metal4   (4V)          2061      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14767  12876 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6296um
[NR-eGR] Total length: 14767um, number of vias: 12876
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10051um, number of vias: 8896
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4095  4190 
[NR-eGR]  Metal3   (3H)          3921  1109 
[NR-eGR]  Metal4   (4V)          2035     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10051  8896 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2734um
[NR-eGR] Total length: 10051um, number of vias: 8896
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10051um, number of vias: 8896
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.99 sec, Real: 1.00 sec, Curr Mem: 1677.15 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:16.4/0:02:27.3 (0.5), mem = 1677.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 10383
[NR-eGR] Read 518 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 474
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.473360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1687.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6359   6538 
[NR-eGR]  Metal3   (3H)          6388   1142 
[NR-eGR]  Metal4   (4V)          2104      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14851  12867 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6296um
[NR-eGR] Total length: 14851um, number of vias: 12867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.13 seconds, mem = 1675.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:17.1/0:02:27.9 (0.5), mem = 1675.8M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.0 real=0:00:02.0)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1675.750M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
    cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
    wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
    hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
   Logics: PADDI: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
  Skew group summary after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.5 real=0:00:02.5)
  Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567, avg=0.564, sd=0.002], skew [0.007 vs 0.105], 100% {0.560, 0.567} (wid=0.206 ws=0.003) (gid=0.362 gs=0.006)
    Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:01.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:07.5 real=0:00:07.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=317.376um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14717.376um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.463pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.642pF, total=0.693pF
      wire lengths     : top=0.000um, trunk=881.865um, leaf=8911.095um, total=9792.960um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=5 avg=0.061ns sd=0.035ns min=0.000ns max=0.094ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.075ns sd=0.002ns min=0.072ns max=0.081ns {0 <= 0.060ns, 35 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 37 CLKBUFX16: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.560, max=0.567], skew [0.007 vs 0.105]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:02.2 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 42 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
          wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
          hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
          wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
          hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
          wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
          hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
    wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
    hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
   Logics: PADDI: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
  Skew group summary after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Skew group summary after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
          wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
          hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Skew group summary after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
    Skew group summary after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576, avg=0.571, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.205 ws=0.003) (gid=0.372 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
    wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
    hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
   Logics: PADDI: 1 
  Primary reporting skew groups before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
  Skew group summary before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
  Merging balancing drivers for power...
    Tried: 42 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.578], skew [0.009 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.641pF, total=0.692pF
      wire lengths     : top=0.000um, trunk=882.976um, leaf=8882.865um, total=9765.841um
      hp wire lengths  : top=0.000um, trunk=921.900um, leaf=2069.245um, total=2991.145um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=5 avg=0.071ns sd=0.040ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578, avg=0.572, sd=0.002], skew [0.009 vs 0.105], 100% {0.568, 0.578} (wid=0.205 ws=0.003) (gid=0.373 gs=0.008)
    Skew group summary after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.578, avg=0.572, sd=0.002], skew [0.009 vs 0.105], 100% {0.568, 0.578} (wid=0.205 ws=0.003) (gid=0.373 gs=0.008)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.578, avg=0.572, sd=0.002], skew [0.009 vs 0.105], 100% {0.568, 0.578} (wid=0.205 ws=0.003) (gid=0.373 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 254 succeeded with high effort: 254 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.4 real=0:00:02.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 234 succeeded with high effort: 234 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.0 real=0:00:01.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.637pF, total=0.687pF
      wire lengths     : top=0.000um, trunk=870.040um, leaf=8812.640um, total=9682.681um
      hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2076.845um, total=2999.945um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Legalizer API calls during this step: 1580 succeeded with high effort: 1580 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:06.8 real=0:00:06.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=3.187pF fall=3.093pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.637pF, total=0.687pF
      wire lengths     : top=0.000um, trunk=870.040um, leaf=8812.640um, total=9682.681um
      hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2076.845um, total=2999.945um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.637pF, total=0.687pF
      wire lengths     : top=0.000um, trunk=870.040um, leaf=8812.640um, total=9682.681um
      hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2076.845um, total=2999.945um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Skew group summary after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.002) (gid=0.370 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=47, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=56, ignoredLeafDriver=0, worse=49, accepted=2
        Max accepted move=17.620um, total accepted move=20.420um, average move=10.210um
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=3, computed=36, moveTooSmall=47, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=52, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 261 succeeded with high effort: 261 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=36, computed=3, moveTooSmall=83, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=35, accepted=5
        Max accepted move=0.600um, total accepted move=1.600um, average move=0.320um
        Move for wirelength. considered=41, filtered=41, permitted=39, cannotCompute=34, computed=5, moveTooSmall=0, resolved=0, predictFail=73, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.637pF, total=0.687pF
        wire lengths     : top=0.000um, trunk=854.240um, leaf=8825.691um, total=9679.931um
        hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
      Legalizer API calls during this step: 537 succeeded with high effort: 537 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.4 real=0:00:01.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 42 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 39 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.637pF, total=0.687pF
      wire lengths     : top=0.000um, trunk=854.240um, leaf=8825.691um, total=9679.931um
      hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.086ns sd=0.003ns min=0.082ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
    Skew group summary after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.574, avg=0.571, sd=0.001], skew [0.006 vs 0.105], 100% {0.568, 0.574} (wid=0.206 ws=0.003) (gid=0.370 gs=0.005)
    Legalizer API calls during this step: 537 succeeded with high effort: 537 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.8 real=0:00:01.8)
  Total capacitance is (rise=3.874pF fall=3.779pF), of which (rise=0.687pF fall=0.687pF) is wire, and (rise=3.187pF fall=3.093pF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.0 real=0:00:10.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 40 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:34 mem=1668.9M) ***
Total net bbox length = 6.311e+03 (3.339e+03 2.972e+03) (ext = 3.378e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.9MB
Summary Report:
Instances move: 0 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.311e+03 (3.339e+03 2.972e+03) (ext = 3.378e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.9MB
*** Finished refinePlace (0:01:34 mem=1668.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
  Restoring pStatusCts on 40 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:14.4 real=0:00:14.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=41, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3021 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1554
[NR-eGR] #PG Blockages       : 3021
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.122850e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.817110e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.050624e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.119537e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.188450e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.324566e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6351   6509 
[NR-eGR]  Metal3   (3H)          6397   1117 
[NR-eGR]  Metal4   (4V)          2046      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14794  12813 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6311um
[NR-eGR] Total length: 14794um, number of vias: 12813
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4087  4161 
[NR-eGR]  Metal3   (3H)          3930  1084 
[NR-eGR]  Metal4   (4V)          1977     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9994  8842 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2749um
[NR-eGR] Total length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 1.01 sec, Curr Mem: 1695.74 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:01.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1695.742M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.674pF, total=0.723pF
          wire lengths     : top=0.000um, trunk=855.430um, leaf=9138.590um, total=9994.020um
          hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
        Skew group summary eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
            cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.674pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=855.430um, leaf=9138.590um, total=9994.020um
            hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 4 long paths. The largest offset applied was 0.000ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------------------
            Skew Group                  Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------------------
            My_CLK/ConstraintMode_BC    3519        4         0.114%      0.000ns       0.576ns         0.576ns
            My_CLK/ConstraintMode_WC    3519        4         0.114%      0.000ns       0.576ns         0.576ns
            ------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -----------------------------
            From (ns)    To (ns)    Count
            -----------------------------
            below         0.000       4
              0.000       0.005       0
            -----------------------------
            
            Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 41, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
            cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.674pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=855.430um, leaf=9138.590um, total=9994.020um
            hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
            cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
            sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.674pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=855.430um, leaf=9138.590um, total=9994.020um
            hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576], skew [0.008 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
          sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.674pF, total=0.723pF
          wire lengths     : top=0.000um, trunk=855.430um, leaf=9138.590um, total=9994.020um
          hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
        Clock DAG net violations before routing clock trees:
          Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
         Logics: PADDI: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
        Skew group summary before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.576, avg=0.572, sd=0.002], skew [0.008 vs 0.105], 100% {0.568, 0.576} (wid=0.206 ws=0.003) (gid=0.372 gs=0.007)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 40 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:37 mem=1685.9M) ***
Total net bbox length = 6.311e+03 (3.339e+03 2.972e+03) (ext = 3.378e+02)
Move report: Detail placement moves 1 insts, mean move: 0.60 um, max move: 0.60 um 
	Max move on inst (risc_v_top_i_g17565__8428): (401.80, 317.30) --> (401.20, 317.30)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1685.9MB
Summary Report:
Instances move: 1 (out of 3746 movable)
Instances flipped: 0
Mean displacement: 0.60 um
Max displacement: 0.60 um (Instance: risc_v_top_i_g17565__8428) (401.8, 317.3) -> (401.2, 317.3)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 6.310e+03 (3.338e+03 2.972e+03) (ext = 3.378e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1685.9MB
*** Finished refinePlace (0:01:37 mem=1685.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3559).
  Restoring pStatusCts on 40 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 41 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 41 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3021 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1554
[NR-eGR] #PG Blockages       : 3021
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 518 nets ( ignored 477 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.122850e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.817110e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.050624e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.119537e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.188450e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.324566e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5187 
[NR-eGR]  Metal2   (2V)          6351   6509 
[NR-eGR]  Metal3   (3H)          6397   1117 
[NR-eGR]  Metal4   (4V)          2046      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        14794  12813 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6310um
[NR-eGR] Total length: 14794um, number of vias: 12813
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  3597 
[NR-eGR]  Metal2   (2V)          4087  4161 
[NR-eGR]  Metal3   (3H)          3930  1084 
[NR-eGR]  Metal4   (4V)          1977     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9994  8842 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2749um
[NR-eGR] Total length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9994um, number of vias: 8842
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.99 sec, Curr Mem: 1697.49 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.1 real=0:00:01.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 41 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/28 20:17:34, mem=1324.3M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 28 20:17:34 2023
#
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=41)
#num needed restored net=0
#need_extraction net=0 (total=4661)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 9994 um.
#Total half perimeter of net bounding box = 2785 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4087 um.
#Total wire length on LAYER Metal3 = 3930 um.
#Total wire length on LAYER Metal4 = 1977 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8842
#Up-Via Summary (total 8842):
#           
#-----------------------
# Metal1           3597
# Metal2           4161
# Metal3           1084
#-----------------------
#                  8842 
#
#Start routing data preparation on Tue Nov 28 20:17:34 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4659 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.79 (MB), peak = 1378.61 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1338.95 (MB), peak = 1378.61 (MB)
#Data initialization: cpu:00:00:04, real:00:00:04, mem:1.3 GB, peak:1.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#      574 ( 0         pin),   3569 ( 1         pin),    308 ( 2         pin),
#       91 ( 3         pin),     38 ( 4         pin),     31 ( 5         pin),
#        2 ( 6         pin),      1 ( 7         pin),      2 ( 9         pin),
#        7 (10-19      pin),      1 (30-39      pin),      3 (80-89      pin),
#        8 (90-99      pin),     25 (100-199    pin),      1 (200-299    pin),
#        0 (>=2000     pin).
#Total: 4661 nets, 40 fully global routed, 41 clocks, 41 nets have extra space,
#       41 nets have layer range, 41 nets have weight, 41 nets have avoid detour,
#       41 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :       41 ( 0.9%)
#
#41 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    3597( 23%)
#Metal2        0    3986    3986( 40%)   10763( 70%)
#Metal3     4030       0    4030( 40%)    1084(  7%)
#Metal4        0    1977    1977( 20%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           4030    5963    9994         15444      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    3597( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    4785    4785( 45%)    4605( 51%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3829       0    3829( 36%)     769(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1911    1911( 18%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3829    6696   10526          8971             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.38 (MB)
#Total memory = 1361.95 (MB)
#Peak memory = 1378.61 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 5581
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2055 ( 36.8%)
#  Total number of shifted segments     =  224 (  4.0%)
#  Average movement of shifted segments =    5.89 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 9351 um.
#Total half perimeter of net bounding box = 2790 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3611 um.
#Total wire length on LAYER Metal3 = 3829 um.
#Total wire length on LAYER Metal4 = 1911 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8971
#Up-Via Summary (total 8971):
#           
#-----------------------
# Metal1           3597
# Metal2           4605
# Metal3            769
#-----------------------
#                  8971 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 33.76 (MB)
#Total memory = 1359.00 (MB)
#Peak memory = 1378.61 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1382.88 (MB)
#    completing 20% with 2 violations
#    elapsed time = 00:00:06, memory = 1394.23 (MB)
#    completing 30% with 2 violations
#    elapsed time = 00:00:06, memory = 1394.26 (MB)
#    completing 40% with 2 violations
#    elapsed time = 00:00:11, memory = 1392.99 (MB)
#    completing 50% with 2 violations
#    elapsed time = 00:00:11, memory = 1392.46 (MB)
#    completing 60% with 2 violations
#    elapsed time = 00:00:12, memory = 1392.46 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:18, memory = 1390.19 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:18, memory = 1390.19 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:24, memory = 1388.89 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:24, memory = 1388.89 (MB)
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1359.69 (MB), peak = 1394.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 10967 um.
#Total half perimeter of net bounding box = 2790 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2590 um.
#Total wire length on LAYER Metal3 = 5266 um.
#Total wire length on LAYER Metal4 = 3111 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8223
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 8222 (100.0%)
#Up-Via Summary (total 8223):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          3598 (100.0%)         0 (  0.0%)       3598
# Metal2          2982 (100.0%)         0 (  0.0%)       2982
# Metal3          1642 ( 99.9%)         1 (  0.1%)       1643
#-----------------------------------------------------------
#                 8222 (100.0%)         1 (  0.0%)       8223 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 0.71 (MB)
#Total memory = 1359.71 (MB)
#Peak memory = 1394.35 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 0.71 (MB)
#Total memory = 1359.72 (MB)
#Peak memory = 1394.35 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 39.71 (MB)
#Total memory = 1364.07 (MB)
#Peak memory = 1394.35 (MB)
#Number of warnings = 21
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 28 20:18:04 2023
#
% End globalDetailRoute (date=11/28 20:18:04, total cpu=0:00:30.0, real=0:00:30.0, peak res=1394.3M, current mem=1363.8M)
        NanoRoute done. (took cpu=0:00:30.0 real=0:00:29.9)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 40 net(s)
Set FIXED placed status on 39 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1710.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 8181
[NR-eGR] Read 518 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 474
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 474 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.473360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5188 
[NR-eGR]  Metal2   (2V)          4872   5329 
[NR-eGR]  Metal3   (3H)          7723   1672 
[NR-eGR]  Metal4   (4V)          3161      5 
[NR-eGR]  Metal5   (5H)            10      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15766  12194 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6310um
[NR-eGR] Total length: 15766um, number of vias: 12194
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1729.66 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        41 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:31.9 real=0:00:31.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'risc_v_Pad_Frame' of instances=3770 and nets=4661 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1724.664M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
    wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
    hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
   Logics: PADDI: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
  Skew group summary after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
  CCOpt::Phase::Routing done. (took cpu=0:00:32.4 real=0:00:32.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
        wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
        hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 41, tested: 41, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
        wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
        hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575], skew [0.007 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 41, nets tested: 41, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
      wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
      hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
        cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
        sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
        wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
        hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        41 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4620 (unrouted=4146, trialRouted=474, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4143, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
    sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
    wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
    hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
   Logics: PADDI: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
  Skew group summary after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                        39        258.210       0.060
  Inverters                       0          0.000       0.000
  Integrated Clock Gates          0          0.000       0.000
  Non-Integrated Clock Gates      0          0.000       0.000
  Clock Logic                     1      14400.000       2.387
  All                            40      14658.210       2.447
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk       850.920
  Leaf      10116.525
  Total     10967.445
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        923.100
  Leaf        2091.340
  Total       3014.440
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    2.447    0.049    2.496
  Leaf     0.740    0.673    1.414
  Total    3.187    0.723    3.910
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  3519     0.740     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       2.387       0.000      2.387    [2.387]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       5       0.070       0.039      0.000    0.091    {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}          -
  Leaf        0.100      36       0.088       0.003      0.083    0.099    {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer     34        232.560
  CLKBUFX12    buffer      5         25.650
  PADDI        logic       1      14400.000
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.568     0.575     0.007       0.105         0.003           0.001           0.572        0.002     100% {0.568, 0.575}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    0.568     0.575     0.007       0.105         0.003           0.001           0.572        0.002     100% {0.568, 0.575}
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    0.568     0.575     0.007       0.105         0.003           0.001           0.572        0.002     100% {0.568, 0.575}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1783.93)
Total number of fetched objects 4087
Total number of fetched objects 4087
End delay calculation. (MEM=1823.07 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1823.07 CPU=0:00:00.8 REAL=0:00:01.0)
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.369838
	 Executing: set_clock_latency -source -early -min -rise 0.230163 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.369838
	 Executing: set_clock_latency -source -late -min -rise 0.230163 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.616371
	 Executing: set_clock_latency -source -early -min -fall -0.166371 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.616371
	 Executing: set_clock_latency -source -late -min -fall -0.166371 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.369838
	 Executing: set_clock_latency -source -early -max -rise 0.230163 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.4, Propagated Latency: 0.369838
	 Executing: set_clock_latency -source -late -max -rise 0.230163 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.616371
	 Executing: set_clock_latency -source -early -max -fall -0.166371 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 0.3, Propagated Latency: 0.616371
	 Executing: set_clock_latency -source -late -max -fall -0.166371 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.108395
	 Executing: set_clock_latency -source -early -min -rise 0.491605 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.108395
	 Executing: set_clock_latency -source -late -min -rise 0.491605 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.136639
	 Executing: set_clock_latency -source -early -min -fall 0.313361 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.136639
	 Executing: set_clock_latency -source -late -min -fall 0.313361 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.108395
	 Executing: set_clock_latency -source -early -max -rise 0.491605 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.4, Propagated Latency: 0.108395
	 Executing: set_clock_latency -source -late -max -rise 0.491605 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.136639
	 Executing: set_clock_latency -source -early -max -fall 0.313361 [get_pins clk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 0.3, Propagated Latency: 0.136639
	 Executing: set_clock_latency -source -late -max -fall 0.313361 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.5 real=0:00:01.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=39, i=0, icg=0, nicg=0, l=1, total=40
  misc counts      : r=1, pp=0
  cell areas       : b=258.210um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14658.210um^2
  cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.447pF
  sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.673pF, total=0.723pF
  wire lengths     : top=0.000um, trunk=850.920um, leaf=10116.525um, total=10967.445um
  hp wire lengths  : top=0.000um, trunk=923.100um, leaf=2091.340um, total=3014.440um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=5 avg=0.070ns sd=0.039ns min=0.000ns max=0.091ns {1 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=36 avg=0.088ns sd=0.003ns min=0.083ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 34 CLKBUFX12: 5 
 Logics: PADDI: 1 
Primary reporting skew groups after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
Skew group summary after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
  skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.568, max=0.575, avg=0.572, sd=0.002], skew [0.007 vs 0.105], 100% {0.568, 0.575} (wid=0.205 ws=0.003) (gid=0.372 gs=0.006)
Logging CTS constraint violations...
  Clock tree My_CLK has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (280.000,90.710), in power domain auto-default. Achieved capacitance of 2.387pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:01.7)
Runtime done. (took cpu=0:01:04 real=0:01:04)
Runtime Summary
===============
Clock Runtime:  (41%) Core CTS          26.52 (Init 2.88, Construction 5.01, Implementation 14.35, eGRPC 1.16, PostConditioning 1.19, Other 1.94)
Clock Runtime:  (52%) CTS services      33.42 (RefinePlace 0.68, EarlyGlobalClock 2.44, NanoRoute 29.92, ExtractRC 0.38, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          3.63 (Init 0.78, CongRepair/EGR-DP 1.33, TimingUpdate 1.51, Other 0.00)
Clock Runtime: (100%) Total             63.57

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1328.2M, totSessionCpu=0:02:12 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:12.6/0:03:23.3 (0.7), mem = 1682.2M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1359.2M, totSessionCpu=0:02:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1699.2M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1842.35)
Total number of fetched objects 4087
Total number of fetched objects 4087
End delay calculation. (MEM=1865.43 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1865.43 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:02:18 mem=1865.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.887  |  3.887  |  4.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     2 (298)      |   -0.096   |     2 (298)      |
|   max_fanout   |      3 (3)       |     0      |     39 (39)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.539%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1494.6M, totSessionCpu=0:02:18 **
*** InitOpt #1 [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:02:17.7/0:03:28.4 (0.7), mem = 1834.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:02:17.9/0:03:28.6 (0.7), mem = 1834.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:18.0/0:03:28.7 (0.7), mem = 1834.7M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1834.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1834.7M) ***
*** Starting optimizing excluded clock nets MEM= 1834.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1834.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:02:18.1/0:03:28.8 (0.7), mem = 1834.7M
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.4 (1.1), totSession cpu/real = 0:02:18.5/0:03:29.2 (0.7), mem = 1832.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:02:18.7/0:03:29.4 (0.7), mem = 1848.9M
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|   298|    -0.15|     0|     0|     0.00|     3|     3|     0|     0|     3.89|     0.00|       0|       0|       0| 43.54%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     3.89|     0.00|       8|       4|       1| 43.59%| 0:00:00.0|  1953.3M|
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     3.89|     0.00|       0|       0|       0| 43.59%| 0:00:00.0|  1953.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1953.3M) ***

*** Starting refinePlace (0:02:21 mem=1950.3M) ***
Total net bbox length = 6.581e+03 (3.448e+03 3.134e+03) (ext = 3.404e+02)
Move report: Detail placement moves 76 insts, mean move: 3.44 um, max move: 14.06 um 
	Max move on inst (FE_OFC2_rst_n_w): (392.40, 301.91) --> (388.60, 312.17)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1953.4MB
Summary Report:
Instances move: 76 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 3.44 um
Max displacement: 14.06 um (Instance: FE_OFC2_rst_n_w) (392.4, 301.91) -> (388.6, 312.17)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 6.758e+03 (3.499e+03 3.259e+03) (ext = 3.404e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1953.4MB
*** Finished refinePlace (0:02:21 mem=1953.4M) ***
*** maximum move = 14.06 um ***
*** Finished re-routing un-routed nets (1950.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1950.4M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:21.1/0:03:31.8 (0.7), mem = 1865.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1505.5M, totSessionCpu=0:02:21 **

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:21.3/0:03:31.9 (0.7), mem = 1903.4M
*info: 4 io nets excluded
*info: 41 clock nets excluded
*info: 572 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.59%|   0:00:00.0| 1922.5M|AnalysisView_WC|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1922.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1922.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.5 (1.0), totSession cpu/real = 0:02:22.8/0:03:33.5 (0.7), mem = 1863.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 4 io nets excluded
Info: 40 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:02:23.1/0:03:33.8 (0.7), mem = 1916.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.59%|        -|   0.083|   0.000|   0:00:00.0| 1922.9M|
|   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1922.9M|
|   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1922.9M|
|   43.59%|        0|   0.083|   0.000|   0:00:00.0| 1922.9M|
|   43.50%|       46|   0.083|   0.000|   0:00:00.0| 1950.5M|
|   43.50%|        0|   0.083|   0.000|   0:00:00.0| 1950.5M|
|   43.50%|        0|   0.083|   0.000|   0:00:00.0| 1950.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.50
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:25 mem=1950.5M) ***
Total net bbox length = 6.753e+03 (3.487e+03 3.266e+03) (ext = 3.404e+02)
Move report: Detail placement moves 38 insts, mean move: 1.59 um, max move: 3.62 um 
	Max move on inst (risc_v_top_i_g17690__1881): (390.40, 445.55) --> (390.60, 442.13)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1955.5MB
Summary Report:
Instances move: 38 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 1.59 um
Max displacement: 3.62 um (Instance: risc_v_top_i_g17690__1881) (390.4, 445.55) -> (390.6, 442.13)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
Total net bbox length = 6.790e+03 (3.505e+03 3.285e+03) (ext = 3.404e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1955.5MB
*** Finished refinePlace (0:02:25 mem=1955.5M) ***
*** maximum move = 3.62 um ***
*** Finished re-routing un-routed nets (1950.5M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1950.5M) ***
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:25.3/0:03:35.9 (0.7), mem = 1950.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1870.45M, totSessionCpu=0:02:25).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:02:25 mem=1870.4M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 94.1372022331961489
Move report: Detail placement moves 59 insts, mean move: 3.31 um, max move: 21.90 um 
	Max move on inst (FE_OFC4_rst_n_w): (393.40, 295.07) --> (388.60, 312.17)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1876.1MB
Summary Report:
Instances move: 59 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 3.31 um
Max displacement: 21.90 um (Instance: FE_OFC4_rst_n_w) (393.4, 295.07) -> (388.6, 312.17)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1876.1MB
*** Finished refinePlace (0:02:26 mem=1876.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 38  Num Prerouted Wires = 7733
[NR-eGR] Read 530 nets ( ignored 38 )
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 486
[NR-eGR] Rule id: 1  Nets: 2
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.805100e+02um
[NR-eGR] Layer group 2: route 486 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.152230e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5212 
[NR-eGR]  Metal2   (2V)          4933   5366 
[NR-eGR]  Metal3   (3H)          7730   1803 
[NR-eGR]  Metal4   (4V)          3236      7 
[NR-eGR]  Metal5   (5H)            10      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15909  12388 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6719um
[NR-eGR] Total length: 15909um, number of vias: 12388
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 514um, number of vias: 609
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 1839.98 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3782 and nets=4673 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1834.977M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:02:27.0/0:03:37.6 (0.7), mem = 1854.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:27.1/0:03:37.7 (0.7), mem = 1854.1M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1844.05)
Total number of fetched objects 4099
End delay calculation. (MEM=1862.95 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1862.95 CPU=0:00:00.8 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:02:28.2/0:03:38.9 (0.7), mem = 1862.9M
Info: 4 io nets excluded
Info: 38 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     3.83|     0.00|       0|       0|       0| 43.50%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     3.83|     0.00|       0|       0|       0| 43.50%| 0:00:00.0|  1913.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1913.3M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:28.8/0:03:39.4 (0.7), mem = 1851.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:29 mem=1851.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 40.518%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1851.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1306 insts, mean move: 1.09 um, max move: 19.22 um 
	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[10][5]): (392.20, 378.86) --> (376.40, 382.28)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1854.3MB
Summary Report:
Instances move: 1306 (out of 3719 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 19.22 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[10][5]) (392.2, 378.86) -> (376.4, 382.28)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1854.3MB
*** Finished refinePlace (0:02:29 mem=1854.3M) ***
Register exp ratio and priority group on 0 nets on 4099 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=3782 and nets=4673 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1819.418M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1825.45)
Total number of fetched objects 4099
End delay calculation. (MEM=1866.41 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1866.41 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:31 mem=1866.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1509.6M, totSessionCpu=0:02:31 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.880  |  3.880  |  4.108  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -52     |     43 (43)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.498%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1510.4M, totSessionCpu=0:02:31 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 33 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:22.8/0:01:24.1 (1.0), totSession cpu/real = 0:02:31.4/0:03:43.5 (0.7), mem = 1837.8M
#% End ccopt_design (date=11/28 20:18:29, total cpu=0:01:23, real=0:01:25, peak res=1549.1M, current mem=1398.6M)
Timing the design after CTS
<CMD> timeDesign -postCTS -prefix postCTS_setup
*** timeDesign #3 [begin] : totSession cpu/real = 0:02:31.4/0:03:43.5 (0.7), mem = 1745.8M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1745.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 145
[NR-eGR] Read 530 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 486
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.517510e+03um
[NR-eGR] Layer group 2: route 486 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.351584e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5211 
[NR-eGR]  Metal2   (2V)          3107   6129 
[NR-eGR]  Metal3   (3H)          7044   4646 
[NR-eGR]  Metal4   (4V)          5382     28 
[NR-eGR]  Metal5   (5H)             5      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15538  16014 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7046um
[NR-eGR] Total length: 15538um, number of vias: 16014
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9371um, number of vias: 11847
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 1721.48 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3782 and nets=4673 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1716.477M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1724.51)
Total number of fetched objects 4099
End delay calculation. (MEM=1776.95 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1776.95 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:34 mem=1776.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.818  |  3.818  |  3.989  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -52     |     43 (43)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.498%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.56 sec
Total Real time: 4.0 sec
Total Memory Usage: 1749.367188 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:02.6/0:00:04.0 (0.6), totSession cpu/real = 0:02:34.0/0:03:47.6 (0.7), mem = 1749.4M
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:02:34.0/0:03:47.6 (0.7), mem = 1749.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1717.4M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1723.39)
Total number of fetched objects 4099
Total number of fetched objects 4099
End delay calculation. (MEM=1780.36 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1780.36 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:02:36 mem=1780.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.023  |
|           TNS (ns):| -0.832  | -0.832  |  0.000  |
|    Violating Paths:|   151   |   151   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.498%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.36 sec
Total Real time: 2.0 sec
Total Memory Usage: 1702.34375 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:36.3/0:03:49.9 (0.7), mem = 1702.3M
<CMD> report_ccopt_clock_trees -file clock_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1708.38)
Total number of fetched objects 4099
Total number of fetched objects 4099
End delay calculation. (MEM=1780.6 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1780.6 CPU=0:00:01.6 REAL=0:00:02.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.8 real=0:00:01.8)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
Updating latch analysis done.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> report_ccopt_skew_groups -file skew_groups.rpt
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_BC.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Setting Optimization Mode Option for DRV fixing
<CMD> setOptMode -fixFanoutLoad true
<CMD> setOptMode -addInstancePrefix postCTSdrv
Optimizing for DRV
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1424.0M, totSessionCpu=0:02:50 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTSdrv
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:02:49.6/0:05:00.4 (0.6), mem = 1738.8M
*** InitOpt #2 [begin] : totSession cpu/real = 0:02:49.6/0:05:00.4 (0.6), mem = 1738.8M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1432.3M, totSessionCpu=0:02:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1754.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1734.78)
Total number of fetched objects 4099
Total number of fetched objects 4099
End delay calculation. (MEM=1786.48 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1786.48 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:02:53 mem=1786.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.818  |  3.818  |  3.989  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     0      |     43 (43)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.498%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1429.7M, totSessionCpu=0:02:53 **
*** InitOpt #2 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:02:53.5/0:05:04.3 (0.6), mem = 1753.7M
OPTC: m1 20.0 20.0
*** Starting optimizing excluded clock nets MEM= 1753.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1753.7M) ***
*** Starting optimizing excluded clock nets MEM= 1753.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1753.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:02:53.8/0:05:04.6 (0.6), mem = 1753.7M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:55.4/0:05:06.1 (0.6), mem = 1881.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:02:55.4/0:05:06.1 (0.6), mem = 1881.6M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     7|    14|     0|     0|     3.82|     0.00|       0|       0|       0| 43.50%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.19|     0.00|      18|       0|       3| 43.55%| 0:00:00.0|  1975.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.19|     0.00|       0|       0|       0| 43.55%| 0:00:00.0|  1975.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1975.6M) ***

*** Starting refinePlace (0:02:56 mem=1972.6M) ***
Total net bbox length = 7.335e+03 (3.731e+03 3.604e+03) (ext = 3.521e+02)
Move report: Detail placement moves 19 insts, mean move: 3.31 um, max move: 8.82 um 
	Max move on inst (postCTSdrvFE_OFC20_FE_OFN8_rst_n_w): (425.40, 301.91) --> (430.80, 305.33)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1976.6MB
Summary Report:
Instances move: 19 (out of 3737 movable)
Instances flipped: 0
Mean displacement: 3.31 um
Max displacement: 8.82 um (Instance: postCTSdrvFE_OFC20_FE_OFN8_rst_n_w) (425.4, 301.91) -> (430.8, 305.33)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 7.371e+03 (3.753e+03 3.618e+03) (ext = 3.521e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1976.6MB
*** Finished refinePlace (0:02:57 mem=1976.6M) ***
*** maximum move = 8.82 um ***
*** Finished re-routing un-routed nets (1973.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1973.6M) ***
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:56.7/0:05:07.5 (0.6), mem = 1890.6M
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 145
[NR-eGR] Read 548 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 504
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.517510e+03um
[NR-eGR] Layer group 2: route 504 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.358595e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5247 
[NR-eGR]  Metal2   (2V)          3133   6158 
[NR-eGR]  Metal3   (3H)          7100   4646 
[NR-eGR]  Metal4   (4V)          5379     28 
[NR-eGR]  Metal5   (5H)             5      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15616  16079 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7371um
[NR-eGR] Total length: 15616um, number of vias: 16079
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9373um, number of vias: 11850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 1870.96 MB )
GigaOpt: Cleaning up extraction
Extraction called for design 'risc_v_Pad_Frame' of instances=3800 and nets=4691 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1865.965M)
GigaOpt: Cleaning up delay & timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1872)
Total number of fetched objects 4117
Total number of fetched objects 4117
End delay calculation. (MEM=1910.95 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1910.95 CPU=0:00:01.7 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
*** DrvOpt #6 [begin] : totSession cpu/real = 0:02:59.7/0:05:10.4 (0.6), mem = 1911.0M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.15|     0.00|       0|       0|       0| 43.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.15|     0.00|       0|       0|       0| 43.55%| 0:00:00.0|  1961.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1961.3M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:00.3/0:05:11.1 (0.6), mem = 1897.2M
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1897.2M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.146  |  3.818  |  3.146  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.554%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1555.0M, totSessionCpu=0:03:00 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1555.0M, totSessionCpu=0:03:00 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.146  |  3.818  |  3.146  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.554%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1555.1M, totSessionCpu=0:03:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:11.5/0:00:13.0 (0.9), totSession cpu/real = 0:03:01.2/0:05:13.4 (0.6), mem = 1897.6M
Timing design after DRV fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
*** timeDesign #5 [begin] : totSession cpu/real = 0:03:01.2/0:05:13.4 (0.6), mem = 1897.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1801.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.146  |  3.818  |  3.146  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.554%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.77 sec
Total Real time: 3.0 sec
Total Memory Usage: 1801.714844 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:00.8/0:00:02.2 (0.3), totSession cpu/real = 0:03:02.0/0:05:15.6 (0.6), mem = 1801.7M
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
*** timeDesign #6 [begin] : totSession cpu/real = 0:03:02.0/0:05:15.7 (0.6), mem = 1801.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1769.7M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1777.74)
Total number of fetched objects 4117
Total number of fetched objects 4117
End delay calculation. (MEM=1818.7 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1818.7 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:04 mem=1818.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.085  |
|           TNS (ns):| -0.832  | -0.832  |  0.000  |
|    Violating Paths:|   151   |   151   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.554%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.36 sec
Total Real time: 2.0 sec
Total Memory Usage: 1739.6875 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:03:04.3/0:05:18.0 (0.6), mem = 1739.7M
Setting Optimization Mode Option for Setup fixing
<CMD> setOptMode -addInstancePrefix postCTSsetup
Optimizing for Setup
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1392.3M, totSessionCpu=0:03:04 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -addInstancePrefix                       postCTSsetup
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:03:04.5/0:05:18.2 (0.6), mem = 1751.7M
*** InitOpt #3 [begin] : totSession cpu/real = 0:03:04.5/0:05:18.2 (0.6), mem = 1751.7M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1422.2M, totSessionCpu=0:03:06 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1764.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1978.91)
Total number of fetched objects 4117
Total number of fetched objects 4117
End delay calculation. (MEM=1972.91 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1972.91 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:09 mem=1972.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.146  |  3.818  |  3.146  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.554%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1545.2M, totSessionCpu=0:03:09 **
*** InitOpt #3 [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:03:09.2/0:05:22.9 (0.6), mem = 1894.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:03:09.4/0:05:23.1 (0.6), mem = 1894.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:09.5/0:05:23.2 (0.6), mem = 1894.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1894.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1894.2M) ***
*** Starting optimizing excluded clock nets MEM= 1894.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1894.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:03:09.6/0:05:23.2 (0.6), mem = 1894.2M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** DrvOpt #7 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:03:10.0/0:05:23.7 (0.6), mem = 1894.3M
End: GigaOpt high fanout net optimization

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:03:10.3/0:05:24.0 (0.6), mem = 1948.5M
*info: 4 io nets excluded
*info: 41 clock nets excluded
*info: 572 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.55%|   0:00:00.0| 1986.7M|AnalysisView_WC|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1986.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1986.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:03:11.9/0:05:25.6 (0.6), mem = 1915.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:03:12.3/0:05:26.0 (0.6), mem = 1969.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 43.55
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.55%|        -|   0.083|   0.000|   0:00:00.0| 1975.0M|
|   43.55%|        0|   0.083|   0.000|   0:00:00.0| 1976.0M|
|   43.55%|        0|   0.083|   0.000|   0:00:00.0| 1976.0M|
|   43.55%|        1|   0.083|   0.000|   0:00:00.0| 2006.6M|
|   43.55%|        1|   0.083|   0.000|   0:00:00.0| 2007.6M|
|   43.55%|        0|   0.083|   0.000|   0:00:00.0| 2007.6M|
|   43.55%|        0|   0.083|   0.000|   0:00:00.0| 2007.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 43.55
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:14 mem=2007.6M) ***
Total net bbox length = 7.374e+03 (3.757e+03 3.616e+03) (ext = 3.521e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2008.6MB
Summary Report:
Instances move: 0 (out of 3736 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.374e+03 (3.757e+03 3.616e+03) (ext = 3.521e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2008.6MB
*** Finished refinePlace (0:03:14 mem=2008.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2008.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2008.6M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:03:14.1/0:05:27.8 (0.6), mem = 2008.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1928.53M, totSessionCpu=0:03:14).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:14 mem=1928.5M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 94.2609340767303365
Move report: Detail placement moves 42 insts, mean move: 5.71 um, max move: 18.84 um 
	Max move on inst (FE_OFC0_rst_n_w): (370.40, 315.59) --> (382.40, 308.75)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1934.2MB
Summary Report:
Instances move: 42 (out of 3736 movable)
Instances flipped: 0
Mean displacement: 5.71 um
Max displacement: 18.84 um (Instance: FE_OFC0_rst_n_w) (370.4, 315.59) -> (382.4, 308.75)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1934.2MB
*** Finished refinePlace (0:03:15 mem=1934.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 145
[NR-eGR] Read 547 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 503
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.520930e+03um
[NR-eGR] Layer group 2: route 503 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.355517e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5245 
[NR-eGR]  Metal2   (2V)          3132   6151 
[NR-eGR]  Metal3   (3H)          7075   4645 
[NR-eGR]  Metal4   (4V)          5371     28 
[NR-eGR]  Metal5   (5H)             4      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15582  16069 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7330um
[NR-eGR] Total length: 15582um, number of vias: 16069
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9367um, number of vias: 11846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.77 sec, Curr Mem: 1909.79 MB )
Extraction called for design 'risc_v_Pad_Frame' of instances=3799 and nets=4690 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1904.793M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:03:15.8/0:05:29.5 (0.6), mem = 1923.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:15.9/0:05:29.6 (0.6), mem = 1923.9M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1921.87)
Total number of fetched objects 4116
End delay calculation. (MEM=1948.77 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1948.77 CPU=0:00:00.8 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:03:17.1/0:05:30.7 (0.6), mem = 1948.8M
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.18|     0.00|       0|       0|       0| 43.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.18|     0.00|       0|       0|       0| 43.55%| 0:00:00.0|  1999.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         41 | default  |
+---------------+------------+----------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1999.1M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:17.6/0:05:31.3 (0.6), mem = 1935.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:18 mem=1935.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 40.477%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1935.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1935.0MB
Summary Report:
Instances move: 0 (out of 3736 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1935.0MB
*** Finished refinePlace (0:03:18 mem=1935.0M) ***
Register exp ratio and priority group on 0 nets on 4116 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=3799 and nets=4690 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1903.184M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1909.21)
Total number of fetched objects 4116
End delay calculation. (MEM=1950.17 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1950.17 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:19 mem=1950.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1557.3M, totSessionCpu=0:03:19 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.817  |  3.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.547%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1558.0M, totSessionCpu=0:03:20 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:15.4/0:00:16.9 (0.9), totSession cpu/real = 0:03:20.0/0:05:35.1 (0.6), mem = 1920.6M
Timing design after Setup fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
*** timeDesign #7 [begin] : totSession cpu/real = 0:03:20.0/0:05:35.1 (0.6), mem = 1920.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1826.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.817  |  3.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.547%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.68 sec
Total Real time: 2.0 sec
Total Memory Usage: 1825.765625 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:00.7/0:00:02.2 (0.3), totSession cpu/real = 0:03:20.6/0:05:37.3 (0.6), mem = 1825.8M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
*** timeDesign #8 [begin] : totSession cpu/real = 0:03:20.6/0:05:37.3 (0.6), mem = 1825.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1793.8M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1801.79)
Total number of fetched objects 4116
Total number of fetched objects 4116
End delay calculation. (MEM=1858.75 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1858.75 CPU=0:00:01.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:23 mem=1858.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.085  |
|           TNS (ns):| -0.834  | -0.834  |  0.000  |
|    Violating Paths:|   150   |   150   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.547%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.35 sec
Total Real time: 3.0 sec
Total Memory Usage: 1778.742188 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:02.4/0:00:02.3 (1.0), totSession cpu/real = 0:03:23.0/0:05:39.7 (0.6), mem = 1778.7M
<CMD> setOptMode -addInstancePrefix postCTShold
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1396.3M, totSessionCpu=0:03:23 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTShold
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:03:23.2/0:05:39.9 (0.6), mem = 1790.8M
*** InitOpt #4 [begin] : totSession cpu/real = 0:03:23.2/0:05:39.9 (0.6), mem = 1790.8M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1425.9M, totSessionCpu=0:03:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1802.8M)
Compute RC Scale Done ...
*** InitOpt #4 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:25.8/0:05:42.5 (0.6), mem = 2021.0M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:27 mem=1909.0M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:27.0/0:05:43.7 (0.6), mem = 1909.0M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1908.96)
Total number of fetched objects 4116
Total number of fetched objects 4116
End delay calculation. (MEM=1960.66 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1960.66 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:29 mem=1960.7M)

Active hold views:
 AnalysisView_BC
  Dominating endpoints: 420
  Dominating TNS: -0.835

Done building cte hold timing graph (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:03:29 mem=1991.9M ***
Done building hold timer [2188 node(s), 2959 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:03:29 mem=1991.9M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1971.93)
Total number of fetched objects 4116
End delay calculation. (MEM=1960.66 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1960.66 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:31 mem=1960.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:03:31 mem=1960.7M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AnalysisView_WC

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.817  |  3.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.085  |
|           TNS (ns):| -0.834  | -0.834  |  0.000  |
|    Violating Paths:|   150   |   150   |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.547%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1571.3M, totSessionCpu=0:03:32 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:03:32.0/0:05:48.7 (0.6), mem = 1940.7M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:03:32.0/0:05:48.7 (0.6), mem = 1940.7M
*info: Run optDesign holdfix with 1 thread.
Info: 4 io nets excluded
Info: 4 nets with fixed/cover wires excluded.
Info: 41 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:32 mem=1998.0M density=43.547% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.014|    -0.84|     150|          0|       0(     0)|   43.55%|   0:00:00.0|  2024.0M|
|   1|  -0.014|    -0.84|     150|          0|       0(     0)|   43.55%|   0:00:00.0|  2024.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.014|    -0.84|     150|          0|       0(     0)|   43.55%|   0:00:00.0|  2024.0M|
|   1|   0.000|     0.00|       0|        124|       1(     1)|   43.99%|   0:00:01.0|  2061.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 124 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 1 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:03:34 mem=2071.2M density=43.990% ***

*info:
*info: Added a total of 124 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          124 cells of type 'CLKBUFX2' used
*info:
*info: Total 1 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (0:03:34 mem=2058.2M) ***
Total net bbox length = 8.471e+03 (4.447e+03 4.025e+03) (ext = 3.521e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2058.2MB
Summary Report:
Instances move: 0 (out of 3860 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.471e+03 (4.447e+03 4.025e+03) (ext = 3.521e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2058.2MB
*** Finished refinePlace (0:03:34 mem=2058.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2058.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2058.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:03:34 mem=2068.2M density=43.990%) ***
**INFO: total 613 insts, 566 nets marked don't touch
**INFO: total 613 insts, 566 nets marked don't touch DB property
**INFO: total 613 insts, 566 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:02.2/0:00:02.1 (1.0), totSession cpu/real = 0:03:34.1/0:05:50.8 (0.6), mem = 1975.1M
*** Steiner Routed Nets: 37.556%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02085
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10692 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 472
[NR-eGR] #PG Blockages       : 10692
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 145
[NR-eGR] Read 671 nets ( ignored 4 )
[NR-eGR] There are 36 clock nets ( 36 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 627
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.524350e+03um
[NR-eGR] Layer group 2: route 627 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.467693e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.54 sec, Curr Mem: 2013.24 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1517.2M, totSessionCpu=0:03:35 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1928.27)
Total number of fetched objects 4240
End delay calculation. (MEM=1968.49 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1968.49 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:36 mem=1968.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1905.48)
Total number of fetched objects 4240
End delay calculation. (MEM=1973.19 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1973.19 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:38 mem=1973.2M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.817  |  3.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.085  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.990%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1575.0M, totSessionCpu=0:03:38 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:15.2/0:00:16.6 (0.9), totSession cpu/real = 0:03:38.4/0:05:56.5 (0.6), mem = 1942.6M
Timing design after Hold fixes
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #9 [begin] : totSession cpu/real = 0:03:38.4/0:05:56.5 (0.6), mem = 1942.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1854.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.817  |  3.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.990%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.67 sec
Total Real time: 2.0 sec
Total Memory Usage: 1854.765625 Mbytes
*** timeDesign #9 [finish] : cpu/real = 0:00:00.7/0:00:02.2 (0.3), totSession cpu/real = 0:03:39.0/0:05:58.7 (0.6), mem = 1854.8M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #10 [begin] : totSession cpu/real = 0:03:39.1/0:05:58.7 (0.6), mem = 1854.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1820.8M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views:  AnalysisView_WC
  Hold  views: AnalysisView_BC 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1828.79)
Total number of fetched objects 4240
End delay calculation. (MEM=1885.75 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1885.75 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:40 mem=1885.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.085  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.990%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
Reported timing to dir ./timingReports
Total CPU time: 1.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 1806.742188 Mbytes
*** timeDesign #10 [finish] : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:03:40.7/0:06:00.3 (0.6), mem = 1806.7M
Routing the Design
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=11/28 20:20:45, mem=1420.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.52 (MB), peak = 1607.11 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          41.7
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -timingEngine                 {}
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1806.7M, init mem=1806.7M)
*info: Placed = 3899           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:43.99%(21183/48154)
Placement Density (including fixed std cells):43.99%(21183/48154)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1806.7M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1806.7M) ***
% Begin globalDetailRoute (date=11/28 20:20:46, mem=1420.7M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 28 20:20:46 2023
#
#Generating timing data, please wait...
#4240 total nets, 667 already routed, 667 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.57 (MB), peak = 1607.11 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#OPT Pruned View (First enabled view): AnalysisView_WC
#Default setup view is reset to AnalysisView_WC.
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1476.33 (MB), peak = 1607.11 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.37 (MB), peak = 1607.11 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1483.88 (MB), peak = 1607.11 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1483.88 (MB), peak = 1607.11 (MB)
#Current view: AnalysisView_WC AnalysisView_BC 
#Current enabled view: AnalysisView_WC 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1483.89 (MB), peak = 1607.11 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4814)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Start routing data preparation on Tue Nov 28 20:20:49 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4812 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.80 (MB), peak = 1607.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1496.85 (MB), peak = 1607.11 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.89 (MB), peak = 1607.11 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 4147 (skipped).
#Total number of routable nets = 667.
#Total number of nets in the design = 4814.
#663 routable nets do not have any wires.
#4 routable nets have routed wires.
#663 nets will be global routed.
#36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Finished routing data preparation on Tue Nov 28 20:20:52 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.36 (MB)
#Total memory = 1498.25 (MB)
#Peak memory = 1607.11 (MB)
#
#
#Start global routing on Tue Nov 28 20:20:52 2023
#
#
#Start global routing initialization on Tue Nov 28 20:20:52 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Nov 28 20:20:52 2023
#
#Start routing resource analysis on Tue Nov 28 20:20:52 2023
#
#Routing resource analysis is done on Tue Nov 28 20:20:52 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        3896         315       78961     5.28%
#  Metal2         V        3884         116       78961     1.97%
#  Metal3         H        4174          37       78961     0.50%
#  Metal4         V        3779         221       78961     4.26%
#  Metal5         H        4200          11       78961     0.08%
#  Metal6         V        3991           9       78961     0.00%
#  Metal7         H        4200          11       78961     0.08%
#  Metal8         V        3988          12       78961     0.00%
#  Metal9         H        4211           0       78961     0.00%
#  Metal10        V        1599           0       78961     0.00%
#  Metal11        H        1683           1       78961     0.01%
#  --------------------------------------------------------------
#  Total                  39608       1.62%      868571     1.11%
#
#  41 nets (0.85%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Nov 28 20:20:52 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.93 (MB), peak = 1607.11 (MB)
#
#
#Global routing initialization is done on Tue Nov 28 20:20:52 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.97 (MB), peak = 1607.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1533.51 (MB), peak = 1607.11 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.52 (MB), peak = 1607.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.52 (MB), peak = 1607.11 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.53 (MB), peak = 1607.11 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.53 (MB), peak = 1607.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4147 (skipped).
#Total number of routable nets = 667.
#Total number of nets in the design = 4814.
#
#667 routable nets have routed wires.
#36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 36             627  
#------------------------------------------------
#        Total                 36             627  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40             627  
#------------------------------------------------
#        Total                 40             627  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.26 |              0.26 |   396.72   314.63   424.07   342.00 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     0.26 | (Metal1)     0.26 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 15967 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2731 um.
#Total wire length on LAYER Metal3 = 11106 um.
#Total wire length on LAYER Metal4 = 2130 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10191
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 10190 (100.0%)
#Up-Via Summary (total 10191):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5456 (100.0%)         0 (  0.0%)       5456
# Metal2          3952 (100.0%)         0 (  0.0%)       3952
# Metal3           782 ( 99.9%)         1 (  0.1%)        783
#-----------------------------------------------------------
#                10190 (100.0%)         1 (  0.0%)      10191 
#
#Total number of involved regular nets 123
#Maximum src to sink distance  138.4
#Average of max src_to_sink distance  21.1
#Average of ave src_to_sink distance  16.0
#Total number of involved priority nets 36
#Maximum src to sink distance for priority net 103.2
#Average of max src_to_sink distance for priority net 60.2
#Average of ave src_to_sink distance for priority net 32.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 27.73 (MB)
#Total memory = 1525.98 (MB)
#Peak memory = 1607.11 (MB)
#
#Finished global routing on Tue Nov 28 20:20:54 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.68 (MB), peak = 1607.11 (MB)
#Start Track Assignment.
#Done with 3140 horizontal wires in 9 hboxes and 1338 vertical wires in 9 hboxes.
#Done with 253 horizontal wires in 9 hboxes and 184 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2      2732.86 	  0.04%  	  0.00% 	  0.00%
# Metal3     10839.41 	  0.04%  	  0.00% 	  0.01%
# Metal4      1651.69 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       15223.96  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 15907 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2719 um.
#Total wire length on LAYER Metal3 = 11102 um.
#Total wire length on LAYER Metal4 = 2086 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10191
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 10190 (100.0%)
#Up-Via Summary (total 10191):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5456 (100.0%)         0 (  0.0%)       5456
# Metal2          3952 (100.0%)         0 (  0.0%)       3952
# Metal3           782 ( 99.9%)         1 (  0.1%)        783
#-----------------------------------------------------------
#                10190 (100.0%)         1 (  0.0%)      10191 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.95 (MB), peak = 1607.11 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.30 (MB), peak = 1607.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.24 (MB)
#Total memory = 1527.96 (MB)
#Peak memory = 1607.11 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 234 horizontal wires in 9 hboxes and 189 vertical wires in 9 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#11x11 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 12 hboxes with single thread on machine with  Xeon 2.30GHz 46080KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 667 nets were built. 9 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:03 .
#   Increased memory =    32.27 (MB), total memory =  1562.66 (MB), peak memory =  1607.11 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.12 (MB), peak = 1607.11 (MB)
#RC Statistics: 7030 Res, 4844 Ground Cap, 22 XCap (Edge to Edge)
#RC V/H edge ratio: 0.55, Avg V/H Edge Length: 2591.00 (5414), Avg L-Edge Length: 9087.88 (1246)
#Register nets and terms for rcdb /tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_8Aqvto.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 10340 nodes, 9673 edges, and 46 xcaps
#9 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_8Aqvto.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1968.949M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_8Aqvto.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell risc_v_Pad_Frame has rcdb /tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_8Aqvto.rcdb.d specified
Cell risc_v_Pad_Frame, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 1937.949M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 19.84 (MB)
#Total memory = 1534.79 (MB)
#Peak memory = 1607.11 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.52 (MB), peak = 1607.11 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.61 (MB), peak = 1607.11 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.27 (MB), peak = 1607.11 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 8.920053 (late)
*** writeDesignTiming (0:00:00.3) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.59 (MB), peak = 1607.11 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 667
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:04:00, real=0:06:21, peak res=1607.1M, current mem=1509.1M)
risc_v_Pad_Frame
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1519.8M, current mem=1519.8M)
Current (total cpu=0:04:00, real=0:06:22, peak res=1607.1M, current mem=1519.8M)
Current (total cpu=0:04:00, real=0:06:22, peak res=1607.1M, current mem=1519.8M)
risc_v_Pad_Frame
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1520.1M, current mem=1520.1M)
Current (total cpu=0:04:01, real=0:06:22, peak res=1607.1M, current mem=1520.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.22 (MB), peak = 1607.11 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 667
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 69 horizontal wires in 9 hboxes and 30 vertical wires in 9 hboxes.
#Done with 18 horizontal wires in 9 hboxes and 10 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2      2737.99 	  0.02%  	  0.00% 	  0.00%
# Metal3     10834.58 	  0.04%  	  0.00% 	  0.01%
# Metal4      1652.45 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       15225.02  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 15914 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2727 um.
#Total wire length on LAYER Metal3 = 11100 um.
#Total wire length on LAYER Metal4 = 2086 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10191
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 10190 (100.0%)
#Up-Via Summary (total 10191):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5456 (100.0%)         0 (  0.0%)       5456
# Metal2          3952 (100.0%)         0 (  0.0%)       3952
# Metal3           782 ( 99.9%)         1 (  0.1%)        783
#-----------------------------------------------------------
#                10190 (100.0%)         1 (  0.0%)      10191 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.25 (MB), peak = 1607.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 35.43 (MB)
#Total memory = 1519.86 (MB)
#Peak memory = 1607.11 (MB)
#Start reading timing information from file .timing_file_11249.tif.gz ...
#Read in timing information for 4 ports, 3923 instances from timing file .timing_file_11249.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1541.38 (MB)
#    completing 20% with 1 violations
#    elapsed time = 00:00:05, memory = 1564.82 (MB)
#    completing 30% with 1 violations
#    elapsed time = 00:00:05, memory = 1564.91 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:09, memory = 1572.96 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:09, memory = 1573.15 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:09, memory = 1573.16 (MB)
#    completing 70% with 2 violations
#    elapsed time = 00:00:14, memory = 1571.84 (MB)
#    completing 80% with 2 violations
#    elapsed time = 00:00:14, memory = 1571.85 (MB)
#    completing 90% with 1 violations
#    elapsed time = 00:00:18, memory = 1571.41 (MB)
#    completing 100% with 1 violations
#    elapsed time = 00:00:18, memory = 1571.41 (MB)
#   number of violations = 1
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	Metal1        1        1
#	Totals        1        1
#1583 out of 3923 instances (40.4%) need to be verified(marked ipoed), dirty area = 1.4%.
#   number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1519.71 (MB), peak = 1607.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 19103 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 40 um.
#Total wire length on LAYER Metal2 = 4337 um.
#Total wire length on LAYER Metal3 = 11923 um.
#Total wire length on LAYER Metal4 = 2803 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 11820
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 11819 (100.0%)
#Up-Via Summary (total 11820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5495 (100.0%)         0 (  0.0%)       5495
# Metal2          4716 (100.0%)         0 (  0.0%)       4716
# Metal3          1608 ( 99.9%)         1 (  0.1%)       1609
#-----------------------------------------------------------
#                11819 (100.0%)         1 (  0.0%)      11820 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -0.14 (MB)
#Total memory = 1519.71 (MB)
#Peak memory = 1607.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.82 (MB), peak = 1607.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 19103 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 40 um.
#Total wire length on LAYER Metal2 = 4337 um.
#Total wire length on LAYER Metal3 = 11923 um.
#Total wire length on LAYER Metal4 = 2803 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 11820
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 11819 (100.0%)
#Up-Via Summary (total 11820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5495 (100.0%)         0 (  0.0%)       5495
# Metal2          4716 (100.0%)         0 (  0.0%)       4716
# Metal3          1608 ( 99.9%)         1 (  0.1%)       1609
#-----------------------------------------------------------
#                11819 (100.0%)         1 (  0.0%)      11820 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 41
#Total wire length = 19103 um.
#Total half perimeter of net bounding box = 9003 um.
#Total wire length on LAYER Metal1 = 40 um.
#Total wire length on LAYER Metal2 = 4337 um.
#Total wire length on LAYER Metal3 = 11923 um.
#Total wire length on LAYER Metal4 = 2803 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 11820
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 11819 (100.0%)
#Up-Via Summary (total 11820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5495 (100.0%)         0 (  0.0%)       5495
# Metal2          4716 (100.0%)         0 (  0.0%)       4716
# Metal3          1608 ( 99.9%)         1 (  0.1%)       1609
#-----------------------------------------------------------
#                11819 (100.0%)         1 (  0.0%)      11820 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -0.02 (MB)
#Total memory = 1519.84 (MB)
#Peak memory = 1607.11 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:42
#Increased memory = 81.73 (MB)
#Total memory = 1502.38 (MB)
#Peak memory = 1607.11 (MB)
#Number of warnings = 23
#Total number of warnings = 63
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 28 20:21:27 2023
#
% End globalDetailRoute (date=11/28 20:21:27, total cpu=0:00:41.3, real=0:00:41.0, peak res=1573.0M, current mem=1502.3M)
#***Restoring views
#Default setup view is reset to AnalysisView_WC.
#Default setup view is reset to AnalysisView_WC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1482.77 (MB), peak = 1607.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=11/28 20:21:28, total cpu=0:00:41.7, real=0:00:43.0, peak res=1573.0M, current mem=1482.8M)
Timing the design after Route
<CMD> timeDesign -postRoute -prefix postRoute_setup
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #11 [begin] : totSession cpu/real = 0:04:22.5/0:06:42.6 (0.7), mem = 1895.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4814)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Nov 28 20:21:28 2023
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1484.84 (MB), peak = 1607.11 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1487.23 (MB), peak = 1607.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1487.23 (MB)
#Peak memory = 1607.11 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#11x11 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 12 hboxes with single thread on machine with  Xeon 2.30GHz 46080KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 667 nets were built. 9 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:03 .
#   Increased memory =    26.18 (MB), total memory =  1513.42 (MB), peak memory =  1607.11 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_3WQOmA.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.89 (MB), peak = 1607.11 (MB)
#RC Statistics: 9918 Res, 5090 Ground Cap, 736 XCap (Edge to Edge)
#RC V/H edge ratio: 0.59, Avg V/H Edge Length: 2491.80 (6697), Avg L-Edge Length: 6288.31 (1881)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_3WQOmA.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 10586 nodes, 9919 edges, and 1474 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.78 (MB), peak = 1607.11 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_3WQOmA.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1921.023M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_3WQOmA.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell risc_v_Pad_Frame has rcdb /tmp/innovus_temp_11249_iteso-server_iteso-s018_Kg8XXA/nr11249_3WQOmA.rcdb.d specified
Cell risc_v_Pad_Frame, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 1913.762M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 5.03 (MB)
#Total memory = 1489.86 (MB)
#Peak memory = 1607.11 (MB)
#
#9 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(65006274)
#Calculate SNet Signature in MT (87190541)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 46080KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1485.16 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1485.15 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1485.15 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1485.14 (MB), peak memory =  1607.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1485.15 (MB), peak memory =  1607.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.05 (MB), total memory =  1485.14 (MB), peak memory =  1607.11 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1912.32 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1912.32)
Reading RCDB with compressed RC data.
Total number of fetched objects 4240
AAE_INFO-618: Total number of nets in the design is 4814,  88.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1966.88 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1930.26 CPU=0:00:01.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1930.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1930.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1891.47)
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4240. 
Total number of fetched objects 4240
AAE_INFO-618: Total number of nets in the design is 4814,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1936.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1936.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:04:30 mem=1936.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.117  |  3.807  |  3.117  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     36 (36)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.990%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.04 sec
Total Real time: 10.0 sec
Total Memory Usage: 1908.75 Mbytes
Reset AAE Options
*** timeDesign #11 [finish] : cpu/real = 0:00:08.0/0:00:10.1 (0.8), totSession cpu/real = 0:04:30.5/0:06:52.7 (0.7), mem = 1908.8M
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
*** timeDesign #12 [begin] : totSession cpu/real = 0:04:30.5/0:06:52.8 (0.7), mem = 1908.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(65006274)
#Calculate SNet Signature in MT (87190541)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 46080KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  1525.92 (MB), peak memory =  1607.11 (MB)
The design is extracted. Skipping TQuantus.
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views:  AnalysisView_WC
  Hold  views: AnalysisView_BC 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1874.04)
Reading RCDB with compressed RC data.
Total number of fetched objects 4240
AAE_INFO-618: Total number of nets in the design is 4814,  88.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1922.79 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1922.79 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1922.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1922.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1887)
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4240. 
Total number of fetched objects 4240
AAE_INFO-618: Total number of nets in the design is 4814,  7.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1931.69 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1931.69 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:04:32 mem=1931.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.091  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   670   |   385   |   286   |
+--------------------+---------+---------+---------+

Density: 43.990%
------------------------------------------------------------------
*** Enable all active views. ***
Reported timing to dir ./timingReports
Total CPU time: 2.11 sec
Total Real time: 2.0 sec
Total Memory Usage: 1854.679688 Mbytes
Reset AAE Options
*** timeDesign #12 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:04:32.6/0:06:54.9 (0.7), mem = 1854.7M
<CMD> selectInst NW
<CMD> zoomBox -30.09350 18.85950 815.23400 766.85950
<CMD> zoomBox 26.99050 61.50850 745.51900 697.30850
<CMD> zoomBox 75.37250 95.80800 686.12200 636.23850
<CMD> zoomBox 116.49700 124.96300 635.63450 584.32900
<CMD> zoomBox 151.45300 149.74400 592.72000 540.20550
<CMD> zoomBox 181.16550 170.80850 556.24250 502.70050
<CMD> zoomBox 120.11300 159.93350 561.38000 550.39500
<CMD> zoomBox 48.28650 147.13950 567.42450 606.50600
<CMD> zoomBox 101.77850 171.82000 543.04600 562.28200
<CMD> zoomBox 146.73300 193.22700 521.81050 525.11950
<CMD> zoomBox 184.94450 211.42300 503.76000 493.53150
<CMD> zoomBox 244.91650 240.37900 475.26150 444.20300
<CMD> zoomBox 296.26800 261.21750 462.69250 408.48050
<CMD> zoomBox 273.05350 251.30100 468.84750 424.55200
<CMD> zoomBox 245.74250 239.63450 476.08850 443.45950
<CMD> zoomBox 213.61200 225.90950 484.60750 465.70350
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 1858.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 1 Viols.

 Violation Summary By Layer and Type:

	         EOLSpc   Totals
	Metal1        1        1
	Totals        1        1

 *** End Verify DRC (CPU: 0:00:16.3  ELAPSED TIME: 16.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 20:24:26 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    4 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    4 total info(s) created.
End Summary

End Time: Tue Nov 28 20:24:26 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 20:24:56 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
Found missing via(s) on net VDD.
*** Checking Net VSS
Found missing via(s) on net VSS.
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
    8 Problem(s) Found between Layers: Metal2 and Metal3.
    8 total info(s) created.
End Summary

End Time: Tue Nov 28 20:24:56 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 8 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox -89.17 -89.285 889.285 889.375
<CMD> zoomBox -89.17 -89.285 889.285 889.375
<CMD> zoomBox -89.17 -89.285 889.285 889.375
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox -61.5125 -61.5125 861.5125 861.5975
<CMD> zoomBox -61.5125 -61.5125 861.5125 861.5975
<CMD> zoomBox -61.5125 -61.5125 861.5125 861.5975
<CMD> zoomBox 246.645 491.16 251.675 497.86
<CMD> zoomBox 246.645 491.16 251.675 497.86
<CMD> zoomBox 246.645 491.16 251.675 497.86
<CMD> zoomBox 244.07600 489.69600 254.55650 498.97000
<CMD> zoomBox 242.27950 487.67050 256.78550 500.50650
<CMD> zoomBox 239.79300 484.88100 259.87050 502.64700
<CMD> zoomBox 238.21100 483.10700 261.83200 504.00850
<CMD> zoomBox 236.35050 481.02000 264.14000 505.61000
<CMD> zoomBox 227.62950 473.82150 272.88050 513.86250
<CMD> zoomBox 219.01800 466.73850 281.64950 522.15900
<CMD> zoomBox 213.54200 462.23450 287.22600 527.43500
<CMD> zoomBox 207.09900 456.93550 293.78650 533.64200
<CMD> setLayerPreference Poly -isVisible 0
<CMD> setLayerPreference Poly -isVisible 1
<CMD> setLayerPreference Via5 -isVisible 0
<CMD> setLayerPreference Via5 -isVisible 1
<CMD> setLayerPreference Metal6 -isVisible 0
<CMD> setLayerPreference Metal6 -isVisible 1
<CMD> setLayerPreference Metal9 -isVisible 0
<CMD> setLayerPreference Metal9 -isVisible 1
<CMD> setLayerPreference Via8 -isVisible 0
<CMD> setLayerPreference Via8 -isVisible 1
<CMD> deselectAll
<CMD> selectWire 246.6400 312.8350 250.0000 547.1450 2 VDD
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> deselectAll
<CMD> selectWire 246.6400 312.8350 250.0000 547.1450 2 VDD
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> zoomBox 212.44850 462.31850 286.13250 527.51900
<CMD> zoomBox 216.99550 466.89400 279.62700 522.31450
<CMD> zoomBox 221.32200 470.80750 274.55900 517.91500
<CMD> zoomBox 224.99950 474.13400 270.25100 514.17550
<CMD> zoomBox 228.12550 476.96150 266.58950 510.99700
<CMD> zoomBox 230.78250 479.36500 263.47700 508.29500
<CMD> zoomBox 221.40900 474.12650 266.66100 514.16850
<CMD> zoomBox 208.43500 466.88650 271.06800 522.30800
<CMD> zoomBox 190.47800 456.86500 277.16750 533.57350
<CMD> zoomBox 165.62450 442.99500 285.61000 549.16600
<CMD> zoomBox 149.81950 434.17500 290.97900 559.08200
<CMD> zoomBox 131.22500 423.79850 297.29500 570.74800
<CMD> zoomBox 109.34900 411.59050 304.72600 584.47250
<CMD> zoomBox 78.08200 402.44650 307.93750 605.83750
<CMD> zoomBox 41.29700 391.68900 311.71550 630.97250
<CMD> zoomBox -2.04050 379.03350 316.09850 660.54350
<CMD> zoomBox -53.02650 364.14450 321.25500 695.33300
<CMD> zoomBox -113.01000 346.62800 327.32150 736.26150
<CMD> deselectAll
<CMD> selectInst pad_vdd_dummy3
<CMD> deselectAll
<CMD> selectInst pad_vdd_i1
<CMD> deselectAll
<CMD> selectInst pad_vdd_dummy2
<CMD> zoomBox -221.53000 287.99200 387.92650 827.27800
<CMD> zoomBox -372.33550 205.32150 471.20250 951.73800
<CMD> deselectAll
<CMD> selectInst pad_vdd_dummy
<CMD> deselectAll
<CMD> zoomBox -278.21550 209.41350 438.79250 843.86800
<CMD> zoomBox -198.21300 212.89150 411.24400 752.17800
<CMD> zoomBox -130.21100 215.84800 387.82750 674.24150
<CMD> zoomBox -71.70550 255.45500 368.62700 645.08950
<CMD> zoomBox -21.97600 289.12050 352.30700 620.31000
<CMD> zoomBox 19.78600 317.80900 337.92650 599.32000
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> zoomBox 51.76450 342.07050 322.18400 581.35500
<CMD> zoomBox 107.53150 381.58900 302.91000 554.47250
<CMD> zoomBox 147.86150 410.06500 289.02250 534.97350
<CMD> zoomBox 163.14600 421.62450 283.13350 527.79700
<CMD> zoomBox 178.23350 431.75250 280.22300 521.99950
<CMD> zoomBox 198.99300 447.82550 272.68050 513.02900
<CMD> zoomBox 208.40150 454.53150 271.03600 509.95450
<CMD> zoomBox 216.39900 460.23200 269.63850 507.34150
<CMD> zoomBox 222.74250 465.12900 267.99600 505.17200
<CMD> zoomBox 231.92100 473.25100 264.61700 502.18250
<CMD> zoomBox 235.48650 476.42950 263.27850 501.02150
<CMD> zoomBox 239.69650 481.76700 259.77650 499.53500
<CMD> uiSetTool addVia
<CMD> report_via -name_only -special
<CMD> setEditMode -via_cut_layer Via1
<CMD> setEditMode -cut_class {}
<CMD> setEditMode -via_cell_name 0x0
<CMD> setEditMode -via_create_by viacell
<CMD> uiSetTool select
<CMD> uiSetTool addWire
<CMD> setEditMode -type regular
<CMD> uiSetTool select
<CMD> selectWire 248.3200 492.8350 282.5000 496.1850 3 VDD
<CMD> uiSetTool addWire
<CMD> setEditMode -type special
<CMD> setEditMode -status ROUTED -nets VDD -layer_horizontal Metal3 -width_horizontal 3.350 -width_vertical 3.350 -shape IOWIRE
<CMD> zoomBox 241.02150 483.84350 258.08950 498.94650
<CMD> zoomBox 241.95200 485.75450 256.46000 498.59200
<CMD> zoomBox 242.74300 487.37900 255.07500 498.29100
<CMD> zoomBox 243.41500 488.75950 253.89750 498.03500
<CMD> setEditMode -spacing_horizontal 0.070
<CMD> setEditMode -spacing_vertical 0.070
<CMD> setEditMode -spacing 0.060
<CMD> editAddRoute 248.5 496.327
<CMD> editAddRoute 249.639 494.699
<CMD> editAddRoute 246.792 494.998
<CMD> editAddRoute 250.087 494.672
<CMD> editAddRoute 249.246 494.631
<CMD> editAddRoute 247.483 494.672
<CMD> editAddRoute 249.585 494.659
<CMD> editAddRoute 247.09 494.93
<CMD> editCommitRoute 247.09 494.93
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 20:33:02 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    4 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    4 total info(s) created.
End Summary

End Time: Tue Nov 28 20:33:02 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 242.18700 487.57000 254.51950 498.48250
<CMD> zoomBox 239.04300 484.52450 256.11250 499.62850
<CMD> zoomBox 237.04400 482.58750 257.12550 500.35700
<CMD> zoomBox 234.69200 480.30900 258.31750 501.21450
<CMD> zoomBox 236.89250 480.59300 256.97450 498.36300
<CMD> zoomBox 240.35250 481.03950 254.86200 493.87850
<CMD> zoomBox 241.69250 481.34900 254.02600 492.26250
<CMD> zoomBox 242.83150 481.61200 253.31500 490.88850
<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> editAddRoute 249.341 485.613
<CMD> editAddRoute 247.022 485.68
<CMD> editCommitRoute 247.022 485.68
<CMD> zoomBox 241.81650 480.91300 254.15000 491.82650
<CMD> zoomBox 240.62250 480.09050 255.13250 492.93000
<CMD> zoomBox 239.21800 479.12350 256.28850 494.22850
<CMD> zoomBox 235.62150 476.64700 259.24850 497.55350
<CMD> zoomBox 230.64400 473.21900 263.34550 502.15550
<CMD> zoomBox 223.75450 468.47450 269.01650 508.52500
<CMD> zoomBox 219.37350 465.45750 272.62250 512.57550
<CMD> zoomBox 214.21900 461.90800 276.86500 517.34100
<CMD> zoomBox 208.15500 457.73150 281.85650 522.94750
<CMD> zoomBox 201.02100 452.81850 287.72850 529.54300
<CMD> zoomBox 192.62800 447.03850 294.63700 537.30250
<CMD> zoomBox 182.75400 440.23850 302.76450 546.43150
<CMD> zoomBox 192.62800 447.03850 294.63700 537.30250
<CMD> zoomBox 208.15500 457.76750 281.85650 522.98350
<CMD> zoomBox 219.37350 465.52000 272.62300 512.63850
<CMD> zoomBox 223.75450 468.54750 269.01700 508.59850
<CMD> zoomBox 230.64400 473.30850 263.34600 502.24550
<CMD> zoomBox 235.62150 476.74850 259.24900 497.65550
<CMD> zoomBox 239.23450 479.21650 256.30550 494.32200
<CMD> zoomBox 234.30600 476.58700 257.93400 497.49450
<CMD> zoomBox 231.17200 474.90400 258.96950 499.50100
<CMD> zoomBox 227.49700 472.89850 260.20050 501.83650
<CMD> zoomBox 218.20250 467.53650 263.46650 507.58900
<CMD> zoomBox 205.36050 460.11400 268.01000 515.55050
<CMD> zoomBox 187.58550 449.84100 274.29800 526.57000
<CMD> zoomBox 162.98350 435.62300 283.00100 541.82200
<CMD> zoomBox 128.93250 415.94350 295.04700 562.93250
<CMD> zoomBox 107.27800 403.42850 302.70750 576.35700
<CMD> zoomBox 148.74100 406.65550 289.93900 531.59650
<CMD> zoomBox 178.29250 409.54450 280.30800 499.81450
<CMD> zoomBox 189.67500 410.67300 276.38850 487.40250
<CMD> zoomBox 207.54300 412.44700 270.19400 467.88450
<CMD> zoomBox 214.36300 413.14000 267.61650 460.26200
<CMD> zoomBox 224.82000 414.17200 263.29600 448.21800
<CMD> zoomBox 232.37500 414.90400 260.17400 439.50250
<CMD> zoomBox 237.67200 415.48150 257.75700 433.25400
<CMD> zoomBox 239.65950 415.78100 256.73200 430.88800
<CMD> zoomBox 242.73050 416.28600 255.06600 427.20100
<CMD> editAddRoute 249.944 425.685
<CMD> editAddRoute 246.8 425.877
<CMD> editCommitRoute 246.8 425.877
<CMD> zoomBox 241.32550 415.44700 255.83750 428.28800
<CMD> zoomBox 239.67250 414.45950 256.74550 429.56700
<CMD> zoomBox 237.72750 413.29800 257.81350 431.07150
<CMD> zoomBox 235.27400 412.22500 258.90500 433.13500
<CMD> zoomBox 232.38250 410.97900 260.18350 435.57900
<CMD> zoomBox 224.97800 407.78750 263.45750 441.83650
<CMD> zoomBox 220.26950 405.75800 265.53950 445.81600
<CMD> zoomBox 208.21300 400.56200 270.87050 456.00550
<CMD> zoomBox 191.52550 393.37000 278.24950 470.10900
<CMD> zoomBox 168.42850 383.41550 288.46250 489.62950
<CMD> zoomBox 136.46050 369.63850 302.59750 516.64700
<CMD> zoomBox 92.21400 350.56950 322.16150 554.04200
<CMD> zoomBox 24.62700 321.72450 342.89400 603.34750
<CMD> zoomBox -69.62400 282.66400 370.88450 672.45400
<CMD> zoomBox -199.19950 228.38250 410.50100 767.88450
<CMD> zoomBox -377.93650 152.94950 465.94000 899.66550
<CMD> zoomBox -281.97750 174.72850 435.31800 809.43750
<CMD> zoomBox -200.41200 193.37950 409.28950 732.88250
<CMD> zoomBox -72.15000 223.58450 368.35950 613.37550
<CMD> zoomBox -22.05850 235.38050 352.37450 566.70300
<CMD> zoomBox 56.84450 253.25800 327.37250 492.63850
<CMD> zoomBox 112.41100 267.43650 307.86800 440.38950
<CMD> zoomBox 152.40650 277.68100 293.62400 402.63950
<CMD> zoomBox 181.30250 285.08250 283.33250 375.36500
<CMD> zoomBox 201.76350 291.13050 275.48050 356.36000
<CMD> zoomBox 215.31300 296.66100 268.57350 343.78950
<CMD> zoomBox 220.60400 298.82100 265.87600 338.88050
<CMD> zoomBox 224.25850 301.62350 262.73950 335.67400
<CMD> zoomBox 231.05500 304.78700 258.85750 329.38850
<CMD> zoomBox 235.94450 306.59350 256.03250 324.36850
<CMD> zoomBox 237.85450 307.29500 254.92950 322.40400
<CMD> zoomBox 239.47800 307.89100 253.99200 320.73400
<CMD> zoomBox 240.82700 308.46850 253.16400 319.38500
<CMD> editAddRoute 249.892 314.757
<CMD> editAddRoute 246.812 314.885
<CMD> editCommitRoute 246.812 314.885
<CMD> zoomBox 239.20750 307.97250 253.72150 320.81550
<CMD> zoomBox 237.30200 307.38950 254.37750 322.49900
<CMD> zoomBox 232.42350 305.89650 256.05750 326.80950
<CMD> zoomBox 225.67100 303.82950 258.38300 332.77500
<CMD> zoomBox 216.29250 300.96850 261.56850 341.03150
<CMD> zoomBox 203.53700 296.76100 266.20300 352.21200
<CMD> zoomBox 185.88150 290.93800 272.61700 367.68700
<CMD> zoomBox 161.44550 282.87850 281.49500 389.10600
<CMD> zoomBox 127.62400 271.72400 293.78300 418.75200
<CMD> zoomBox 80.81250 256.28500 310.79000 459.78400
<CMD> zoomBox 16.13550 234.91600 334.44400 516.57600
<CMD> zoomBox -73.38350 205.34000 367.18300 595.18150
<CMD> zoomBox -231.87100 186.51450 377.90950 726.08750
<CMD> fit
<CMD> zoomBox 28.01950 33.54900 746.62900 669.42100
<CMD> zoomBox 72.50250 62.55350 683.32100 603.04500
<CMD> zoomBox 110.31300 87.20750 629.50900 546.62550
<CMD> zoomBox 142.45200 108.16350 583.76850 498.66850
<CMD> zoomBox 169.77000 125.97550 544.88950 457.90550
<CMD> zoomBox 192.99000 141.11600 511.84200 423.25650
<CMD> zoomBox 210.50000 156.27500 481.52400 396.09450
<CMD> zoomBox 225.12050 169.37050 455.49100 373.21700
<CMD> zoomBox 249.60000 188.06100 416.04250 335.34000
<CMD> zoomBox 268.12250 201.44500 388.37750 307.85450
<CMD> zoomBox 281.50500 211.11500 368.38950 287.99600
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 20:35:30 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    4 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    4 total info(s) created.
End Summary

End Time: Tue Nov 28 20:35:30 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 20:35:42 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Found missing via(s) on net VSS.
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
    4 Problem(s) Found between Layers: Metal2 and Metal3.
    4 total info(s) created.
End Summary

End Time: Tue Nov 28 20:35:43 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 290.48800 222.09400 353.26200 277.64050
<CMD> zoomBox 293.99600 226.38200 347.35400 273.59650
<CMD> uiSetTool select
<CMD> selectWire 312.8450 248.3200 316.1950 267.4700 2 VSS
<CMD> uiSetTool addWire
<CMD> setEditMode -status ROUTED -nets VSS -layer_vertical Metal2 -width_horizontal 3.350 -width_vertical 3.350 -shape IOWIRE
<CMD> zoomBox 297.13300 229.93300 342.48750 270.06550
<CMD> zoomBox 299.79950 232.95150 338.35100 267.06450
<CMD> zoomBox 302.06600 235.51750 334.83500 264.51350
<CMD> zoomBox 305.60650 239.48900 329.28250 260.43900
<CMD> zoomBox 308.19900 242.03900 325.30500 257.17550
<CMD> zoomBox 309.19500 242.92550 323.73500 255.79150
<CMD> zoomBox 310.04150 243.67900 322.40050 254.61500
<CMD> editAddRoute 314.742 249.946
<CMD> editAddRoute 314.998 246.861
<CMD> editCommitRoute 314.998 246.861
<CMD> zoomBox 304.37500 241.63900 324.50000 259.44700
<CMD> zoomBox 298.73450 239.60900 326.58950 264.25700
<CMD> zoomBox 290.92800 236.79950 329.48200 270.91450
<CMD> zoomBox 280.12400 232.91100 333.48550 280.12850
<CMD> zoomBox 276.30600 226.73300 350.16250 292.08600
<CMD> zoomBox 271.09500 218.14600 373.31850 308.60000
<CMD> zoomBox 267.78100 212.68500 388.04400 319.10150
<CMD> zoomBox 263.88200 206.26050 405.36800 331.45650
<CMD> zoomBox 296.23650 217.02850 398.46000 307.48250
<CMD> zoomBox 319.46600 224.95500 393.32250 290.30800
<CMD> zoomBox 328.52350 228.06500 391.30150 283.61500
<CMD> zoomBox 342.42850 233.31600 387.78550 273.45100
<CMD> zoomBox 352.23900 237.25400 385.00950 266.25150
<CMD> zoomBox 355.90800 238.84350 383.76300 263.49150
<CMD> zoomBox 361.83750 241.09300 381.96300 258.90150
<CMD> zoomBox 364.03250 242.12800 381.13900 257.26500
<CMD> zoomBox 367.35950 243.82250 379.71950 254.75950
<CMD> editAddRoute 374.651 249.963
<CMD> editAddRoute 375.195 246.797
<CMD> editCommitRoute 375.195 246.797
<CMD> zoomBox 365.61000 242.98750 380.15100 255.85450
<CMD> zoomBox 365.06700 241.29650 385.19400 259.10600
<CMD> zoomBox 364.31650 238.95600 392.17400 263.60600
<CMD> zoomBox 363.29200 235.71700 401.84950 269.83500
<CMD> zoomBox 362.64050 233.65700 408.00250 273.79600
<CMD> zoomBox 361.87400 231.23350 415.24100 278.45600
<CMD> zoomBox 360.96000 228.41900 423.74500 283.97500
<CMD> zoomBox 359.88500 225.10800 433.74950 290.46800
<CMD> zoomBox 358.62000 221.21250 445.52000 298.10700
<CMD> zoomBox 355.38150 211.23800 475.65850 317.66700
<CMD> zoomBox 353.32200 204.89500 494.82450 330.10550
<CMD> zoomBox 347.37800 199.43550 513.85150 346.74200
<CMD> zoomBox 340.38500 193.01250 536.23650 366.31450
<CMD> zoomBox 363.03550 201.10750 529.50950 348.41450
<CMD> zoomBox 383.16100 208.21450 524.66400 333.42550
<CMD> zoomBox 400.26750 214.25550 520.54500 320.68450
<CMD> zoomBox 415.57850 219.67000 517.81450 310.13500
<CMD> zoomBox 437.19600 227.01050 511.06150 292.37150
<CMD> zoomBox 445.66700 230.49350 508.45300 286.05050
<CMD> zoomBox 458.92000 234.73100 504.28300 274.87100
<CMD> zoomBox 468.43000 237.59750 501.20550 266.59950
<CMD> zoomBox 475.28450 239.66850 498.96450 260.62200
<CMD> zoomBox 477.84400 240.46350 497.97200 258.27400
<CMD> zoomBox 481.47650 241.73500 496.01950 254.60350
<CMD> editAddRoute 485.672 249.994
<CMD> editAddRoute 486.18 246.796
<CMD> editCommitRoute 486.18 246.796
<CMD> editAddRoute 494.683 250.032
<CMD> editAddRoute 494.665 246.833
<CMD> editCommitRoute 494.665 246.833
<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 20:37:25 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 20:37:25 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 479.82650 240.58950 496.93600 255.72900
<CMD> zoomBox 475.59250 237.65650 499.27350 258.61100
<CMD> zoomBox 472.87300 236.29400 500.73300 260.94650
<CMD> zoomBox 469.67350 234.69100 502.45050 263.69400
<CMD> zoomBox 465.90950 232.80500 504.47100 266.92650
<CMD> zoomBox 461.52550 230.59550 506.89200 270.73850
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 20:37:38 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    4 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    4 total info(s) created.
End Summary

End Time: Tue Nov 28 20:37:38 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox -89.17 -89.285 889.285 889.375
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox -61.5125 -61.5125 861.5125 861.5975
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 82.29650 182.96400 615.94350 655.16900
<CMD> zoomBox 90.06300 226.24900 543.66300 627.62350
<CMD> zoomBox 96.66400 263.04150 482.22450 604.21000
<CMD> zoomBox 103.92100 306.28600 431.64750 596.27950
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectMarker 155.4950 155.3800 644.6200 644.7100 -1 3 7
<CMD> deselectAll
<CMD> selectWire 169.2700 249.0000 180.5000 551.0900 4 VSS
<CMD> zoomBox 120.86250 341.58050 357.64550 551.10150
<CMD> zoomBox 127.57050 355.22700 328.83650 533.32000
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox -61.5125 -61.5125 861.5125 861.5975
<CMD> zoomBox -89.17 -89.285 889.285 889.375
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> zoomBox 109.8425 98.9825 694.8125 689.6125
<CMD> zoomBox 110.99950 196.98700 593.25450 623.71700
<CMD> zoomBox 127.56350 235.35550 537.48000 598.07600
<CMD> zoomBox 111.09300 196.89350 593.34800 623.62350
<CMD> zoomBox 91.71600 151.64400 659.07500 653.67950
<CMD> zoomBox 32.78250 102.16600 700.26350 692.79600
<CMD> zoomBox -36.70350 43.95600 748.56850 738.81500
<CMD> zoomBox 56.70650 55.68950 724.18750 646.31950
<CMD> zoomBox 136.10450 65.66300 703.46350 567.69850
<CMD> zoomBox 194.23450 74.03000 676.49000 500.76050
<CMD> zoomBox 241.49300 81.23550 651.41000 443.95650
<CMD> zoomBox 281.66300 87.36050 630.09200 395.67300
<CMD> zoomBox 357.80800 110.45650 609.54850 333.21250
<CMD> zoomBox 387.80200 118.22350 601.78150 307.56650
<CMD> zoomBox 434.39450 131.43600 588.99500 268.23650
<CMD> zoomBox 467.52800 142.70250 579.22700 241.54100
<CMD> zoomBox 480.22950 146.90700 575.17400 230.92000
<CMD> zoomBox 500.13400 153.51900 568.73200 214.21900
<CMD> zoomBox 514.49050 158.34550 564.05300 202.20150
<CMD> zoomBox 519.98200 160.44150 562.11050 197.71950
<CMD> zoomBox 528.57200 163.75350 559.01000 190.68700
<CMD> zoomBox 534.74550 166.22300 556.73700 185.68250
<CMD> zoomBox 531.92400 164.67650 557.79650 187.57000
<CMD> zoomBox 528.60450 162.85750 559.04250 189.79100
<CMD> zoomBox 524.69950 160.71750 560.50850 192.40350
<CMD> zoomBox 514.70000 155.23700 564.26300 199.09350
<CMD> zoomBox 500.86000 147.65200 569.45950 208.35300
<CMD> zoomBox 476.33400 144.58950 571.28150 228.60500
<CMD> zoomBox 442.36700 140.43800 573.78200 256.72250
<CMD> zoomBox 395.35300 134.69150 577.24250 295.63900
<CMD> zoomBox 405.94150 151.80950 560.54750 288.61500
<CMD> zoomBox 414.94150 166.36000 546.35700 282.64500
<CMD> zoomBox 422.59150 178.72800 534.29500 277.57050
<CMD> zoomBox 433.27750 188.39550 528.22550 272.41150
<CMD> zoomBox 442.36100 196.61300 523.06650 268.02650
<CMD> zoomBox 450.01900 203.84850 518.61900 264.55000
<CMD> zoomBox 462.06150 215.23750 511.62500 259.09450
<CMD> zoomBox 466.76450 219.69050 508.89350 256.96900
<CMD> zoomBox 475.44550 228.26600 505.88350 255.19950
<CMD> zoomBox 471.46400 225.22950 507.27350 256.91600
<CMD> zoomBox 461.25050 217.48900 510.81450 261.34650
<CMD> zoomBox 447.21300 208.05700 515.81400 268.75950
<CMD> zoomBox 427.64750 195.68350 522.59700 279.70100
<CMD> zoomBox 401.65200 175.91550 533.07050 292.20300
<CMD> zoomBox 365.67250 150.97100 547.56700 311.92300
<CMD> zoomBox 315.87400 116.44650 567.63100 339.21700
<CMD> zoomBox 284.20550 94.49100 580.39050 356.57450
<CMD> zoomBox 313.46000 103.16950 565.21750 325.94050
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 272.5000 272.4700 527.5000 282.4700 1 VDD
<CMD> zoomBox 289.78050 86.09900 585.96600 348.18300
<CMD> zoomBox 261.92200 65.88100 610.37600 374.21550
<CMD> zoomBox 229.14750 42.09550 639.09350 404.84200
<CMD> zoomBox 190.58900 14.11250 672.87900 440.87350
<CMD> zoomBox 226.90100 34.79550 636.84750 397.54250
<CMD> zoomBox 257.52750 52.85350 605.98200 361.18850
<CMD> zoomBox 283.56000 68.20250 579.74650 330.28750
<CMD> deselectAll
<CMD> selectWire 272.5000 272.4700 527.5000 282.4700 1 VDD
<CMD> deselectAll
<CMD> selectInst pad_vss_dummy2
<CMD> uiSetTool select
<CMD> zoomBox 233.37600 18.01850 1115.31850 380.76550
<CMD> zoomBox 161.88000 -52.25550 1382.56200 449.81700
<CMD> fit
<CMD> zoomBox -475.72450 -0.63150 1343.08250 747.45250
<CMD> zoomBox -367.94150 63.34950 1178.04450 699.22100
<CMD> zoomBox -276.46550 118.01200 1037.62300 658.50300
<CMD> zoomBox -198.71100 164.47500 918.26450 623.89250
<CMD> zoomBox -75.69600 244.43500 731.31900 576.36400
<CMD> zoomBox -27.65350 275.88100 658.30900 558.02050
<CMD> zoomBox 47.89300 325.32950 543.50100 529.17550
<CMD> zoomBox 102.47500 361.05600 460.55300 508.33500
<CMD> zoomBox 141.79150 390.87150 400.50300 497.28100
<CMD> zoomBox 157.16850 402.53900 377.07450 492.98750
<CMD> zoomBox 170.27950 412.49650 357.19950 489.37750
<CMD> zoomBox 181.42400 420.96000 340.30600 486.30900
<CMD> fit
<CMD> zoomBox 106.21 132.04 667.93 687.575
<CMD> deselectAll
<CMD> zoomBox -211.02350 151.89800 937.04150 624.10250
<CMD> zoomBox -144.95600 177.16500 830.89900 578.53900
<CMD> zoomBox -88.79900 198.64200 740.67800 539.81000
<CMD> zoomBox -0.49350 232.41450 598.80550 478.90900
<CMD> fit
<CMD> zoomBox -523.59000 -29.38950 1295.21800 718.69500
<CMD> zoomBox -399.23750 -20.36650 1146.74950 615.50550
<CMD> zoomBox -293.53800 -12.69700 1020.55100 527.79400
<CMD> zoomBox -203.69300 -6.17800 913.28250 453.23950
<CMD> zoomBox -132.26200 31.80450 817.16750 422.30950
<CMD> zoomBox -70.86050 65.63100 736.15500 397.56050
<CMD> zoomBox 25.82850 114.78350 608.89700 354.60250
<CMD> zoomBox 64.01000 136.29350 559.61850 340.13950
<CMD> zoomBox 96.37500 153.23550 517.64250 326.50500
<CMD> zoomBox 147.12800 181.07250 451.49400 306.25950
<CMD> zoomBox 166.92200 191.61450 425.63300 298.02350
<CMD> zoomBox 183.74650 200.55150 403.65100 290.99950
<CMD> zoomBox 166.92100 191.87050 425.63300 298.28000
<CMD> zoomBox 123.84000 169.64300 481.91900 316.92250
<CMD> zoomBox 64.21250 138.87850 559.82350 342.72550
<CMD> zoomBox -18.31750 96.29700 667.65050 378.43900
<CMD> zoomBox -70.29150 73.00350 736.73050 404.93550
<CMD> zoomBox 77.16700 98.58950 660.24050 338.41050
<CMD> zoomBox 134.75500 108.58200 630.36800 312.43000
<CMD> selectWire 272.5000 272.4700 527.5000 282.4700 1 VDD
<CMD> uiSetTool addWire
<CMD> setEditMode -status ROUTED -nets VDD -layer_horizontal Metal1 -width_horizontal 10.000 -width_vertical 10.000 -shape RING
<CMD> setLayerPreference Metal4 -isVisible 0
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setEditMode -layer_vertical Metal4
<CMD> editAddRoute 413.407 280.541
<CMD> editAddRoute 399.698 280.839
<CMD> editAddRoute 404.764 158.054
<CMD> editCommitRoute 404.764 158.054
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 20:54:28 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VSS: has special routes with opens.

Begin Summary 
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Nov 28 20:54:28 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> fit
<CMD> zoomBox -538.64350 -4.29850 1280.16350 743.78550
<CMD> zoomBox -325.28400 94.78150 988.80450 635.27250
<CMD> zoomBox -242.07700 137.09600 874.89850 596.51350
<CMD> zoomBox -171.35100 173.06350 778.07850 563.56850
<CMD> zoomBox -111.57650 206.03350 695.43900 537.96300
<CMD> zoomBox -60.76900 234.05800 625.19550 516.19850
<CMD> zoomBox -17.58200 257.87900 565.48800 497.69850
<CMD> zoomBox 19.12700 278.12700 514.73650 481.97350
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 257.5000 257.4700 267.5000 541.9550 2 VSS
<CMD> uiSetTool addWire
<CMD> setEditMode -status ROUTED -nets VSS -layer_vertical Metal2 -width_horizontal 10.000 -width_vertical 10.000 -shape RING
<CMD> setLayerPreference Via4 -isVisible 0
<CMD> setLayerPreference Via4 -isVisible 1
<CMD> setLayerPreference Metal4 -isVisible 0
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> setEditMode -layer_vertical Metal4
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> setEditMode -layer_horizontal Metal2
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> setLayerPreference Metal3 -isVisible 1
<CMD> setLayerPreference Metal4 -isVisible 0
<CMD> setLayerPreference Metal4 -isVisible 1
<CMD> zoomBox -27.68000 263.66400 555.39000 503.48350
<CMD> zoomBox -82.68500 246.58700 603.27950 528.72750
<CMD> zoomBox -147.39700 226.49650 659.62050 558.42650
<CMD> zoomBox -87.12550 232.39250 598.83950 514.53300
<CMD> zoomBox -147.47000 210.33600 659.54800 542.26650
<CMD> zoomBox -91.12950 235.59450 594.83600 517.73550
<CMD> zoomBox -43.24000 257.06450 539.83100 496.88450
<CMD> zoomBox -2.53400 275.31400 493.07650 479.16100
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -layer_horizontal Metal5
<CMD> editAddRoute 266.58 404.06
<CMD> editAddRoute 169.722 407.039
<CMD> editCommitRoute 169.722 407.039
<CMD_INTERNAL> violationBrowserClose
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> zoomBox 38.05650 294.31300 459.32550 467.58300
<CMD> zoomBox 72.29250 310.88000 430.37100 458.15950
<CMD> zoomBox 126.12850 336.93150 384.84050 443.34100
<CMD> zoomBox 165.02500 355.75400 351.94450 432.63500
<CMD> zoomBox 180.19850 363.10500 339.08050 428.45400
<CMD> zoomBox 193.08200 369.29600 328.13150 424.84250
<CMD> zoomBox 203.94750 374.55850 318.74000 421.77300
<CMD> zoomBox 212.97650 379.11400 310.55000 419.24650
<CMD> zoomBox 220.53650 383.07450 303.47400 417.18700
<CMD> zoomBox 226.96250 386.44050 297.45950 415.43650
<CMD> zoomBox 232.42400 389.30200 292.34700 413.94850
<CMD> zoomBox 237.06650 391.73400 288.00200 412.68400
<CMD> zoomBox 244.36750 395.55850 281.16850 410.69500
<CMD> zoomBox 249.64150 398.32150 276.23150 409.25800
<CMD> zoomBox 255.08250 400.89350 271.41350 407.61050
<CMD> zoomBox 256.38150 401.50750 270.26300 407.21700
<CMD> zoomBox 257.48850 402.01700 269.28750 406.87000
<CMD> zoomBox 258.42950 402.45000 268.45850 406.57500
<CMD> zoomBox 259.90850 403.13100 267.15500 406.11150
<CMD> zoomBox 260.97750 403.61100 266.21350 405.76450
<CMD> zoomBox 261.39500 403.79850 265.84550 405.62900
<CMD> zoomBox 261.75000 403.95800 265.53300 405.51400
<CMD> zoomBox 262.05150 404.09350 265.26700 405.41600
<CMD> zoomBox 262.30750 404.20850 265.04150 405.33300
<CMD> zoomBox 262.70000 404.39900 264.67600 405.21150
<CMD> zoomBox 262.98400 404.53650 264.41150 405.12350
<CMD> zoomBox 263.09150 404.59200 264.30500 405.09100
<CMD> zoomBox 263.18300 404.63900 264.21450 405.06350
<CMD> zoomBox 263.26000 404.67900 264.13750 405.04000
<CMD> zoomBox 263.16900 404.65500 264.20150 405.07950
<CMD> zoomBox 263.06150 404.62400 264.27600 405.12350
<CMD> zoomBox 262.93500 404.58800 264.36350 405.17550
<CMD> zoomBox 262.61050 404.49200 264.58750 405.30500
<CMD> zoomBox 262.16150 404.36000 264.89800 405.48550
<CMD> zoomBox 261.54000 404.17700 265.32800 405.73500
<CMD> zoomBox 261.14500 404.06050 265.60150 405.89350
<CMD> zoomBox 260.13250 403.76300 266.30200 406.30050
<CMD> zoomBox 258.73200 403.35100 267.27100 406.86300
<CMD> zoomBox 256.79300 402.78100 268.61200 407.64200
<CMD> zoomBox 254.10950 401.99200 270.46850 408.72050
<CMD> zoomBox 250.39900 400.89200 273.04150 410.20500
<CMD> zoomBox 245.26300 399.37050 276.60250 412.26050
<CMD> zoomBox 238.15450 397.26400 281.53150 415.10500
<CMD> zoomBox 228.31650 394.34850 288.35400 419.04200
<CMD> zoomBox 214.69950 390.31350 297.79650 424.49150
<CMD> zoomBox 195.85300 384.72850 310.86600 432.03400
<CMD> zoomBox 154.14850 376.86550 313.33650 442.34050
<CMD> zoomBox 96.75600 366.01900 317.08650 456.64200
<CMD> zoomBox 60.46900 359.14500 319.68200 465.76050
<CMD> zoomBox 73.11800 365.22400 293.44900 455.84700
<CMD> zoomBox 85.20100 370.51000 272.48250 447.54000
<CMD> zoomBox 109.01400 379.07250 244.32550 434.72700
<CMD> zoomBox 118.31350 382.41650 233.32900 429.72300
<CMD> zoomBox 126.41500 385.44550 224.17950 425.65650
<CMD> zoomBox 139.15600 390.20900 209.79100 419.26150
<CMD> zoomBox 144.13200 392.06950 204.17150 416.76400
<CMD> zoomBox 148.36150 393.65050 199.39500 414.64100
<CMD> zoomBox 155.00300 396.16250 191.87600 411.32850
<CMD> zoomBox 159.80100 397.97750 186.44300 408.93550
<CMD> zoomBox 163.26850 399.28900 182.51750 407.20600
<CMD> zoomBox 164.62300 399.80100 180.98450 406.53050
<CMD> zoomBox 165.77400 400.23650 179.68150 405.95650
<CMD> zoomBox 166.75250 400.60650 178.57400 405.46850
<CMD> zoomBox 167.58400 400.92100 177.63250 405.05400
<CMD> zoomBox 168.29100 401.18850 176.83200 404.70150
<CMD> zoomBox 168.89150 401.41550 176.15250 404.40200
<CMD> zoomBox 169.83600 401.77250 175.08250 403.93050
<CMD> zoomBox 170.51800 402.03050 174.30950 403.59000
<CMD> zoomBox 170.78500 402.13150 174.00750 403.45700
<CMD> zoomBox 171.20350 402.29000 173.53300 403.24800
<CMD> zoomBox 171.36700 402.35200 173.34750 403.16650
<CMD> zoomBox 171.62500 402.44950 173.05600 403.03800
<CMD> zoomBox 171.72500 402.48750 172.94200 402.98800
<CMD> zoomBox 171.81050 402.52000 172.84500 402.94550
<CMD> zoomBox 171.88300 402.54750 172.76250 402.90900
<CMD> zoomBox 171.94500 402.57050 172.69250 402.87800
<CMD> zoomBox 172.04150 402.60700 172.58250 402.82950
<CMD> zoomBox 172.07950 402.62150 172.53950 402.81050
<CMD> zoomBox 172.13900 402.64400 172.47200 402.78100
<CMD> zoomBox 172.16250 402.65300 172.44550 402.76950
<CMD> zoomBox 172.19950 402.66700 172.40400 402.75100
<CMD> zoomBox 172.18000 402.66000 172.42100 402.75900
<CMD> zoomBox 172.15700 402.65200 172.44050 402.76850
<CMD> fit
<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 21:01:09 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 21:01:09 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 21:01:19 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 21:01:19 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 1995.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 1 Viols.

 Violation Summary By Layer and Type:

	         EOLSpc   Totals
	Metal1        1        1
	Totals        1        1

 *** End Verify DRC (CPU: 0:00:29.4  ELAPSED TIME: 29.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 402.865 307.435 403.935 308.44
<CMD> editAddRoute 402.92 308.336
<CMD_INTERNAL> editDeleteRoute
<CMD> zoomBox 402.35600 307.50700 404.43350 308.36150
<CMD> zoomBox 402.50850 307.56800 404.27500 308.29450
<CMD> zoomBox 402.74850 307.66300 404.02600 308.18850
<CMD> zoomBox 402.92350 307.73150 403.84750 308.11150
<CMD> zoomBox 402.83200 307.67350 403.91900 308.12050
<CMD> zoomBox 402.72400 307.60500 404.00300 308.13100
<CMD> zoomBox 402.59700 307.52450 404.10200 308.14350
<CMD> zoomBox 402.73800 307.61050 404.01800 308.13700
<CMD> zoomBox 402.85800 307.68400 403.94600 308.13150
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectVia 403.4350 307.9150 403.5650 308.0450 2 {risc_v_top_i_ex_mem_datapath_out[96]}
<CMD> uiSetTool moveWire
<CMD> deselectAll
<CMD> selectVia 403.4350 307.9150 403.5650 308.0450 2 {risc_v_top_i_ex_mem_datapath_out[96]}
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst risc_v_top_i_g17438__2398
<CMD> saveDesign risc_v_Pad_Frame_1_drc.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/28 21:04:23, mem=1612.7M)
% Begin Save ccopt configuration ... (date=11/28 21:04:23, mem=1612.7M)
% End Save ccopt configuration ... (date=11/28 21:04:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1613.8M, current mem=1613.8M)
% Begin Save netlist data ... (date=11/28 21:04:23, mem=1613.8M)
Writing Binary DB to risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/28 21:04:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1613.9M, current mem=1613.9M)
Saving symbol-table file ...
Saving congestion map file risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
% Begin Save AAE data ... (date=11/28 21:04:24, mem=1614.2M)
Saving AAE Data ...
% End Save AAE data ... (date=11/28 21:04:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1614.2M, current mem=1614.2M)
Saving preference file risc_v_Pad_Frame_1_drc.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/28 21:04:24, mem=1614.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/28 21:04:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1615.0M, current mem=1615.0M)
Saving PG file risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Tue Nov 28 21:04:25 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1995.8M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/28 21:04:25, mem=1615.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/28 21:04:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1615.1M, current mem=1615.1M)
% Begin Save routing data ... (date=11/28 21:04:25, mem=1615.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1995.8M) ***
% End Save routing data ... (date=11/28 21:04:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1615.3M, current mem=1615.3M)
Saving property file risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1998.8M) ***
#Saving pin access data to file risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.apa ...
#
Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_1_drc.enc.dat/risc_v_Pad_Frame.techData.gz' ...
Saving preRoute extraction data in directory 'risc_v_Pad_Frame_1_drc.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/28 21:04:26, mem=1618.1M)
% End Save power constraints data ... (date=11/28 21:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.2M, current mem=1618.2M)
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
Generated self-contained design risc_v_Pad_Frame_1_drc.enc.dat
#% End save design ... (date=11/28 21:04:26, total cpu=0:00:01.4, real=0:00:04.0, peak res=1645.7M, current mem=1621.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> deselectAll
<CMD> selectVia 403.4350 307.9150 403.5650 308.0450 2 {risc_v_top_i_ex_mem_datapath_out[96]}
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 403.4600 305.0050 403.5400 308.0200 2 {risc_v_top_i_ex_mem_datapath_out[96]}
<CMD> uiSetTool addWire
<CMD> setEditMode -type regular
<CMD> setEditMode -status ROUTED -nets {risc_v_top_i_ex_mem_datapath_out[96]} -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
<CMD> setEditMode -spacing_horizontal 0.080
<CMD> setEditMode -spacing_vertical 0.080
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> editAddRoute 403.507 308.012
<CMD> editAddRoute 403.498 308.009
<CMD> editAddRoute 403.467 308.003
<CMD> editAddRoute 403.485 308.118
<CMD> editCommitRoute 403.485 308.118
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 2080.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:29.5  ELAPSED TIME: 29.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 21:07:19 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net risc_v_top_i_ex_mem_datapath_out[96]: dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1 total info(s) created.
End Summary

End Time: Tue Nov 28 21:07:19 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 403.4600 307.9400 403.5400 308.1200 2 {risc_v_top_i_ex_mem_datapath_out[96]}
<CMD> deleteSelectedFromFPlan
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 28 21:08:25 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 21:08:25 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 2082.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:29.6  ELAPSED TIME: 29.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Nov 28 21:09:21 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 28 21:09:21 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> saveDesign risc_v_Pad_Frame_no_violations.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/28 21:12:32, mem=1622.9M)
% Begin Save ccopt configuration ... (date=11/28 21:12:32, mem=1622.9M)
% End Save ccopt configuration ... (date=11/28 21:12:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1622.9M, current mem=1622.9M)
% Begin Save netlist data ... (date=11/28 21:12:32, mem=1622.9M)
Writing Binary DB to risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/28 21:12:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=1622.9M, current mem=1622.9M)
Saving symbol-table file ...
Saving congestion map file risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
% Begin Save AAE data ... (date=11/28 21:12:33, mem=1622.9M)
Saving AAE Data ...
% End Save AAE data ... (date=11/28 21:12:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1622.9M, current mem=1622.9M)
Saving preference file risc_v_Pad_Frame_no_violations.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/28 21:12:33, mem=1623.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/28 21:12:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1623.1M, current mem=1623.1M)
Saving PG file risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Tue Nov 28 21:12:34 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2069.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/28 21:12:34, mem=1623.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/28 21:12:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.1M, current mem=1623.1M)
% Begin Save routing data ... (date=11/28 21:12:34, mem=1623.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2069.7M) ***
% End Save routing data ... (date=11/28 21:12:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1623.1M, current mem=1623.1M)
Saving property file risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2072.7M) ***
#Saving pin access data to file risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.apa ...
#
Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_no_violations.enc.dat/risc_v_Pad_Frame.techData.gz' ...
Saving preRoute extraction data in directory 'risc_v_Pad_Frame_no_violations.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/28 21:12:35, mem=1623.1M)
% End Save power constraints data ... (date=11/28 21:12:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.1M, current mem=1623.1M)
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
Generated self-contained design risc_v_Pad_Frame_no_violations.enc.dat
#% End save design ... (date=11/28 21:12:35, total cpu=0:00:01.4, real=0:00:03.0, peak res=1653.9M, current mem=1623.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 402.71050 307.73300 403.99050 308.25950
<CMD> fit
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 2090.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:02:07  ELAPSED TIME: 126.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> gui_select -rect {291.78850 555.60650 286.32000 543.57600}
<CMD> zoomBox -542.69750 10.94850 1276.11050 759.03300
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Nov 29 02:40:09 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Nov 29 02:40:09 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Wed Nov 29 02:40:32 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Nov 29 02:40:32 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox -425.89150 57.04750 1120.09550 692.91950
<CMD> zoomBox -326.60650 96.23150 987.48300 636.72300
<CMD> zoomBox -241.38500 136.17550 875.59200 595.59350
<CMD> zoomBox -168.94650 170.12800 780.48450 560.63350
<CMD> zoomBox -107.71650 201.72800 699.30050 533.65800
<CMD> zoomBox -55.67050 228.58800 630.29400 510.72850
<CMD> zoomBox -10.99850 252.59450 572.07150 492.41400
<CMD> zoomBox 26.97250 273.00000 522.58300 476.84700
<CMD> zoomBox 59.82950 291.95400 481.09850 465.22400
<CMD> zoomBox 87.75800 308.06500 445.83650 455.34450
<CMD> zoomBox 111.43250 323.05150 415.79900 448.23900
<CMD> zoomBox 148.66050 346.61750 368.56550 437.06550
<CMD> zoomBox 175.77750 363.86400 334.65950 429.21300
<CMD> zoomBox 186.52550 371.35900 321.57550 426.90550
<CMD> zoomBox 195.60000 377.52250 310.39300 424.73750
<CMD> zoomBox 203.31400 382.92750 300.88800 423.06000
<CMD> zoomBox 215.47650 391.76800 285.97400 420.76400
<CMD> zoomBox 220.29650 395.46250 280.21950 420.10900
<CMD> zoomBox 227.87450 401.27150 271.17100 419.07950
<CMD> zoomBox 230.83450 403.62600 267.63650 418.76300
<CMD> zoomBox 235.48900 407.32900 262.07900 418.26550
<CMD> uiSetTool move
<CMD> uiSetTool select
<CMD> zoomBox 232.28950 406.16950 263.57150 419.03600
<CMD> zoomBox 228.52450 404.80500 265.32800 419.94250
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox 106.52550 356.65350 388.07350 472.45550
<CMD> zoomBox 147.02200 377.18400 350.44150 460.85150
<CMD> zoomBox 162.69100 384.94500 335.59800 456.06250
<CMD> zoomBox 175.68200 391.23000 322.65350 451.68000
<CMD> zoomBox 196.06200 400.56250 302.24900 444.23750
<CMD> zoomBox 210.78600 407.29550 287.50650 438.85100
<CMD> zoomBox 221.42350 412.16000 276.85550 434.95950
<CMD> zoomBox 225.57850 414.06000 272.69550 433.43950
<CMD> zoomBox 232.11150 417.04750 266.15450 431.04950
<CMD> selectWire 246.6400 423.7950 282.5000 427.1450 3 VDD
<CMD> uiSetTool addWire
<CMD> setEditMode -status ROUTED -nets VDD -layer_horizontal Metal3 -width_horizontal 3.350 -width_vertical 3.350 -shape IOWIRE
<CMD> setEditMode -width_horizontal 0.080
<CMD> setEditMode -width_vertical 0.080
<CMD> editAddRoute 247.382 425.563
<CMD> uiSetTool select
<CMD> zoomBox 234.36200 418.22000 263.29900 430.12200
<CMD> zoomBox 238.14250 420.01650 259.04950 428.61550
<CMD> zoomBox 240.88100 421.29650 255.98650 427.50950
<CMD> zoomBox 242.85950 422.22150 253.77350 426.71050
<CMD> zoomBox 244.28950 422.89000 252.17450 426.13300
<CMD> zoomBox 244.84800 423.15100 251.55000 425.90750
<CMD> zoomBox 245.32250 423.37300 251.01900 425.71600
<CMD> zoomBox 246.06900 423.72200 250.18450 425.41450
<CMD> zoomBox 246.60850 423.97100 249.58250 425.19400
<CMD> zoomBox 247.04700 424.15400 249.19650 425.03800
<CMD> zoomBox 247.36450 424.28700 248.91800 424.92600
<CMD> zoomBox 247.59400 424.38300 248.71650 424.84450
<CMD> zoomBox 247.68250 424.42150 248.63650 424.81400
<CMD> zoomBox 247.82050 424.48200 248.51100 424.76600
<CMD> zoomBox 247.92050 424.52600 248.42000 424.73150
<CMD> zoomBox 247.99250 424.55750 248.35500 424.70650
<CMD> zoomBox 248.02100 424.57000 248.32900 424.69650
<CMD> zoomBox 248.06900 424.59050 248.29250 424.68250
<CMD> zoomBox 248.10400 424.60500 248.26650 424.67200
<CMD> zoomBox 248.12900 424.61600 248.24700 424.66450
<CMD> zoomBox 248.14750 424.62450 248.23400 424.66000
<CMD> zoomBox 248.16150 424.63100 248.22400 424.65650
<CMD> fit
<CMD> zoomBox -531.11650 29.67000 1287.69050 777.75400
<CMD> zoomBox -315.02550 139.84000 999.06300 680.33100
<CMD> deselectAll
<CMD> selectWire 169.2700 249.0000 180.5000 551.0900 4 VSS
<CMD> deselectAll
<CMD> selectWire 310.0000 155.5000 551.0000 166.6100 4 VDD
<CMD> deselectAll
<CMD> selectWire 169.2700 249.0000 180.5000 551.0900 4 VSS
<CMD> zoomBox -245.92350 162.95300 871.05200 622.37050
<CMD> zoomBox -134.65100 201.53500 672.36400 533.46400
<CMD> zoomBox -53.58300 231.16100 529.48500 470.97950
<CMD> zoomBox -21.29200 244.09850 474.31600 447.94450
<CMD> zoomBox 6.15550 255.09550 427.42250 428.36450
<CMD> zoomBox -20.71100 241.72900 474.89700 445.57500
<CMD> zoomBox -52.31900 226.00400 530.74950 465.82300
<CMD> zoomBox -92.10350 204.90550 593.85950 487.04550
<CMD> fit
<CMD> deselectAll
<CMD> uiSetTool addWire
<CMD> setEditMode -type special
<CMD> zoomBox -414.61900 81.75200 1131.36700 717.62350
<CMD> zoomBox -314.77600 129.30250 999.31200 669.79350
<CMD> zoomBox -229.91000 169.72050 887.06550 629.13800
<CMD> zoomBox -157.77350 204.07600 791.65600 594.58100
<CMD> zoomBox -96.45800 233.27800 710.55750 565.20750
<CMD> zoomBox -44.34000 258.17250 641.62450 540.31300
<CMD> zoomBox -0.59600 279.95150 582.47400 519.77100
<CMD> zoomBox 36.58650 298.46400 532.19600 502.31050
<CMD> uiSetTool select
<CMD> selectWire 246.6400 312.8350 250.0000 547.1450 2 VDD
<CMD> deselectAll
<CMD> selectWire 257.5000 257.4700 267.5000 541.9550 2 VSS
<CMD> deselectAll
<CMD> selectWire 169.2700 249.0000 180.5000 551.0900 4 VSS
<CMD> fit
<CMD> zoomBox -374.82150 5.01350 1171.16450 640.88500
<CMD> zoomBox -259.36100 22.72300 1054.72750 563.21400
<CMD> zoomBox -161.21950 37.77600 955.75600 497.19350
<CMD> zoomBox -77.79950 50.57100 871.63000 441.07600
<CMD> zoomBox -6.89250 64.10150 800.12300 396.03100
<CMD> zoomBox 53.37900 75.60250 739.34200 357.74250
<CMD> zoomBox 104.60900 85.68750 687.67900 325.50700
<CMD> zoomBox 148.52350 98.78300 644.13300 302.62950
<CMD> zoomBox 185.85050 109.91350 607.11900 283.18350
<CMD> zoomBox 217.57800 135.56200 575.65700 282.84150
<CMD> zoomBox 244.38550 157.49250 548.75250 282.68000
<CMD> zoomBox 286.54000 191.97800 506.44600 282.42650
<CMD> zoomBox 303.00250 205.44600 489.92350 282.32750
<CMD> zoomBox 316.99650 216.89400 475.87900 282.24300
<CMD> zoomBox 328.84800 226.03700 463.89850 281.58400
<CMD> zoomBox 316.72350 217.26650 475.60700 282.61600
<CMD> zoomBox 302.46000 206.93150 489.38150 283.81300
<CMD> zoomBox 285.42150 196.06150 505.32900 286.51050
<CMD> zoomBox 265.37600 183.27350 524.09100 289.68400
<CMD> zoomBox 230.09800 171.13900 534.46850 296.32800
<CMD> zoomBox 189.20750 156.44300 547.29100 303.72450
<CMD> zoomBox 141.10150 139.15350 562.37650 312.42600
<CMD> zoomBox 84.50600 118.81300 580.12400 322.66300
<CMD> zoomBox 20.55300 103.29800 603.63300 343.12150
<CMD> zoomBox -54.68600 85.04500 631.29050 367.19050
<CMD> zoomBox 19.74850 123.15950 602.82850 362.98300
<CMD> zoomBox 136.89400 182.99700 558.16950 356.26950
<CMD> zoomBox 221.53100 226.22900 525.90400 351.41900
<CMD> zoomBox 282.68150 257.46450 502.59150 347.91450
<CMD> zoomBox 326.86300 280.03250 485.74800 345.38250
<CMD> zoomBox 344.11750 288.84550 479.17000 344.39350
<CMD> zoomBox 371.24950 302.70500 468.82600 342.83850
<CMD> zoomBox 390.85300 312.71850 461.35200 341.71500
<CMD> zoomBox 405.01600 319.95300 455.95250 340.90350
<CMD> zoomBox 415.24850 325.18000 452.05100 340.31700
<CMD> zoomBox 422.64250 328.95700 449.23250 339.89350
<CMD> zoomBox 425.53000 330.43200 448.13150 339.72800
<CMD> zoomBox 429.99450 332.49050 446.32550 339.20750
<CMD> zoomBox 433.32750 333.97050 445.12650 338.82350
<CMD> zoomBox 435.73500 335.03950 444.26050 338.54600
<CMD> zoomBox 437.39400 335.75100 443.55400 338.28450
<CMD> zoomBox 438.59650 336.29750 443.04700 338.12800
<CMD> zoomBox 437.89550 336.05400 443.13150 338.20750
<CMD> zoomBox 436.10100 335.43050 443.34800 338.41100
<CMD> zoomBox 435.05900 335.26300 443.58500 338.77000
<CMD> zoomBox 433.83200 335.06650 443.86350 339.19250
<CMD> deselectAll
<CMD> selectWire 439.8600 338.3000 439.9400 338.4850 2 CTS_27
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox -539.60900 16.73850 1279.19900 764.82300
<CMD> zoomBox -339.90650 115.07200 974.18200 655.56300
<CMD> zoomBox -195.62150 186.11750 753.80750 576.62250
<CMD> fit
<CMD> zoomBox -509.30700 -14.72100 1309.50000 733.36300
<CMD> zoomBox -372.97850 7.75400 1173.00750 643.62550
<CMD> zoomBox -157.31300 52.12550 959.66250 511.54300
<CMD> zoomBox -73.38900 67.03650 876.04050 457.54150
<CMD> zoomBox -2.05400 79.71050 804.96150 411.64000
<CMD> zoomBox 58.58150 90.48350 744.54450 372.62350
<CMD> zoomBox 110.12150 99.64050 693.19000 339.45950
<CMD> fit
<CMD> zoomBox -488.84850 17.89700 1329.95850 765.98100
<CMD> zoomBox -334.96650 67.11300 1211.01950 702.98450
<CMD> zoomBox -204.16700 108.94650 1109.92150 649.43750
<CMD> zoomBox -93.10600 144.26800 1023.86950 603.68550
<CMD> zoomBox 1.29600 174.29100 950.72550 564.79600
<CMD> zoomBox 63.04050 207.68950 870.05550 539.61850
<CMD> zoomBox 162.69200 262.43600 745.76050 502.25500
<CMD> zoomBox 232.55000 302.42450 653.81650 475.69350
<CMD> zoomBox 259.83250 318.04150 617.90900 465.32000
<CMD> zoomBox 302.73300 342.48450 561.44400 448.89350
<CMD> zoomBox 333.72950 360.05850 520.64800 436.93900
<CMD> zoomBox 356.12400 372.72150 491.17300 428.26800
<CMD> zoomBox 372.30350 381.83800 469.87700 421.97050
<CMD> zoomBox 378.62250 385.39350 461.56000 419.50600
<CMD> zoomBox 388.55950 390.98500 448.48150 415.63100
<CMD> zoomBox 395.73850 395.02400 439.03250 412.83100
<CMD> zoomBox 401.25800 398.03650 432.53800 410.90200
<CMD> zoomBox 405.18750 400.25450 427.78850 409.55050
<CMD> zoomBox 408.03750 401.83450 424.36850 408.55150
<CMD> zoomBox 410.11900 402.92150 421.91850 407.77450
<CMD> zoomBox 410.97150 403.38550 421.00100 407.51050
<CMD> zoomBox 412.30850 404.09000 419.55500 407.07050
<CMD> zoomBox 411.74600 403.77100 420.27150 407.27750
<CMD> zoomBox 411.08450 403.39600 421.11450 407.52150
<CMD> zoomBox 410.30600 402.95550 422.10650 407.80900
<CMD> zoomBox 409.39050 402.43700 423.27350 408.14700
<CMD> zoomBox 407.04600 401.10950 426.26200 409.01300
<CMD> zoomBox 405.55550 400.26500 428.16250 409.56350
<CMD> zoomBox 403.80150 399.27150 430.39850 410.21100
<CMD> zoomBox 401.73850 398.10300 433.02900 410.97300
<CMD> zoomBox 399.31100 396.72850 436.12350 411.86950
<CMD> zoomBox 399.58000 398.76050 430.87050 411.63050
<CMD> zoomBox 400.10700 401.95600 422.71550 411.25500
<CMD> zoomBox 400.39850 403.30750 419.61600 411.21200
<CMD> zoomBox 400.64600 404.45700 416.98100 411.17550
<CMD> zoomBox 401.03550 406.26350 412.83800 411.11800
<CMD> zoomBox 401.32450 407.56050 409.85200 411.06800
<CMD> zoomBox 401.44250 408.47950 407.60400 411.01400

--------------------------------------------------------------------------------
Exiting Innovus on Wed Nov 29 02:58:25 2023
  Total CPU time:     1:10:07
  Total real time:    6:43:42
  Peak memory (main): 1638.34MB


*** Memory Usage v#1 (Current mem = 2095.238M, initial mem = 311.355M) ***
*** Message Summary: 184 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=1:09:44, real=6:43:41, mem=2095.2M) ---
