

================================================================
== Vitis HLS Report for 'aggr_mean'
================================================================
* Date:           Mon Jan 17 10:40:02 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.992 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6803|     8795|  22.674 us|  29.314 us|  6803|  8795|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_scatter_sum_fu_40                                           |scatter_sum                                           |     4486|     6406|  14.952 us|  21.351 us|  4486|  6406|       no|
        |grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_52                    |aggr_mean_Pipeline_VITIS_LOOP_68_1                    |       58|       82|   0.193 us|   0.273 us|    58|    82|       no|
        |grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_60                   |aggr_mean_Pipeline_VITIS_LOOP_157_1                   |      170|      242|   0.567 us|   0.807 us|   170|   242|       no|
        |grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_68  |aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3  |     2142|     2142|   7.139 us|   7.139 us|  2142|  2142|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|     9005|    5755|    -|
|Memory               |        1|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     198|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     0|     9015|    5955|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|        1|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_60                   |aggr_mean_Pipeline_VITIS_LOOP_157_1                   |        0|   0|   152|   232|    0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_68  |aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3  |        0|   0|  8676|  5189|    0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_52                    |aggr_mean_Pipeline_VITIS_LOOP_68_1                    |        0|   0|     9|    51|    0|
    |grp_scatter_sum_fu_40                                           |scatter_sum                                           |        0|   0|   168|   283|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                      |        0|   0|  9005|  5755|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |count_U  |aggr_mean_count  |        1|  0|   0|    0|   500|   32|     1|        16000|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                 |        1|  0|   0|    0|   500|   32|     1|        16000|
    +---------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  37|          7|    1|          7|
    |count_address0  |  20|          4|    9|         36|
    |count_ce0       |  20|          4|    1|          4|
    |count_ce1       |   9|          2|    1|          2|
    |count_d0        |  14|          3|   32|         96|
    |count_we0       |  14|          3|    1|          3|
    |out_r_address0  |  14|          3|   16|         48|
    |out_r_address1  |  14|          3|   16|         48|
    |out_r_ce0       |  14|          3|    1|          3|
    |out_r_ce1       |  14|          3|    1|          3|
    |out_r_d1        |  14|          3|   32|         96|
    |out_r_we1       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 198|         41|  112|        349|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_60_ap_start_reg                   |  1|   0|    1|          0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_68_ap_start_reg  |  1|   0|    1|          0|
    |grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_52_ap_start_reg                    |  1|   0|    1|          0|
    |grp_scatter_sum_fu_40_ap_start_reg                                           |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 10|   0|   10|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|            aggr_mean|  return value|
|src_address0         |  out|   16|   ap_memory|                  src|         array|
|src_ce0              |  out|    1|   ap_memory|                  src|         array|
|src_q0               |   in|   32|   ap_memory|                  src|         array|
|out_r_address0       |  out|   16|   ap_memory|                out_r|         array|
|out_r_ce0            |  out|    1|   ap_memory|                out_r|         array|
|out_r_q0             |   in|   32|   ap_memory|                out_r|         array|
|out_r_address1       |  out|   16|   ap_memory|                out_r|         array|
|out_r_ce1            |  out|    1|   ap_memory|                out_r|         array|
|out_r_we1            |  out|    1|   ap_memory|                out_r|         array|
|out_r_d1             |  out|   32|   ap_memory|                out_r|         array|
|num_of_edges_offset  |   in|    7|     ap_none|  num_of_edges_offset|        scalar|
|mean_index_address0  |  out|   16|   ap_memory|           mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|           mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|           mean_index|         array|
|index_buf_address0   |  out|    9|   ap_memory|            index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|            index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|            index_buf|         array|
+---------------------+-----+-----+------------+---------------------+--------------+

