Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar  1 22:47:55 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Bounce_Timer_wrapper_timing_summary_routed.rpt -pb Bounce_Timer_wrapper_timing_summary_routed.pb -rpx Bounce_Timer_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Bounce_Timer_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.366        0.000                      0                  117        0.122        0.000                      0                  117        9.520        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 10.500}     21.000          47.619          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               1.366        0.000                      0                   82        0.122        0.000                      0                   82        9.520        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                   18.510        0.000                      0                   35        0.386        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.595ns (54.007%)  route 0.506ns (45.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 22.468 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=3, routed)           0.506    21.045    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.056    21.101 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN0/O
                         net (fo=1, routed)           0.000    21.101    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN0_n_0
    SLICE_X42Y34         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590    22.468    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_CLK
    SLICE_X42Y34         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
                         clock pessimism              0.000    22.468    
                         clock uncertainty           -0.035    22.433    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.034    22.467    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                         -21.101    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.595ns (59.343%)  route 0.407ns (40.657%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 22.468 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 f  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 f  i_Signal_IBUF_inst/O
                         net (fo=3, routed)           0.407    20.946    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.056    21.002 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    21.002    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE[0]_i_1_n_0
    SLICE_X43Y34         FDPE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590    22.468    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_CLK
    SLICE_X43Y34         FDPE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/C
                         clock pessimism              0.000    22.468    
                         clock uncertainty           -0.035    22.433    
    SLICE_X43Y34         FDPE (Setup_fdpe_C_D)        0.013    22.446    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                         -21.002    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 i_Signal
                            (input port clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.595ns (59.284%)  route 0.408ns (40.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 22.468 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W14                                               0.000    20.000 r  i_Signal (IN)
                         net (fo=0)                   0.000    20.000    i_Signal
    W14                  IBUF (Prop_ibuf_I_O)         0.539    20.539 r  i_Signal_IBUF_inst/O
                         net (fo=3, routed)           0.408    20.947    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_Signal
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.056    21.003 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000    21.003    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE[1]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225    21.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    21.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590    22.468    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_CLK
    SLICE_X43Y34         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]/C
                         clock pessimism              0.000    22.468    
                         clock uncertainty           -0.035    22.433    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.014    22.447    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         22.447    
                         arrival time                         -21.003    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             16.759ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.646%)  route 3.387ns (80.354%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 25.932 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.609     9.474    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I3_O)        0.124     9.598 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.598    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[27]
    SLICE_X41Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    25.932    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.429    26.361    
                         clock uncertainty           -0.035    26.326    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.031    26.357    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         26.357    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 16.759    

Slack (MET) :             16.811ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.896%)  route 3.334ns (80.104%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 25.933 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.556     9.421    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.545 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.545    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[29]
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575    25.933    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.429    26.362    
                         clock uncertainty           -0.035    26.327    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.029    26.356    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         26.356    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                 16.811    

Slack (MET) :             16.815ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.906%)  route 3.332ns (80.094%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 25.933 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.554     9.419    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.543 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.543    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[30]
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575    25.933    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.429    26.362    
                         clock uncertainty           -0.035    26.327    
    SLICE_X41Y37         FDCE (Setup_fdce_C_D)        0.031    26.358    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         26.358    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                 16.815    

Slack (MET) :             16.928ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.467%)  route 3.218ns (79.533%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 25.932 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.440     9.305    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X41Y35         LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.429    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[23]
    SLICE_X41Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    25.932    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.429    26.361    
                         clock uncertainty           -0.035    26.326    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.031    26.357    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         26.357    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 16.928    

Slack (MET) :             16.941ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.490%)  route 3.213ns (79.510%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 25.932 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.436     9.300    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_1/O
                         net (fo=1, routed)           0.000     9.424    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_1_n_0
    SLICE_X38Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    25.932    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/C
                         clock pessimism              0.391    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X38Y37         FDCE (Setup_fdce_C_D)        0.077    26.365    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg
  -------------------------------------------------------------------
                         required time                         26.365    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 16.941    

Slack (MET) :             16.979ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.828ns (20.738%)  route 3.165ns (79.262%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 25.932 - 21.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.749     5.383    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     5.839 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.986     6.825    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.791     7.740    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.864 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.387     9.252    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I3_O)        0.124     9.376 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.376    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[25]
    SLICE_X41Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    25.932    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.429    26.361    
                         clock uncertainty           -0.035    26.326    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)        0.029    26.355    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         26.355    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 16.979    

Slack (MET) :             16.999ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.879%)  route 3.138ns (79.121%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 25.926 - 21.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.752     5.386    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.456     5.842 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.820     6.662    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.786 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.403     7.189    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.915     9.228    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.352    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[3]
    SLICE_X41Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568    25.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.429    26.355    
                         clock uncertainty           -0.035    26.320    
    SLICE_X41Y30         FDCE (Setup_fdce_C_D)        0.031    26.351    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         26.351    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 16.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.663    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.515     1.466    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.075     1.541    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.663    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.515     1.466    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.075     1.541    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063     1.670    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.715 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.715    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.502     1.479    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092     1.571    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.468    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_CLK
    SLICE_X43Y34         FDPE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/Q
                         net (fo=3, routed)           0.109     1.718    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg_n_0_[0]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN0/O
                         net (fo=1, routed)           0.000     1.763    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN0_n_0
    SLICE_X42Y34         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     1.982    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_CLK
    SLICE_X42Y34         FDRE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     1.601    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134     1.740    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X36Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070     1.549    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y34         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.663    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X39Y34         LUT5 (Prop_lut5_I2_O)        0.099     1.762 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.762    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X39Y34         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y34         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091     1.557    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.464    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.150     1.778    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.979    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.599    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.542%)  route 0.154ns (42.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.464    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.154     1.782    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/p_3_out[2]
    SLICE_X38Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.979    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121     1.600    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.227ns (62.655%)  route 0.135ns (37.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y33         FDSE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.135     1.728    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt_en
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.099     1.827 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.827    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0__0
    SLICE_X38Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121     1.599    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.464    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.741    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.786    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X37Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092     1.556    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 10.500 }
Period(ns):         21.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         21.000      18.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         21.000      20.000     SLICE_X43Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X43Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         21.000      20.000     SLICE_X42Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X38Y37    Bounce_Timer_i/HZ_Counter_0/inst/o_Out_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X39Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X41Y32    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X39Y32    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X41Y32    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         21.000      20.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y35    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y35    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X39Y33    Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X38Y33    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.500      10.000     SLICE_X37Y33    Bounce_Timer_i/rst_clk_100MHz_100M/U0/SEQ/from_sys_reg/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y35    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.500      9.520      SLICE_X38Y35    Bounce_Timer_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDPE/C      n/a            0.500         10.500      10.000     SLICE_X43Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X43Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_onehot_r_CURRENT_STATE_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.500      10.000     SLICE_X42Y34    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y32    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y32    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.500      10.000     SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.924%)  route 1.533ns (77.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 25.930 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.533     7.370    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.572    25.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                         clock pessimism              0.391    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.405    25.881    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         25.881    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.924%)  route 1.533ns (77.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 25.930 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.533     7.370    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.572    25.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]/C
                         clock pessimism              0.391    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.405    25.881    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         25.881    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.924%)  route 1.533ns (77.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 25.930 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.533     7.370    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.572    25.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.391    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.405    25.881    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         25.881    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.924%)  route 1.533ns (77.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 25.930 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.533     7.370    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y33         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.572    25.930    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y33         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.391    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.405    25.881    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         25.881    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.571ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.602%)  route 1.476ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 25.933 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.476     7.313    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y37         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575    25.933    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.391    26.324    
                         clock uncertainty           -0.035    26.289    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    25.884    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 18.571    

Slack (MET) :             18.571ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.602%)  route 1.476ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 25.933 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.476     7.313    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y37         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575    25.933    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    26.324    
                         clock uncertainty           -0.035    26.289    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    25.884    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 18.571    

Slack (MET) :             18.571ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.602%)  route 1.476ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 25.933 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.476     7.313    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y37         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575    25.933    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y37         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.391    26.324    
                         clock uncertainty           -0.035    26.289    
    SLICE_X41Y37         FDCE (Recov_fdce_C_CLR)     -0.405    25.884    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         25.884    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 18.571    

Slack (MET) :             18.718ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.578%)  route 1.327ns (74.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 25.931 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.327     7.164    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    25.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.391    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.405    25.882    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         25.882    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 18.718    

Slack (MET) :             18.718ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.578%)  route 1.327ns (74.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 25.931 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.327     7.164    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    25.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism              0.391    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.405    25.882    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         25.882    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 18.718    

Slack (MET) :             18.718ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.000ns  (i_CLK rise@21.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.578%)  route 1.327ns (74.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 25.931 - 21.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.747     5.381    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.837 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          1.327     7.164    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     21.000    21.000 r  
    H16                                               0.000    21.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    21.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    22.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    24.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    25.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/C
                         clock pessimism              0.391    26.322    
                         clock uncertainty           -0.035    26.287    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.405    25.882    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         25.882    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 18.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.188     1.794    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.188     1.794    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.188     1.794    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.188     1.794    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.238     1.844    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.238     1.844    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y32         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y32         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.092%)  route 0.298ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.298     1.904    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.976    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.738%)  route 0.367ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.367     1.973    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.580%)  route 0.433ns (75.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.433     2.039    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism             -0.480     1.498    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@10.500ns period=21.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.580%)  route 0.433ns (75.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.465    Bounce_Timer_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X39Y33         FDRE                                         r  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  Bounce_Timer_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          0.433     2.039    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y30         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.978    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism             -0.480     1.498    
    SLICE_X41Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.633    





