system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab1_copy.srcs/sources_1/bd/system/ipshared/2527/hdl"incdir="../../../../lab1_copy.srcs/sources_1/bd/system/ipshared/2527/hdl"
system.vhd,vhdl,xil_defaultlib,../../../bd/system/hdl/system.vhd,incdir="$ref_dir/../../../../lab1_copy.srcs/sources_1/bd/system/ipshared/2527/hdl"incdir="../../../../lab1_copy.srcs/sources_1/bd/system/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
