+++
title = '''
CWE-1421: Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution
'''
description	= '''
A processor event may allow transient operations to access architecturally restricted data (for example, in another address space) in a shared microarchitectural structure (for example, a CPU cache), potentially exposing the data over a covert channel.
'''
weight = 1421

[extra]
id = 1421
name = '''
Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution
'''
url = "https://cwe.mitre.org/data/definitions/1421.html"
vote = "No Help, or Langs Won't Help"
class = "Base"
clippy_helps = false
rust_docs_links = [
	
]
+++
