// Seed: 1261811904
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  logic id_5;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output tri id_2,
    output wor id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    inout wire id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11
);
  wand id_13 = -1;
  wire id_14 = id_7;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
