
54_Mutex_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08005ec0  08005ec0  00006ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fbc  08005fbc  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fbc  08005fbc  00006fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fc4  08005fc4  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fc4  08005fc4  00006fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fc8  08005fc8  00006fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005fcc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000115c  20000060  0800602c  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011bc  0800602c  000071bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bae  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a89  00000000  00000000  00017c3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  0001a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3a  00000000  00000000  0001b578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002780c  00000000  00000000  0001c0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ee6  00000000  00000000  000438be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0a7b  00000000  00000000  000547a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014521f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000403c  00000000  00000000  00145264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  001492a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ea8 	.word	0x08005ea8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005ea8 	.word	0x08005ea8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000007c 	.word	0x2000007c
 80005cc:	200000d0 	.word	0x200000d0

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <debug_printf>:

osThreadId defaultTaskHandle;
/* USER CODE BEGIN PV */
xSemaphoreHandle mutex;
void debug_printf(const char *fmt, ...)
{
 800061e:	b40f      	push	{r0, r1, r2, r3}
 8000620:	b580      	push	{r7, lr}
 8000622:	b0c2      	sub	sp, #264	@ 0x108
 8000624:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start(args, fmt);
 8000626:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800062a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800062e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000632:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000634:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000638:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063c:	1d38      	adds	r0, r7, #4
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000644:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000648:	f004 ffa2 	bl	8005590 <vsniprintf>
	va_end(args);
	uint16_t i = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000652:	e00e      	b.n	8000672 <debug_printf+0x54>
	{
		ITM_SendChar(buffer[i]);
 8000654:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000658:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800065c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000660:	5cd3      	ldrb	r3, [r2, r3]
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff ffb4 	bl	80005d0 <ITM_SendChar>
		i++;
 8000668:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800066c:	3301      	adds	r3, #1
 800066e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000672:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000676:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800067a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e7      	bne.n	8000654 <debug_printf+0x36>
	}
}
 8000684:	bf00      	nop
 8000686:	bf00      	nop
 8000688:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800068c:	46bd      	mov	sp, r7
 800068e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000692:	b004      	add	sp, #16
 8000694:	4770      	bx	lr
	...

08000698 <vTask1>:

void vTask1(void *vParams)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(xSemaphoreTake(mutex,portMAX_DELAY)==pdTRUE)
 80006a0:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <vTask1+0x3c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f04f 31ff 	mov.w	r1, #4294967295
 80006a8:	4618      	mov	r0, r3
 80006aa:	f003 f931 	bl	8003910 <xQueueSemaphoreTake>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d109      	bne.n	80006c8 <vTask1+0x30>
		{
			debug_printf("Task 1 is running\r\n");
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <vTask1+0x40>)
 80006b6:	f7ff ffb2 	bl	800061e <debug_printf>
			xSemaphoreGive(mutex);
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <vTask1+0x3c>)
 80006bc:	6818      	ldr	r0, [r3, #0]
 80006be:	2300      	movs	r3, #0
 80006c0:	2200      	movs	r2, #0
 80006c2:	2100      	movs	r1, #0
 80006c4:	f003 f822 	bl	800370c <xQueueGenericSend>

		}
		vTaskDelay(500/portTICK_RATE_MS);
 80006c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006cc:	f003 fcca 	bl	8004064 <vTaskDelay>
		if(xSemaphoreTake(mutex,portMAX_DELAY)==pdTRUE)
 80006d0:	e7e6      	b.n	80006a0 <vTask1+0x8>
 80006d2:	bf00      	nop
 80006d4:	2000035c 	.word	0x2000035c
 80006d8:	08005ec0 	.word	0x08005ec0

080006dc <vTask2>:
	}
}
void vTask2(void *vParams)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(xSemaphoreTake(mutex,portMAX_DELAY)==pdTRUE)
 80006e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <vTask2+0x3c>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f04f 31ff 	mov.w	r1, #4294967295
 80006ec:	4618      	mov	r0, r3
 80006ee:	f003 f90f 	bl	8003910 <xQueueSemaphoreTake>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d109      	bne.n	800070c <vTask2+0x30>
		{
			debug_printf("Task 2 is running\r\n");
 80006f8:	4808      	ldr	r0, [pc, #32]	@ (800071c <vTask2+0x40>)
 80006fa:	f7ff ff90 	bl	800061e <debug_printf>
			xSemaphoreGive(mutex);
 80006fe:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <vTask2+0x3c>)
 8000700:	6818      	ldr	r0, [r3, #0]
 8000702:	2300      	movs	r3, #0
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	f003 f800 	bl	800370c <xQueueGenericSend>
		}
		vTaskDelay(500/portTICK_RATE_MS);
 800070c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000710:	f003 fca8 	bl	8004064 <vTaskDelay>
		if(xSemaphoreTake(mutex,portMAX_DELAY)==pdTRUE)
 8000714:	e7e6      	b.n	80006e4 <vTask2+0x8>
 8000716:	bf00      	nop
 8000718:	2000035c 	.word	0x2000035c
 800071c:	08005ed4 	.word	0x08005ed4

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b5b0      	push	{r4, r5, r7, lr}
 8000722:	b08a      	sub	sp, #40	@ 0x28
 8000724:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000726:	f000 fa63 	bl	8000bf0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f84d 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 f8cd 	bl	80008cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000732:	f000 f89b 	bl	800086c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000736:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <main+0x88>)
 8000738:	1d3c      	adds	r4, r7, #4
 800073a:	461d      	mov	r5, r3
 800073c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000740:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000744:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f002 fdd3 	bl	80032f8 <osThreadCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <main+0x8c>)
 8000756:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  	mutex=xSemaphoreCreateMutex();
 8000758:	2001      	movs	r0, #1
 800075a:	f002 ffbf 	bl	80036dc <xQueueCreateMutex>
 800075e:	4603      	mov	r3, r0
 8000760:	4a13      	ldr	r2, [pc, #76]	@ (80007b0 <main+0x90>)
 8000762:	6013      	str	r3, [r2, #0]
    if(mutex!=NULL)
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <main+0x90>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d016      	beq.n	800079a <main+0x7a>
    {
  	  xTaskCreate(vTask1,"task1",200,NULL,2,NULL);
 800076c:	2300      	movs	r3, #0
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	2302      	movs	r3, #2
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2300      	movs	r3, #0
 8000776:	22c8      	movs	r2, #200	@ 0xc8
 8000778:	490e      	ldr	r1, [pc, #56]	@ (80007b4 <main+0x94>)
 800077a:	480f      	ldr	r0, [pc, #60]	@ (80007b8 <main+0x98>)
 800077c:	f003 fb3a 	bl	8003df4 <xTaskCreate>
  	  xTaskCreate(vTask2,"task2",200,NULL,2,NULL);
 8000780:	2300      	movs	r3, #0
 8000782:	9301      	str	r3, [sp, #4]
 8000784:	2302      	movs	r3, #2
 8000786:	9300      	str	r3, [sp, #0]
 8000788:	2300      	movs	r3, #0
 800078a:	22c8      	movs	r2, #200	@ 0xc8
 800078c:	490b      	ldr	r1, [pc, #44]	@ (80007bc <main+0x9c>)
 800078e:	480c      	ldr	r0, [pc, #48]	@ (80007c0 <main+0xa0>)
 8000790:	f003 fb30 	bl	8003df4 <xTaskCreate>

  	  vTaskStartScheduler();
 8000794:	f003 fc9c 	bl	80040d0 <vTaskStartScheduler>
 8000798:	e002      	b.n	80007a0 <main+0x80>
    }
    else
    {
  	  debug_printf("mutex is not created\r\n");
 800079a:	480a      	ldr	r0, [pc, #40]	@ (80007c4 <main+0xa4>)
 800079c:	f7ff ff3f 	bl	800061e <debug_printf>
    }
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007a0:	f002 fda3 	bl	80032ea <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <main+0x84>
 80007a8:	08005f1c 	.word	0x08005f1c
 80007ac:	20000358 	.word	0x20000358
 80007b0:	2000035c 	.word	0x2000035c
 80007b4:	08005ee8 	.word	0x08005ee8
 80007b8:	08000699 	.word	0x08000699
 80007bc:	08005ef0 	.word	0x08005ef0
 80007c0:	080006dd 	.word	0x080006dd
 80007c4:	08005ef8 	.word	0x08005ef8

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b096      	sub	sp, #88	@ 0x58
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	2244      	movs	r2, #68	@ 0x44
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f004 fee8 	bl	80055ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	463b      	mov	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ee:	f000 fd31 	bl	8001254 <HAL_PWREx_ControlVoltageScaling>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007f8:	f000 f8d6 	bl	80009a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fc:	2302      	movs	r3, #2
 80007fe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000800:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000804:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000806:	2310      	movs	r3, #16
 8000808:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	2302      	movs	r3, #2
 800080c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800080e:	2302      	movs	r3, #2
 8000810:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000812:	2301      	movs	r3, #1
 8000814:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000816:	230a      	movs	r3, #10
 8000818:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800081a:	2307      	movs	r3, #7
 800081c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800081e:	2302      	movs	r3, #2
 8000820:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000822:	2302      	movs	r3, #2
 8000824:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	4618      	mov	r0, r3
 800082c:	f000 fd68 	bl	8001300 <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000836:	f000 f8b7 	bl	80009a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	230f      	movs	r3, #15
 800083c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083e:	2303      	movs	r3, #3
 8000840:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800084e:	463b      	mov	r3, r7
 8000850:	2104      	movs	r1, #4
 8000852:	4618      	mov	r0, r3
 8000854:	f001 f930 	bl	8001ab8 <HAL_RCC_ClockConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800085e:	f000 f8a3 	bl	80009a8 <Error_Handler>
  }
}
 8000862:	bf00      	nop
 8000864:	3758      	adds	r7, #88	@ 0x58
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000872:	4a15      	ldr	r2, [pc, #84]	@ (80008c8 <MX_USART2_UART_Init+0x5c>)
 8000874:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000876:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000878:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800087c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000890:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000892:	220c      	movs	r2, #12
 8000894:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800089c:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <MX_USART2_UART_Init+0x58>)
 80008b0:	f001 ffe2 	bl	8002878 <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ba:	f000 f875 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200002d0 	.word	0x200002d0
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	@ 0x28
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000990 <MX_GPIO_Init+0xc4>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000990 <MX_GPIO_Init+0xc4>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ee:	4b28      	ldr	r3, [pc, #160]	@ (8000990 <MX_GPIO_Init+0xc4>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f2:	f003 0304 	and.w	r3, r3, #4
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008fa:	4b25      	ldr	r3, [pc, #148]	@ (8000990 <MX_GPIO_Init+0xc4>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	4a24      	ldr	r2, [pc, #144]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000906:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	4b1f      	ldr	r3, [pc, #124]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	4a1e      	ldr	r2, [pc, #120]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_GPIO_Init+0xc4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	4a18      	ldr	r2, [pc, #96]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000930:	f043 0302 	orr.w	r3, r3, #2
 8000934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_GPIO_Init+0xc4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	2120      	movs	r1, #32
 8000946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094a:	f000 fc5d 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800094e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000954:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4619      	mov	r1, r3
 8000964:	480b      	ldr	r0, [pc, #44]	@ (8000994 <MX_GPIO_Init+0xc8>)
 8000966:	f000 faa5 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800096a:	2320      	movs	r3, #32
 800096c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4619      	mov	r1, r3
 8000980:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000984:	f000 fa96 	bl	8000eb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000988:	bf00      	nop
 800098a:	3728      	adds	r7, #40	@ 0x28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40021000 	.word	0x40021000
 8000994:	48000800 	.word	0x48000800

08000998 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009a0:	2001      	movs	r0, #1
 80009a2:	f002 fcf5 	bl	8003390 <osDelay>
 80009a6:	e7fb      	b.n	80009a0 <StartDefaultTask+0x8>

080009a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ac:	b672      	cpsid	i
}
 80009ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <Error_Handler+0x8>

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009be:	4a10      	ldr	r2, [pc, #64]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <HAL_MspInit+0x4c>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	210f      	movs	r1, #15
 80009ee:	f06f 0001 	mvn.w	r0, #1
 80009f2:	f000 fa36 	bl	8000e62 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0ac      	sub	sp, #176	@ 0xb0
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	2288      	movs	r2, #136	@ 0x88
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f004 fdc1 	bl	80055ac <memset>
  if(huart->Instance==USART2)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a21      	ldr	r2, [pc, #132]	@ (8000ab4 <HAL_UART_MspInit+0xb0>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d13b      	bne.n	8000aac <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a34:	2302      	movs	r3, #2
 8000a36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	4618      	mov	r0, r3
 8000a42:	f001 fa5d 	bl	8001f00 <HAL_RCCEx_PeriphCLKConfig>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a4c:	f7ff ffac 	bl	80009a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a50:	4b19      	ldr	r3, [pc, #100]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a54:	4a18      	ldr	r2, [pc, #96]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a5c:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a64:	613b      	str	r3, [r7, #16]
 8000a66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a68:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6c:	4a12      	ldr	r2, [pc, #72]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a6e:	f043 0301 	orr.w	r3, r3, #1
 8000a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a74:	4b10      	ldr	r3, [pc, #64]	@ (8000ab8 <HAL_UART_MspInit+0xb4>)
 8000a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	60fb      	str	r3, [r7, #12]
 8000a7e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a80:	230c      	movs	r3, #12
 8000a82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a92:	2303      	movs	r3, #3
 8000a94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a98:	2307      	movs	r3, #7
 8000a9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa8:	f000 fa04 	bl	8000eb4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aac:	bf00      	nop
 8000aae:	37b0      	adds	r7, #176	@ 0xb0
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40004400 	.word	0x40004400
 8000ab8:	40021000 	.word	0x40021000

08000abc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <NMI_Handler+0x4>

08000ac4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <HardFault_Handler+0x4>

08000acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <MemManage_Handler+0x4>

08000ad4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <BusFault_Handler+0x4>

08000adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <UsageFault_Handler+0x4>

08000ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af6:	f000 f8d7 	bl	8000ca8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000afa:	f003 fef3 	bl	80048e4 <xTaskGetSchedulerState>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d001      	beq.n	8000b08 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b04:	f004 fad8 	bl	80050b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b14:	4a14      	ldr	r2, [pc, #80]	@ (8000b68 <_sbrk+0x5c>)
 8000b16:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <_sbrk+0x60>)
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b20:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d102      	bne.n	8000b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b28:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <_sbrk+0x64>)
 8000b2a:	4a12      	ldr	r2, [pc, #72]	@ (8000b74 <_sbrk+0x68>)
 8000b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b2e:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <_sbrk+0x64>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d207      	bcs.n	8000b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b3c:	f004 fd3e 	bl	80055bc <__errno>
 8000b40:	4603      	mov	r3, r0
 8000b42:	220c      	movs	r2, #12
 8000b44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4a:	e009      	b.n	8000b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b4c:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <_sbrk+0x64>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <_sbrk+0x64>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4413      	add	r3, r2
 8000b5a:	4a05      	ldr	r2, [pc, #20]	@ (8000b70 <_sbrk+0x64>)
 8000b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20018000 	.word	0x20018000
 8000b6c:	00000400 	.word	0x00000400
 8000b70:	20000360 	.word	0x20000360
 8000b74:	200011c0 	.word	0x200011c0

08000b78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b7c:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <SystemInit+0x20>)
 8000b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b82:	4a05      	ldr	r2, [pc, #20]	@ (8000b98 <SystemInit+0x20>)
 8000b84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ba0:	f7ff ffea 	bl	8000b78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba4:	480c      	ldr	r0, [pc, #48]	@ (8000bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ba6:	490d      	ldr	r1, [pc, #52]	@ (8000bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8000be0 <LoopForever+0xe>)
  movs r3, #0
 8000baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bac:	e002      	b.n	8000bb4 <LoopCopyDataInit>

08000bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb2:	3304      	adds	r3, #4

08000bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb8:	d3f9      	bcc.n	8000bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bba:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8000be8 <LoopForever+0x16>)
  movs r3, #0
 8000bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc0:	e001      	b.n	8000bc6 <LoopFillZerobss>

08000bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc4:	3204      	adds	r2, #4

08000bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc8:	d3fb      	bcc.n	8000bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bca:	f004 fcfd 	bl	80055c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bce:	f7ff fda7 	bl	8000720 <main>

08000bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bd2:	e7fe      	b.n	8000bd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bd4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bdc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000be0:	08005fcc 	.word	0x08005fcc
  ldr r2, =_sbss
 8000be4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000be8:	200011bc 	.word	0x200011bc

08000bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bec:	e7fe      	b.n	8000bec <ADC1_2_IRQHandler>
	...

08000bf0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <HAL_Init+0x3c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a0b      	ldr	r2, [pc, #44]	@ (8000c2c <HAL_Init+0x3c>)
 8000c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c04:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c06:	2003      	movs	r0, #3
 8000c08:	f000 f920 	bl	8000e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c0c:	200f      	movs	r0, #15
 8000c0e:	f000 f80f 	bl	8000c30 <HAL_InitTick>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d002      	beq.n	8000c1e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	e001      	b.n	8000c22 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c1e:	f7ff fec9 	bl	80009b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c22:	79fb      	ldrb	r3, [r7, #7]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40022000 	.word	0x40022000

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c3c:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <HAL_InitTick+0x6c>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d023      	beq.n	8000c8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c44:	4b16      	ldr	r3, [pc, #88]	@ (8000ca0 <HAL_InitTick+0x70>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <HAL_InitTick+0x6c>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 f91d 	bl	8000e9a <HAL_SYSTICK_Config>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d10f      	bne.n	8000c86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d809      	bhi.n	8000c80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	f000 f8f5 	bl	8000e62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca4 <HAL_InitTick+0x74>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e007      	b.n	8000c90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c80:	2301      	movs	r3, #1
 8000c82:	73fb      	strb	r3, [r7, #15]
 8000c84:	e004      	b.n	8000c90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	73fb      	strb	r3, [r7, #15]
 8000c8a:	e001      	b.n	8000c90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3710      	adds	r7, #16
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000004 	.word	0x20000004

08000ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <HAL_IncTick+0x20>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_IncTick+0x24>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <HAL_IncTick+0x24>)
 8000cba:	6013      	str	r3, [r2, #0]
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	20000364 	.word	0x20000364

08000cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	@ (8000ce4 <HAL_GetTick+0x14>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000364 	.word	0x20000364

08000ce8 <__NVIC_SetPriorityGrouping>:
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d04:	4013      	ands	r3, r2
 8000d06:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1a:	4a04      	ldr	r2, [pc, #16]	@ (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	60d3      	str	r3, [r2, #12]
}
 8000d20:	bf00      	nop
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <__NVIC_GetPriorityGrouping>:
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d34:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <__NVIC_GetPriorityGrouping+0x18>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	f003 0307 	and.w	r3, r3, #7
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <__NVIC_SetPriority>:
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	6039      	str	r1, [r7, #0]
 8000d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	db0a      	blt.n	8000d76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	490c      	ldr	r1, [pc, #48]	@ (8000d98 <__NVIC_SetPriority+0x4c>)
 8000d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6a:	0112      	lsls	r2, r2, #4
 8000d6c:	b2d2      	uxtb	r2, r2
 8000d6e:	440b      	add	r3, r1
 8000d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d74:	e00a      	b.n	8000d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	b2da      	uxtb	r2, r3
 8000d7a:	4908      	ldr	r1, [pc, #32]	@ (8000d9c <__NVIC_SetPriority+0x50>)
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	f003 030f 	and.w	r3, r3, #15
 8000d82:	3b04      	subs	r3, #4
 8000d84:	0112      	lsls	r2, r2, #4
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	440b      	add	r3, r1
 8000d8a:	761a      	strb	r2, [r3, #24]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000e100 	.word	0xe000e100
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <NVIC_EncodePriority>:
{
 8000da0:	b480      	push	{r7}
 8000da2:	b089      	sub	sp, #36	@ 0x24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db4:	69fb      	ldr	r3, [r7, #28]
 8000db6:	f1c3 0307 	rsb	r3, r3, #7
 8000dba:	2b04      	cmp	r3, #4
 8000dbc:	bf28      	it	cs
 8000dbe:	2304      	movcs	r3, #4
 8000dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	3304      	adds	r3, #4
 8000dc6:	2b06      	cmp	r3, #6
 8000dc8:	d902      	bls.n	8000dd0 <NVIC_EncodePriority+0x30>
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3b03      	subs	r3, #3
 8000dce:	e000      	b.n	8000dd2 <NVIC_EncodePriority+0x32>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43da      	mvns	r2, r3
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	401a      	ands	r2, r3
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	fa01 f303 	lsl.w	r3, r1, r3
 8000df2:	43d9      	mvns	r1, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	4313      	orrs	r3, r2
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3724      	adds	r7, #36	@ 0x24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <SysTick_Config>:
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3b01      	subs	r3, #1
 8000e14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e18:	d301      	bcc.n	8000e1e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e00f      	b.n	8000e3e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <SysTick_Config+0x40>)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e26:	210f      	movs	r1, #15
 8000e28:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2c:	f7ff ff8e 	bl	8000d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e30:	4b05      	ldr	r3, [pc, #20]	@ (8000e48 <SysTick_Config+0x40>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e36:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <SysTick_Config+0x40>)
 8000e38:	2207      	movs	r2, #7
 8000e3a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	e000e010 	.word	0xe000e010

08000e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff ff47 	bl	8000ce8 <__NVIC_SetPriorityGrouping>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b086      	sub	sp, #24
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	4603      	mov	r3, r0
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
 8000e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e74:	f7ff ff5c 	bl	8000d30 <__NVIC_GetPriorityGrouping>
 8000e78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	68b9      	ldr	r1, [r7, #8]
 8000e7e:	6978      	ldr	r0, [r7, #20]
 8000e80:	f7ff ff8e 	bl	8000da0 <NVIC_EncodePriority>
 8000e84:	4602      	mov	r2, r0
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff ff5d 	bl	8000d4c <__NVIC_SetPriority>
}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ffb0 	bl	8000e08 <SysTick_Config>
 8000ea8:	4603      	mov	r3, r0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b087      	sub	sp, #28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec2:	e17f      	b.n	80011c4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	2101      	movs	r1, #1
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f000 8171 	beq.w	80011be <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d005      	beq.n	8000ef4 <HAL_GPIO_Init+0x40>
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d130      	bne.n	8000f56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	68da      	ldr	r2, [r3, #12]
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	091b      	lsrs	r3, r3, #4
 8000f40:	f003 0201 	and.w	r2, r3, #1
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d118      	bne.n	8000f94 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f68:	2201      	movs	r2, #1
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	08db      	lsrs	r3, r3, #3
 8000f7e:	f003 0201 	and.w	r2, r3, #1
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 0303 	and.w	r3, r3, #3
 8000f9c:	2b03      	cmp	r3, #3
 8000f9e:	d017      	beq.n	8000fd0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	2203      	movs	r2, #3
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	689a      	ldr	r2, [r3, #8]
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d123      	bne.n	8001024 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	08da      	lsrs	r2, r3, #3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3208      	adds	r2, #8
 8000fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	f003 0307 	and.w	r3, r3, #7
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	220f      	movs	r2, #15
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	691a      	ldr	r2, [r3, #16]
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4313      	orrs	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	08da      	lsrs	r2, r3, #3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3208      	adds	r2, #8
 800101e:	6939      	ldr	r1, [r7, #16]
 8001020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	2203      	movs	r2, #3
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	4013      	ands	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f003 0203 	and.w	r2, r3, #3
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001060:	2b00      	cmp	r3, #0
 8001062:	f000 80ac 	beq.w	80011be <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001066:	4b5f      	ldr	r3, [pc, #380]	@ (80011e4 <HAL_GPIO_Init+0x330>)
 8001068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106a:	4a5e      	ldr	r2, [pc, #376]	@ (80011e4 <HAL_GPIO_Init+0x330>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6613      	str	r3, [r2, #96]	@ 0x60
 8001072:	4b5c      	ldr	r3, [pc, #368]	@ (80011e4 <HAL_GPIO_Init+0x330>)
 8001074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800107e:	4a5a      	ldr	r2, [pc, #360]	@ (80011e8 <HAL_GPIO_Init+0x334>)
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	3302      	adds	r3, #2
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	f003 0303 	and.w	r3, r3, #3
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	220f      	movs	r2, #15
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010a8:	d025      	beq.n	80010f6 <HAL_GPIO_Init+0x242>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a4f      	ldr	r2, [pc, #316]	@ (80011ec <HAL_GPIO_Init+0x338>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d01f      	beq.n	80010f2 <HAL_GPIO_Init+0x23e>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4e      	ldr	r2, [pc, #312]	@ (80011f0 <HAL_GPIO_Init+0x33c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d019      	beq.n	80010ee <HAL_GPIO_Init+0x23a>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a4d      	ldr	r2, [pc, #308]	@ (80011f4 <HAL_GPIO_Init+0x340>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0x236>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a4c      	ldr	r2, [pc, #304]	@ (80011f8 <HAL_GPIO_Init+0x344>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d00d      	beq.n	80010e6 <HAL_GPIO_Init+0x232>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a4b      	ldr	r2, [pc, #300]	@ (80011fc <HAL_GPIO_Init+0x348>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x22e>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4a      	ldr	r2, [pc, #296]	@ (8001200 <HAL_GPIO_Init+0x34c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_GPIO_Init+0x22a>
 80010da:	2306      	movs	r3, #6
 80010dc:	e00c      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010de:	2307      	movs	r3, #7
 80010e0:	e00a      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010e2:	2305      	movs	r3, #5
 80010e4:	e008      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010e6:	2304      	movs	r3, #4
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x244>
 80010f6:	2300      	movs	r3, #0
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	f002 0203 	and.w	r2, r2, #3
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4093      	lsls	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001108:	4937      	ldr	r1, [pc, #220]	@ (80011e8 <HAL_GPIO_Init+0x334>)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001116:	4b3b      	ldr	r3, [pc, #236]	@ (8001204 <HAL_GPIO_Init+0x350>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43db      	mvns	r3, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800113a:	4a32      	ldr	r2, [pc, #200]	@ (8001204 <HAL_GPIO_Init+0x350>)
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001140:	4b30      	ldr	r3, [pc, #192]	@ (8001204 <HAL_GPIO_Init+0x350>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	43db      	mvns	r3, r3
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001164:	4a27      	ldr	r2, [pc, #156]	@ (8001204 <HAL_GPIO_Init+0x350>)
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800116a:	4b26      	ldr	r3, [pc, #152]	@ (8001204 <HAL_GPIO_Init+0x350>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43db      	mvns	r3, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4013      	ands	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800118e:	4a1d      	ldr	r2, [pc, #116]	@ (8001204 <HAL_GPIO_Init+0x350>)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001194:	4b1b      	ldr	r3, [pc, #108]	@ (8001204 <HAL_GPIO_Init+0x350>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43db      	mvns	r3, r3
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011b8:	4a12      	ldr	r2, [pc, #72]	@ (8001204 <HAL_GPIO_Init+0x350>)
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	3301      	adds	r3, #1
 80011c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa22 f303 	lsr.w	r3, r2, r3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	f47f ae78 	bne.w	8000ec4 <HAL_GPIO_Init+0x10>
  }
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	371c      	adds	r7, #28
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40010000 	.word	0x40010000
 80011ec:	48000400 	.word	0x48000400
 80011f0:	48000800 	.word	0x48000800
 80011f4:	48000c00 	.word	0x48000c00
 80011f8:	48001000 	.word	0x48001000
 80011fc:	48001400 	.word	0x48001400
 8001200:	48001800 	.word	0x48001800
 8001204:	40010400 	.word	0x40010400

08001208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
 8001214:	4613      	mov	r3, r2
 8001216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001218:	787b      	ldrb	r3, [r7, #1]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001224:	e002      	b.n	800122c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001226:	887a      	ldrh	r2, [r7, #2]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800123c:	4b04      	ldr	r3, [pc, #16]	@ (8001250 <HAL_PWREx_GetVoltageRange+0x18>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40007000 	.word	0x40007000

08001254 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001262:	d130      	bne.n	80012c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001264:	4b23      	ldr	r3, [pc, #140]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800126c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001270:	d038      	beq.n	80012e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001272:	4b20      	ldr	r3, [pc, #128]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800127a:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800127c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001280:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001282:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2232      	movs	r2, #50	@ 0x32
 8001288:	fb02 f303 	mul.w	r3, r2, r3
 800128c:	4a1b      	ldr	r2, [pc, #108]	@ (80012fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	0c9b      	lsrs	r3, r3, #18
 8001294:	3301      	adds	r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001298:	e002      	b.n	80012a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3b01      	subs	r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012a0:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ac:	d102      	bne.n	80012b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1f2      	bne.n	800129a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012b4:	4b0f      	ldr	r3, [pc, #60]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b6:	695b      	ldr	r3, [r3, #20]
 80012b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012c0:	d110      	bne.n	80012e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e00f      	b.n	80012e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012c6:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012d2:	d007      	beq.n	80012e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d4:	4b07      	ldr	r3, [pc, #28]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012dc:	4a05      	ldr	r2, [pc, #20]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40007000 	.word	0x40007000
 80012f8:	20000000 	.word	0x20000000
 80012fc:	431bde83 	.word	0x431bde83

08001300 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e3ca      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001312:	4b97      	ldr	r3, [pc, #604]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	f003 030c 	and.w	r3, r3, #12
 800131a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800131c:	4b94      	ldr	r3, [pc, #592]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	f003 0303 	and.w	r3, r3, #3
 8001324:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0310 	and.w	r3, r3, #16
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 80e4 	beq.w	80014fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <HAL_RCC_OscConfig+0x4a>
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	2b0c      	cmp	r3, #12
 800133e:	f040 808b 	bne.w	8001458 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b01      	cmp	r3, #1
 8001346:	f040 8087 	bne.w	8001458 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800134a:	4b89      	ldr	r3, [pc, #548]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <HAL_RCC_OscConfig+0x62>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d101      	bne.n	8001362 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e3a2      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a1a      	ldr	r2, [r3, #32]
 8001366:	4b82      	ldr	r3, [pc, #520]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0308 	and.w	r3, r3, #8
 800136e:	2b00      	cmp	r3, #0
 8001370:	d004      	beq.n	800137c <HAL_RCC_OscConfig+0x7c>
 8001372:	4b7f      	ldr	r3, [pc, #508]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800137a:	e005      	b.n	8001388 <HAL_RCC_OscConfig+0x88>
 800137c:	4b7c      	ldr	r3, [pc, #496]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800137e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001382:	091b      	lsrs	r3, r3, #4
 8001384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001388:	4293      	cmp	r3, r2
 800138a:	d223      	bcs.n	80013d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a1b      	ldr	r3, [r3, #32]
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fd55 	bl	8001e40 <RCC_SetFlashLatencyFromMSIRange>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e383      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013a0:	4b73      	ldr	r3, [pc, #460]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a72      	ldr	r2, [pc, #456]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013a6:	f043 0308 	orr.w	r3, r3, #8
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4b70      	ldr	r3, [pc, #448]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	496d      	ldr	r1, [pc, #436]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013be:	4b6c      	ldr	r3, [pc, #432]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	021b      	lsls	r3, r3, #8
 80013cc:	4968      	ldr	r1, [pc, #416]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013ce:	4313      	orrs	r3, r2
 80013d0:	604b      	str	r3, [r1, #4]
 80013d2:	e025      	b.n	8001420 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013d4:	4b66      	ldr	r3, [pc, #408]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a65      	ldr	r2, [pc, #404]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	4b63      	ldr	r3, [pc, #396]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	4960      	ldr	r1, [pc, #384]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	021b      	lsls	r3, r3, #8
 8001400:	495b      	ldr	r1, [pc, #364]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001402:	4313      	orrs	r3, r2
 8001404:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d109      	bne.n	8001420 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fd15 	bl	8001e40 <RCC_SetFlashLatencyFromMSIRange>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e343      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001420:	f000 fc4a 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8001424:	4602      	mov	r2, r0
 8001426:	4b52      	ldr	r3, [pc, #328]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	091b      	lsrs	r3, r3, #4
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	4950      	ldr	r1, [pc, #320]	@ (8001574 <HAL_RCC_OscConfig+0x274>)
 8001432:	5ccb      	ldrb	r3, [r1, r3]
 8001434:	f003 031f 	and.w	r3, r3, #31
 8001438:	fa22 f303 	lsr.w	r3, r2, r3
 800143c:	4a4e      	ldr	r2, [pc, #312]	@ (8001578 <HAL_RCC_OscConfig+0x278>)
 800143e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001440:	4b4e      	ldr	r3, [pc, #312]	@ (800157c <HAL_RCC_OscConfig+0x27c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fbf3 	bl	8000c30 <HAL_InitTick>
 800144a:	4603      	mov	r3, r0
 800144c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800144e:	7bfb      	ldrb	r3, [r7, #15]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d052      	beq.n	80014fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	e327      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d032      	beq.n	80014c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001460:	4b43      	ldr	r3, [pc, #268]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a42      	ldr	r2, [pc, #264]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001466:	f043 0301 	orr.w	r3, r3, #1
 800146a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800146c:	f7ff fc30 	bl	8000cd0 <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001474:	f7ff fc2c 	bl	8000cd0 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e310      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001486:	4b3a      	ldr	r3, [pc, #232]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001492:	4b37      	ldr	r3, [pc, #220]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a36      	ldr	r2, [pc, #216]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001498:	f043 0308 	orr.w	r3, r3, #8
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	4b34      	ldr	r3, [pc, #208]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	4931      	ldr	r1, [pc, #196]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	492c      	ldr	r1, [pc, #176]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	604b      	str	r3, [r1, #4]
 80014c4:	e01a      	b.n	80014fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a29      	ldr	r2, [pc, #164]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014cc:	f023 0301 	bic.w	r3, r3, #1
 80014d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fbfd 	bl	8000cd0 <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014da:	f7ff fbf9 	bl	8000cd0 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e2dd      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014ec:	4b20      	ldr	r3, [pc, #128]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1f0      	bne.n	80014da <HAL_RCC_OscConfig+0x1da>
 80014f8:	e000      	b.n	80014fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	2b00      	cmp	r3, #0
 8001506:	d074      	beq.n	80015f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2b08      	cmp	r3, #8
 800150c:	d005      	beq.n	800151a <HAL_RCC_OscConfig+0x21a>
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	2b0c      	cmp	r3, #12
 8001512:	d10e      	bne.n	8001532 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b03      	cmp	r3, #3
 8001518:	d10b      	bne.n	8001532 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d064      	beq.n	80015f0 <HAL_RCC_OscConfig+0x2f0>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d160      	bne.n	80015f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e2ba      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800153a:	d106      	bne.n	800154a <HAL_RCC_OscConfig+0x24a>
 800153c:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0b      	ldr	r2, [pc, #44]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	e026      	b.n	8001598 <HAL_RCC_OscConfig+0x298>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001552:	d115      	bne.n	8001580 <HAL_RCC_OscConfig+0x280>
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a05      	ldr	r2, [pc, #20]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 800155a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800155e:	6013      	str	r3, [r2, #0]
 8001560:	4b03      	ldr	r3, [pc, #12]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a02      	ldr	r2, [pc, #8]	@ (8001570 <HAL_RCC_OscConfig+0x270>)
 8001566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	e014      	b.n	8001598 <HAL_RCC_OscConfig+0x298>
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	08005f40 	.word	0x08005f40
 8001578:	20000000 	.word	0x20000000
 800157c:	20000004 	.word	0x20000004
 8001580:	4ba0      	ldr	r3, [pc, #640]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a9f      	ldr	r2, [pc, #636]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800158a:	6013      	str	r3, [r2, #0]
 800158c:	4b9d      	ldr	r3, [pc, #628]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a9c      	ldr	r2, [pc, #624]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001592:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d013      	beq.n	80015c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a0:	f7ff fb96 	bl	8000cd0 <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a8:	f7ff fb92 	bl	8000cd0 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b64      	cmp	r3, #100	@ 0x64
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e276      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ba:	4b92      	ldr	r3, [pc, #584]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d0f0      	beq.n	80015a8 <HAL_RCC_OscConfig+0x2a8>
 80015c6:	e014      	b.n	80015f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff fb82 	bl	8000cd0 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d0:	f7ff fb7e 	bl	8000cd0 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b64      	cmp	r3, #100	@ 0x64
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e262      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015e2:	4b88      	ldr	r3, [pc, #544]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x2d0>
 80015ee:	e000      	b.n	80015f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d060      	beq.n	80016c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	2b04      	cmp	r3, #4
 8001602:	d005      	beq.n	8001610 <HAL_RCC_OscConfig+0x310>
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	2b0c      	cmp	r3, #12
 8001608:	d119      	bne.n	800163e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	2b02      	cmp	r3, #2
 800160e:	d116      	bne.n	800163e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001610:	4b7c      	ldr	r3, [pc, #496]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001618:	2b00      	cmp	r3, #0
 800161a:	d005      	beq.n	8001628 <HAL_RCC_OscConfig+0x328>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d101      	bne.n	8001628 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e23f      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001628:	4b76      	ldr	r3, [pc, #472]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	061b      	lsls	r3, r3, #24
 8001636:	4973      	ldr	r1, [pc, #460]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001638:	4313      	orrs	r3, r2
 800163a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800163c:	e040      	b.n	80016c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d023      	beq.n	800168e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001646:	4b6f      	ldr	r3, [pc, #444]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a6e      	ldr	r2, [pc, #440]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800164c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001650:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001652:	f7ff fb3d 	bl	8000cd0 <HAL_GetTick>
 8001656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001658:	e008      	b.n	800166c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165a:	f7ff fb39 	bl	8000cd0 <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	2b02      	cmp	r3, #2
 8001666:	d901      	bls.n	800166c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e21d      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800166c:	4b65      	ldr	r3, [pc, #404]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001674:	2b00      	cmp	r3, #0
 8001676:	d0f0      	beq.n	800165a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001678:	4b62      	ldr	r3, [pc, #392]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	061b      	lsls	r3, r3, #24
 8001686:	495f      	ldr	r1, [pc, #380]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
 800168c:	e018      	b.n	80016c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800168e:	4b5d      	ldr	r3, [pc, #372]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a5c      	ldr	r2, [pc, #368]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800169a:	f7ff fb19 	bl	8000cd0 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016a2:	f7ff fb15 	bl	8000cd0 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e1f9      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016b4:	4b53      	ldr	r3, [pc, #332]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f0      	bne.n	80016a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d03c      	beq.n	8001746 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	695b      	ldr	r3, [r3, #20]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d01c      	beq.n	800170e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016da:	4a4a      	ldr	r2, [pc, #296]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e4:	f7ff faf4 	bl	8000cd0 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ec:	f7ff faf0 	bl	8000cd0 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e1d4      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016fe:	4b41      	ldr	r3, [pc, #260]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001700:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0ef      	beq.n	80016ec <HAL_RCC_OscConfig+0x3ec>
 800170c:	e01b      	b.n	8001746 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800170e:	4b3d      	ldr	r3, [pc, #244]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001710:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001714:	4a3b      	ldr	r2, [pc, #236]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001716:	f023 0301 	bic.w	r3, r3, #1
 800171a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171e:	f7ff fad7 	bl	8000cd0 <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001726:	f7ff fad3 	bl	8000cd0 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e1b7      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001738:	4b32      	ldr	r3, [pc, #200]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800173a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1ef      	bne.n	8001726 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80a6 	beq.w	80018a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001758:	4b2a      	ldr	r3, [pc, #168]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d10d      	bne.n	8001780 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001764:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001768:	4a26      	ldr	r2, [pc, #152]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 800176a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800176e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001770:	4b24      	ldr	r3, [pc, #144]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 8001772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001774:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800177c:	2301      	movs	r3, #1
 800177e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001780:	4b21      	ldr	r3, [pc, #132]	@ (8001808 <HAL_RCC_OscConfig+0x508>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001788:	2b00      	cmp	r3, #0
 800178a:	d118      	bne.n	80017be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800178c:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <HAL_RCC_OscConfig+0x508>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a1d      	ldr	r2, [pc, #116]	@ (8001808 <HAL_RCC_OscConfig+0x508>)
 8001792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001796:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001798:	f7ff fa9a 	bl	8000cd0 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a0:	f7ff fa96 	bl	8000cd0 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e17a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017b2:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_RCC_OscConfig+0x508>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d108      	bne.n	80017d8 <HAL_RCC_OscConfig+0x4d8>
 80017c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017d6:	e029      	b.n	800182c <HAL_RCC_OscConfig+0x52c>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	2b05      	cmp	r3, #5
 80017de:	d115      	bne.n	800180c <HAL_RCC_OscConfig+0x50c>
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e6:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017e8:	f043 0304 	orr.w	r3, r3, #4
 80017ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017f0:	4b04      	ldr	r3, [pc, #16]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f6:	4a03      	ldr	r2, [pc, #12]	@ (8001804 <HAL_RCC_OscConfig+0x504>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001800:	e014      	b.n	800182c <HAL_RCC_OscConfig+0x52c>
 8001802:	bf00      	nop
 8001804:	40021000 	.word	0x40021000
 8001808:	40007000 	.word	0x40007000
 800180c:	4b9c      	ldr	r3, [pc, #624]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001812:	4a9b      	ldr	r2, [pc, #620]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800181c:	4b98      	ldr	r3, [pc, #608]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 800181e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001822:	4a97      	ldr	r2, [pc, #604]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001824:	f023 0304 	bic.w	r3, r3, #4
 8001828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d016      	beq.n	8001862 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001834:	f7ff fa4c 	bl	8000cd0 <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800183a:	e00a      	b.n	8001852 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183c:	f7ff fa48 	bl	8000cd0 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184a:	4293      	cmp	r3, r2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e12a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001852:	4b8b      	ldr	r3, [pc, #556]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0ed      	beq.n	800183c <HAL_RCC_OscConfig+0x53c>
 8001860:	e015      	b.n	800188e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001862:	f7ff fa35 	bl	8000cd0 <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001868:	e00a      	b.n	8001880 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186a:	f7ff fa31 	bl	8000cd0 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001878:	4293      	cmp	r3, r2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e113      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001880:	4b7f      	ldr	r3, [pc, #508]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1ed      	bne.n	800186a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800188e:	7ffb      	ldrb	r3, [r7, #31]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d105      	bne.n	80018a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001894:	4b7a      	ldr	r3, [pc, #488]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001898:	4a79      	ldr	r2, [pc, #484]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 800189a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800189e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80fe 	beq.w	8001aa6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	f040 80d0 	bne.w	8001a54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018b4:	4b72      	ldr	r3, [pc, #456]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f003 0203 	and.w	r2, r3, #3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d130      	bne.n	800192a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	3b01      	subs	r3, #1
 80018d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d127      	bne.n	800192a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d11f      	bne.n	800192a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018f4:	2a07      	cmp	r2, #7
 80018f6:	bf14      	ite	ne
 80018f8:	2201      	movne	r2, #1
 80018fa:	2200      	moveq	r2, #0
 80018fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018fe:	4293      	cmp	r3, r2
 8001900:	d113      	bne.n	800192a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800190c:	085b      	lsrs	r3, r3, #1
 800190e:	3b01      	subs	r3, #1
 8001910:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001912:	429a      	cmp	r2, r3
 8001914:	d109      	bne.n	800192a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001920:	085b      	lsrs	r3, r3, #1
 8001922:	3b01      	subs	r3, #1
 8001924:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001926:	429a      	cmp	r2, r3
 8001928:	d06e      	beq.n	8001a08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	2b0c      	cmp	r3, #12
 800192e:	d069      	beq.n	8001a04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001930:	4b53      	ldr	r3, [pc, #332]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d105      	bne.n	8001948 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800193c:	4b50      	ldr	r3, [pc, #320]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0ad      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800194c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a4b      	ldr	r2, [pc, #300]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001956:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001958:	f7ff f9ba 	bl	8000cd0 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001960:	f7ff f9b6 	bl	8000cd0 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e09a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001972:	4b43      	ldr	r3, [pc, #268]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800197e:	4b40      	ldr	r3, [pc, #256]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	4b40      	ldr	r3, [pc, #256]	@ (8001a84 <HAL_RCC_OscConfig+0x784>)
 8001984:	4013      	ands	r3, r2
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800198e:	3a01      	subs	r2, #1
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	4311      	orrs	r1, r2
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001998:	0212      	lsls	r2, r2, #8
 800199a:	4311      	orrs	r1, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80019a0:	0852      	lsrs	r2, r2, #1
 80019a2:	3a01      	subs	r2, #1
 80019a4:	0552      	lsls	r2, r2, #21
 80019a6:	4311      	orrs	r1, r2
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019ac:	0852      	lsrs	r2, r2, #1
 80019ae:	3a01      	subs	r2, #1
 80019b0:	0652      	lsls	r2, r2, #25
 80019b2:	4311      	orrs	r1, r2
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019b8:	0912      	lsrs	r2, r2, #4
 80019ba:	0452      	lsls	r2, r2, #17
 80019bc:	430a      	orrs	r2, r1
 80019be:	4930      	ldr	r1, [pc, #192]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019dc:	f7ff f978 	bl	8000cd0 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff f974 	bl	8000cd0 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e058      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f6:	4b22      	ldr	r3, [pc, #136]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a02:	e050      	b.n	8001aa6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e04f      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a08:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d148      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a14:	4b1a      	ldr	r3, [pc, #104]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a19      	ldr	r2, [pc, #100]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a20:	4b17      	ldr	r3, [pc, #92]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4a16      	ldr	r2, [pc, #88]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a2c:	f7ff f950 	bl	8000cd0 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff f94c 	bl	8000cd0 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e030      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a46:	4b0e      	ldr	r3, [pc, #56]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x734>
 8001a52:	e028      	b.n	8001aa6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	2b0c      	cmp	r3, #12
 8001a58:	d023      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a5a:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a08      	ldr	r2, [pc, #32]	@ (8001a80 <HAL_RCC_OscConfig+0x780>)
 8001a60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a66:	f7ff f933 	bl	8000cd0 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a6c:	e00c      	b.n	8001a88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7ff f92f 	bl	8000cd0 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d905      	bls.n	8001a88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e013      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
 8001a80:	40021000 	.word	0x40021000
 8001a84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a88:	4b09      	ldr	r3, [pc, #36]	@ (8001ab0 <HAL_RCC_OscConfig+0x7b0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1ec      	bne.n	8001a6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_RCC_OscConfig+0x7b0>)
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	4905      	ldr	r1, [pc, #20]	@ (8001ab0 <HAL_RCC_OscConfig+0x7b0>)
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_RCC_OscConfig+0x7b4>)
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	60cb      	str	r3, [r1, #12]
 8001aa0:	e001      	b.n	8001aa6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e000      	b.n	8001aa8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3720      	adds	r7, #32
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	feeefffc 	.word	0xfeeefffc

08001ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d101      	bne.n	8001acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e0e7      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001acc:	4b75      	ldr	r3, [pc, #468]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d910      	bls.n	8001afc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ada:	4b72      	ldr	r3, [pc, #456]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f023 0207 	bic.w	r2, r3, #7
 8001ae2:	4970      	ldr	r1, [pc, #448]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aea:	4b6e      	ldr	r3, [pc, #440]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d001      	beq.n	8001afc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e0cf      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d010      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	4b66      	ldr	r3, [pc, #408]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d908      	bls.n	8001b2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b18:	4b63      	ldr	r3, [pc, #396]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4960      	ldr	r1, [pc, #384]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d04c      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b03      	cmp	r3, #3
 8001b3c:	d107      	bne.n	8001b4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d121      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e0a6      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d107      	bne.n	8001b66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b56:	4b54      	ldr	r3, [pc, #336]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d115      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e09a      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b6e:	4b4e      	ldr	r3, [pc, #312]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d109      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e08e      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e086      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b8e:	4b46      	ldr	r3, [pc, #280]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f023 0203 	bic.w	r2, r3, #3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	4943      	ldr	r1, [pc, #268]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ba0:	f7ff f896 	bl	8000cd0 <HAL_GetTick>
 8001ba4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba6:	e00a      	b.n	8001bbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba8:	f7ff f892 	bl	8000cd0 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e06e      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 020c 	and.w	r2, r3, #12
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d1eb      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d010      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d208      	bcs.n	8001bfe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bec:	4b2e      	ldr	r3, [pc, #184]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	492b      	ldr	r1, [pc, #172]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bfe:	4b29      	ldr	r3, [pc, #164]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d210      	bcs.n	8001c2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f023 0207 	bic.w	r2, r3, #7
 8001c14:	4923      	ldr	r1, [pc, #140]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1c:	4b21      	ldr	r3, [pc, #132]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1ec>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d001      	beq.n	8001c2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e036      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0304 	and.w	r3, r3, #4
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d008      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	4918      	ldr	r1, [pc, #96]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0308 	and.w	r3, r3, #8
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d009      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	4910      	ldr	r1, [pc, #64]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c6c:	f000 f824 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8001c70:	4602      	mov	r2, r0
 8001c72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	091b      	lsrs	r3, r3, #4
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	490b      	ldr	r1, [pc, #44]	@ (8001cac <HAL_RCC_ClockConfig+0x1f4>)
 8001c7e:	5ccb      	ldrb	r3, [r1, r3]
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
 8001c88:	4a09      	ldr	r2, [pc, #36]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1fc>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe ffcd 	bl	8000c30 <HAL_InitTick>
 8001c96:	4603      	mov	r3, r0
 8001c98:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c9a:	7afb      	ldrb	r3, [r7, #11]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40022000 	.word	0x40022000
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	08005f40 	.word	0x08005f40
 8001cb0:	20000000 	.word	0x20000000
 8001cb4:	20000004 	.word	0x20000004

08001cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b089      	sub	sp, #36	@ 0x24
 8001cbc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <HAL_RCC_GetSysClockFreq+0x34>
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d121      	bne.n	8001d2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d11e      	bne.n	8001d2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cec:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0308 	and.w	r3, r3, #8
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d107      	bne.n	8001d08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cf8:	4b31      	ldr	r3, [pc, #196]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cfe:	0a1b      	lsrs	r3, r3, #8
 8001d00:	f003 030f 	and.w	r3, r3, #15
 8001d04:	61fb      	str	r3, [r7, #28]
 8001d06:	e005      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d08:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	091b      	lsrs	r3, r3, #4
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d14:	4a2b      	ldr	r2, [pc, #172]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10d      	bne.n	8001d40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d28:	e00a      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d102      	bne.n	8001d36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d30:	4b25      	ldr	r3, [pc, #148]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d32:	61bb      	str	r3, [r7, #24]
 8001d34:	e004      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d101      	bne.n	8001d40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d3c:	4b23      	ldr	r3, [pc, #140]	@ (8001dcc <HAL_RCC_GetSysClockFreq+0x114>)
 8001d3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	2b0c      	cmp	r3, #12
 8001d44:	d134      	bne.n	8001db0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d46:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d003      	beq.n	8001d5e <HAL_RCC_GetSysClockFreq+0xa6>
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d003      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0xac>
 8001d5c:	e005      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d60:	617b      	str	r3, [r7, #20]
      break;
 8001d62:	e005      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <HAL_RCC_GetSysClockFreq+0x114>)
 8001d66:	617b      	str	r3, [r7, #20]
      break;
 8001d68:	e002      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	617b      	str	r3, [r7, #20]
      break;
 8001d6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d70:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	091b      	lsrs	r3, r3, #4
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	fb03 f202 	mul.w	r2, r3, r2
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d96:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	0e5b      	lsrs	r3, r3, #25
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	3301      	adds	r3, #1
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001db0:	69bb      	ldr	r3, [r7, #24]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3724      	adds	r7, #36	@ 0x24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	08005f58 	.word	0x08005f58
 8001dc8:	00f42400 	.word	0x00f42400
 8001dcc:	007a1200 	.word	0x007a1200

08001dd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	@ (8001de4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000000 	.word	0x20000000

08001de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001dec:	f7ff fff0 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001df0:	4602      	mov	r2, r0
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	4904      	ldr	r1, [pc, #16]	@ (8001e10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dfe:	5ccb      	ldrb	r3, [r1, r3]
 8001e00:	f003 031f 	and.w	r3, r3, #31
 8001e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	08005f50 	.word	0x08005f50

08001e14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e18:	f7ff ffda 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	0adb      	lsrs	r3, r3, #11
 8001e24:	f003 0307 	and.w	r3, r3, #7
 8001e28:	4904      	ldr	r1, [pc, #16]	@ (8001e3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e2a:	5ccb      	ldrb	r3, [r1, r3]
 8001e2c:	f003 031f 	and.w	r3, r3, #31
 8001e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	08005f50 	.word	0x08005f50

08001e40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e48:	2300      	movs	r3, #0
 8001e4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e58:	f7ff f9ee 	bl	8001238 <HAL_PWREx_GetVoltageRange>
 8001e5c:	6178      	str	r0, [r7, #20]
 8001e5e:	e014      	b.n	8001e8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e60:	4b25      	ldr	r3, [pc, #148]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e64:	4a24      	ldr	r2, [pc, #144]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e6c:	4b22      	ldr	r3, [pc, #136]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e78:	f7ff f9de 	bl	8001238 <HAL_PWREx_GetVoltageRange>
 8001e7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e82:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e90:	d10b      	bne.n	8001eaa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b80      	cmp	r3, #128	@ 0x80
 8001e96:	d919      	bls.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e9c:	d902      	bls.n	8001ea4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	e013      	b.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	e010      	b.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b80      	cmp	r3, #128	@ 0x80
 8001eae:	d902      	bls.n	8001eb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	e00a      	b.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b80      	cmp	r3, #128	@ 0x80
 8001eba:	d102      	bne.n	8001ec2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	e004      	b.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b70      	cmp	r3, #112	@ 0x70
 8001ec6:	d101      	bne.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ec8:	2301      	movs	r3, #1
 8001eca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f023 0207 	bic.w	r2, r3, #7
 8001ed4:	4909      	ldr	r1, [pc, #36]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001edc:	4b07      	ldr	r3, [pc, #28]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d001      	beq.n	8001eee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3718      	adds	r7, #24
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40022000 	.word	0x40022000

08001f00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f08:	2300      	movs	r3, #0
 8001f0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d041      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f24:	d02a      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f2a:	d824      	bhi.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f30:	d008      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f36:	d81e      	bhi.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00a      	beq.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f40:	d010      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f42:	e018      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f44:	4b86      	ldr	r3, [pc, #536]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	4a85      	ldr	r2, [pc, #532]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f50:	e015      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3304      	adds	r3, #4
 8001f56:	2100      	movs	r1, #0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f000 fabb 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f62:	e00c      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3320      	adds	r3, #32
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 fba6 	bl	80026bc <RCCEx_PLLSAI2_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f74:	e003      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	74fb      	strb	r3, [r7, #19]
      break;
 8001f7a:	e000      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f7e:	7cfb      	ldrb	r3, [r7, #19]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d10b      	bne.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f84:	4b76      	ldr	r3, [pc, #472]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f92:	4973      	ldr	r1, [pc, #460]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f9a:	e001      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f9c:	7cfb      	ldrb	r3, [r7, #19]
 8001f9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d041      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb4:	d02a      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fba:	d824      	bhi.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fc0:	d008      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fc6:	d81e      	bhi.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00a      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd0:	d010      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fd2:	e018      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fd4:	4b62      	ldr	r3, [pc, #392]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	4a61      	ldr	r2, [pc, #388]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fde:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe0:	e015      	b.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fa73 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ff2:	e00c      	b.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3320      	adds	r3, #32
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 fb5e 	bl	80026bc <RCCEx_PLLSAI2_Config>
 8002000:	4603      	mov	r3, r0
 8002002:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002004:	e003      	b.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	74fb      	strb	r3, [r7, #19]
      break;
 800200a:	e000      	b.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800200c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800200e:	7cfb      	ldrb	r3, [r7, #19]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d10b      	bne.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002014:	4b52      	ldr	r3, [pc, #328]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800201a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002022:	494f      	ldr	r1, [pc, #316]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002024:	4313      	orrs	r3, r2
 8002026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800202a:	e001      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800202c:	7cfb      	ldrb	r3, [r7, #19]
 800202e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002038:	2b00      	cmp	r3, #0
 800203a:	f000 80a0 	beq.w	800217e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800203e:	2300      	movs	r3, #0
 8002040:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002042:	4b47      	ldr	r3, [pc, #284]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002052:	2300      	movs	r3, #0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d00d      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002058:	4b41      	ldr	r3, [pc, #260]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205c:	4a40      	ldr	r2, [pc, #256]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002062:	6593      	str	r3, [r2, #88]	@ 0x58
 8002064:	4b3e      	ldr	r3, [pc, #248]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002070:	2301      	movs	r3, #1
 8002072:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002074:	4b3b      	ldr	r3, [pc, #236]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a3a      	ldr	r2, [pc, #232]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002080:	f7fe fe26 	bl	8000cd0 <HAL_GetTick>
 8002084:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002086:	e009      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002088:	f7fe fe22 	bl	8000cd0 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d902      	bls.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	74fb      	strb	r3, [r7, #19]
        break;
 800209a:	e005      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800209c:	4b31      	ldr	r3, [pc, #196]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0ef      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020a8:	7cfb      	ldrb	r3, [r7, #19]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d15c      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d01f      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d019      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020cc:	4b24      	ldr	r3, [pc, #144]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020d8:	4b21      	ldr	r3, [pc, #132]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	4a20      	ldr	r2, [pc, #128]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020f8:	4a19      	ldr	r2, [pc, #100]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d016      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210a:	f7fe fde1 	bl	8000cd0 <HAL_GetTick>
 800210e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002110:	e00b      	b.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002112:	f7fe fddd 	bl	8000cd0 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002120:	4293      	cmp	r3, r2
 8002122:	d902      	bls.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	74fb      	strb	r3, [r7, #19]
            break;
 8002128:	e006      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800212c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0ec      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002138:	7cfb      	ldrb	r3, [r7, #19]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10c      	bne.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800213e:	4b08      	ldr	r3, [pc, #32]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800214e:	4904      	ldr	r1, [pc, #16]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002150:	4313      	orrs	r3, r2
 8002152:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002156:	e009      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002158:	7cfb      	ldrb	r3, [r7, #19]
 800215a:	74bb      	strb	r3, [r7, #18]
 800215c:	e006      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000
 8002164:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002168:	7cfb      	ldrb	r3, [r7, #19]
 800216a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800216c:	7c7b      	ldrb	r3, [r7, #17]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d105      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002172:	4b9e      	ldr	r3, [pc, #632]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	4a9d      	ldr	r2, [pc, #628]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002178:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800217c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00a      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800218a:	4b98      	ldr	r3, [pc, #608]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800218c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002190:	f023 0203 	bic.w	r2, r3, #3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002198:	4994      	ldr	r1, [pc, #592]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219a:	4313      	orrs	r3, r2
 800219c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d00a      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021ac:	4b8f      	ldr	r3, [pc, #572]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b2:	f023 020c 	bic.w	r2, r3, #12
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ba:	498c      	ldr	r1, [pc, #560]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00a      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021ce:	4b87      	ldr	r3, [pc, #540]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021dc:	4983      	ldr	r1, [pc, #524]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021f0:	4b7e      	ldr	r3, [pc, #504]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	497b      	ldr	r1, [pc, #492]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002200:	4313      	orrs	r3, r2
 8002202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00a      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002212:	4b76      	ldr	r3, [pc, #472]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002218:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002220:	4972      	ldr	r1, [pc, #456]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002222:	4313      	orrs	r3, r2
 8002224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0320 	and.w	r3, r3, #32
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00a      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002234:	4b6d      	ldr	r3, [pc, #436]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002242:	496a      	ldr	r1, [pc, #424]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002244:	4313      	orrs	r3, r2
 8002246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00a      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002256:	4b65      	ldr	r3, [pc, #404]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002264:	4961      	ldr	r1, [pc, #388]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002266:	4313      	orrs	r3, r2
 8002268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00a      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002278:	4b5c      	ldr	r3, [pc, #368]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002286:	4959      	ldr	r1, [pc, #356]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002288:	4313      	orrs	r3, r2
 800228a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800229a:	4b54      	ldr	r3, [pc, #336]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022a8:	4950      	ldr	r1, [pc, #320]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00a      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022bc:	4b4b      	ldr	r3, [pc, #300]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ca:	4948      	ldr	r1, [pc, #288]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022de:	4b43      	ldr	r3, [pc, #268]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ec:	493f      	ldr	r1, [pc, #252]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d028      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002300:	4b3a      	ldr	r3, [pc, #232]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002306:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800230e:	4937      	ldr	r1, [pc, #220]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800231a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800231e:	d106      	bne.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002320:	4b32      	ldr	r3, [pc, #200]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4a31      	ldr	r2, [pc, #196]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002326:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800232a:	60d3      	str	r3, [r2, #12]
 800232c:	e011      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002332:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002336:	d10c      	bne.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3304      	adds	r3, #4
 800233c:	2101      	movs	r1, #1
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f8c8 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 8002344:	4603      	mov	r3, r0
 8002346:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002348:	7cfb      	ldrb	r3, [r7, #19]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800234e:	7cfb      	ldrb	r3, [r7, #19]
 8002350:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d028      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800235e:	4b23      	ldr	r3, [pc, #140]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002364:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800236c:	491f      	ldr	r1, [pc, #124]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236e:	4313      	orrs	r3, r2
 8002370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800237c:	d106      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800237e:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	4a1a      	ldr	r2, [pc, #104]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002388:	60d3      	str	r3, [r2, #12]
 800238a:	e011      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002390:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002394:	d10c      	bne.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3304      	adds	r3, #4
 800239a:	2101      	movs	r1, #1
 800239c:	4618      	mov	r0, r3
 800239e:	f000 f899 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 80023a2:	4603      	mov	r3, r0
 80023a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023a6:	7cfb      	ldrb	r3, [r7, #19]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023ac:	7cfb      	ldrb	r3, [r7, #19]
 80023ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d02b      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023bc:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ca:	4908      	ldr	r1, [pc, #32]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023da:	d109      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023dc:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	4a02      	ldr	r2, [pc, #8]	@ (80023ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023e6:	60d3      	str	r3, [r2, #12]
 80023e8:	e014      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023f8:	d10c      	bne.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2101      	movs	r1, #1
 8002400:	4618      	mov	r0, r3
 8002402:	f000 f867 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 8002406:	4603      	mov	r3, r0
 8002408:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800240a:	7cfb      	ldrb	r3, [r7, #19]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002410:	7cfb      	ldrb	r3, [r7, #19]
 8002412:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d02f      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002420:	4b2b      	ldr	r3, [pc, #172]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002426:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800242e:	4928      	ldr	r1, [pc, #160]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002430:	4313      	orrs	r3, r2
 8002432:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800243a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800243e:	d10d      	bne.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3304      	adds	r3, #4
 8002444:	2102      	movs	r1, #2
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f844 	bl	80024d4 <RCCEx_PLLSAI1_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002450:	7cfb      	ldrb	r3, [r7, #19]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d014      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002456:	7cfb      	ldrb	r3, [r7, #19]
 8002458:	74bb      	strb	r3, [r7, #18]
 800245a:	e011      	b.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002460:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002464:	d10c      	bne.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3320      	adds	r3, #32
 800246a:	2102      	movs	r1, #2
 800246c:	4618      	mov	r0, r3
 800246e:	f000 f925 	bl	80026bc <RCCEx_PLLSAI2_Config>
 8002472:	4603      	mov	r3, r0
 8002474:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002476:	7cfb      	ldrb	r3, [r7, #19]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800247c:	7cfb      	ldrb	r3, [r7, #19]
 800247e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800248c:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002492:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800249a:	490d      	ldr	r1, [pc, #52]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00b      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024ae:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024be:	4904      	ldr	r1, [pc, #16]	@ (80024d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3718      	adds	r7, #24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40021000 	.word	0x40021000

080024d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024e2:	4b75      	ldr	r3, [pc, #468]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d018      	beq.n	8002520 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024ee:	4b72      	ldr	r3, [pc, #456]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f003 0203 	and.w	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d10d      	bne.n	800251a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
       ||
 8002502:	2b00      	cmp	r3, #0
 8002504:	d009      	beq.n	800251a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002506:	4b6c      	ldr	r3, [pc, #432]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
       ||
 8002516:	429a      	cmp	r2, r3
 8002518:	d047      	beq.n	80025aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	73fb      	strb	r3, [r7, #15]
 800251e:	e044      	b.n	80025aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b03      	cmp	r3, #3
 8002526:	d018      	beq.n	800255a <RCCEx_PLLSAI1_Config+0x86>
 8002528:	2b03      	cmp	r3, #3
 800252a:	d825      	bhi.n	8002578 <RCCEx_PLLSAI1_Config+0xa4>
 800252c:	2b01      	cmp	r3, #1
 800252e:	d002      	beq.n	8002536 <RCCEx_PLLSAI1_Config+0x62>
 8002530:	2b02      	cmp	r3, #2
 8002532:	d009      	beq.n	8002548 <RCCEx_PLLSAI1_Config+0x74>
 8002534:	e020      	b.n	8002578 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002536:	4b60      	ldr	r3, [pc, #384]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d11d      	bne.n	800257e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002546:	e01a      	b.n	800257e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002548:	4b5b      	ldr	r3, [pc, #364]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002550:	2b00      	cmp	r3, #0
 8002552:	d116      	bne.n	8002582 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002558:	e013      	b.n	8002582 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800255a:	4b57      	ldr	r3, [pc, #348]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10f      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002566:	4b54      	ldr	r3, [pc, #336]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002576:	e006      	b.n	8002586 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      break;
 800257c:	e004      	b.n	8002588 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800257e:	bf00      	nop
 8002580:	e002      	b.n	8002588 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002582:	bf00      	nop
 8002584:	e000      	b.n	8002588 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002586:	bf00      	nop
    }

    if(status == HAL_OK)
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10d      	bne.n	80025aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800258e:	4b4a      	ldr	r3, [pc, #296]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	430b      	orrs	r3, r1
 80025a4:	4944      	ldr	r1, [pc, #272]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d17d      	bne.n	80026ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025b0:	4b41      	ldr	r3, [pc, #260]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a40      	ldr	r2, [pc, #256]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025bc:	f7fe fb88 	bl	8000cd0 <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025c2:	e009      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c4:	f7fe fb84 	bl	8000cd0 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d902      	bls.n	80025d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	73fb      	strb	r3, [r7, #15]
        break;
 80025d6:	e005      	b.n	80025e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025d8:	4b37      	ldr	r3, [pc, #220]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1ef      	bne.n	80025c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d160      	bne.n	80026ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d111      	bne.n	8002614 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025f0:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6892      	ldr	r2, [r2, #8]
 8002600:	0211      	lsls	r1, r2, #8
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	68d2      	ldr	r2, [r2, #12]
 8002606:	0912      	lsrs	r2, r2, #4
 8002608:	0452      	lsls	r2, r2, #17
 800260a:	430a      	orrs	r2, r1
 800260c:	492a      	ldr	r1, [pc, #168]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800260e:	4313      	orrs	r3, r2
 8002610:	610b      	str	r3, [r1, #16]
 8002612:	e027      	b.n	8002664 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d112      	bne.n	8002640 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800261a:	4b27      	ldr	r3, [pc, #156]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002622:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6892      	ldr	r2, [r2, #8]
 800262a:	0211      	lsls	r1, r2, #8
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6912      	ldr	r2, [r2, #16]
 8002630:	0852      	lsrs	r2, r2, #1
 8002632:	3a01      	subs	r2, #1
 8002634:	0552      	lsls	r2, r2, #21
 8002636:	430a      	orrs	r2, r1
 8002638:	491f      	ldr	r1, [pc, #124]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800263a:	4313      	orrs	r3, r2
 800263c:	610b      	str	r3, [r1, #16]
 800263e:	e011      	b.n	8002664 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002640:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002648:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	0211      	lsls	r1, r2, #8
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6952      	ldr	r2, [r2, #20]
 8002656:	0852      	lsrs	r2, r2, #1
 8002658:	3a01      	subs	r2, #1
 800265a:	0652      	lsls	r2, r2, #25
 800265c:	430a      	orrs	r2, r1
 800265e:	4916      	ldr	r1, [pc, #88]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002660:	4313      	orrs	r3, r2
 8002662:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002664:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a13      	ldr	r2, [pc, #76]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800266a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800266e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7fe fb2e 	bl	8000cd0 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002676:	e009      	b.n	800268c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002678:	f7fe fb2a 	bl	8000cd0 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d902      	bls.n	800268c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	73fb      	strb	r3, [r7, #15]
          break;
 800268a:	e005      	b.n	8002698 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800268c:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0ef      	beq.n	8002678 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	4904      	ldr	r1, [pc, #16]	@ (80026b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000

080026bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d018      	beq.n	8002708 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026d6:	4b67      	ldr	r3, [pc, #412]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	f003 0203 	and.w	r2, r3, #3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d10d      	bne.n	8002702 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
       ||
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d009      	beq.n	8002702 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026ee:	4b61      	ldr	r3, [pc, #388]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	091b      	lsrs	r3, r3, #4
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
       ||
 80026fe:	429a      	cmp	r2, r3
 8002700:	d047      	beq.n	8002792 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
 8002706:	e044      	b.n	8002792 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b03      	cmp	r3, #3
 800270e:	d018      	beq.n	8002742 <RCCEx_PLLSAI2_Config+0x86>
 8002710:	2b03      	cmp	r3, #3
 8002712:	d825      	bhi.n	8002760 <RCCEx_PLLSAI2_Config+0xa4>
 8002714:	2b01      	cmp	r3, #1
 8002716:	d002      	beq.n	800271e <RCCEx_PLLSAI2_Config+0x62>
 8002718:	2b02      	cmp	r3, #2
 800271a:	d009      	beq.n	8002730 <RCCEx_PLLSAI2_Config+0x74>
 800271c:	e020      	b.n	8002760 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800271e:	4b55      	ldr	r3, [pc, #340]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d11d      	bne.n	8002766 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800272e:	e01a      	b.n	8002766 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002730:	4b50      	ldr	r3, [pc, #320]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002738:	2b00      	cmp	r3, #0
 800273a:	d116      	bne.n	800276a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002740:	e013      	b.n	800276a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002742:	4b4c      	ldr	r3, [pc, #304]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10f      	bne.n	800276e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800274e:	4b49      	ldr	r3, [pc, #292]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d109      	bne.n	800276e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800275e:	e006      	b.n	800276e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
      break;
 8002764:	e004      	b.n	8002770 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002766:	bf00      	nop
 8002768:	e002      	b.n	8002770 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276a:	bf00      	nop
 800276c:	e000      	b.n	8002770 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10d      	bne.n	8002792 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002776:	4b3f      	ldr	r3, [pc, #252]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6819      	ldr	r1, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	011b      	lsls	r3, r3, #4
 800278a:	430b      	orrs	r3, r1
 800278c:	4939      	ldr	r1, [pc, #228]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278e:	4313      	orrs	r3, r2
 8002790:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d167      	bne.n	8002868 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002798:	4b36      	ldr	r3, [pc, #216]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a35      	ldr	r2, [pc, #212]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800279e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a4:	f7fe fa94 	bl	8000cd0 <HAL_GetTick>
 80027a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027aa:	e009      	b.n	80027c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027ac:	f7fe fa90 	bl	8000cd0 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d902      	bls.n	80027c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	73fb      	strb	r3, [r7, #15]
        break;
 80027be:	e005      	b.n	80027cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1ef      	bne.n	80027ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d14a      	bne.n	8002868 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d111      	bne.n	80027fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027d8:	4b26      	ldr	r3, [pc, #152]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6892      	ldr	r2, [r2, #8]
 80027e8:	0211      	lsls	r1, r2, #8
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	68d2      	ldr	r2, [r2, #12]
 80027ee:	0912      	lsrs	r2, r2, #4
 80027f0:	0452      	lsls	r2, r2, #17
 80027f2:	430a      	orrs	r2, r1
 80027f4:	491f      	ldr	r1, [pc, #124]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	614b      	str	r3, [r1, #20]
 80027fa:	e011      	b.n	8002820 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002804:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6892      	ldr	r2, [r2, #8]
 800280c:	0211      	lsls	r1, r2, #8
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6912      	ldr	r2, [r2, #16]
 8002812:	0852      	lsrs	r2, r2, #1
 8002814:	3a01      	subs	r2, #1
 8002816:	0652      	lsls	r2, r2, #25
 8002818:	430a      	orrs	r2, r1
 800281a:	4916      	ldr	r1, [pc, #88]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800281c:	4313      	orrs	r3, r2
 800281e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002820:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a13      	ldr	r2, [pc, #76]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002826:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800282a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282c:	f7fe fa50 	bl	8000cd0 <HAL_GetTick>
 8002830:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002832:	e009      	b.n	8002848 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002834:	f7fe fa4c 	bl	8000cd0 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d902      	bls.n	8002848 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	73fb      	strb	r3, [r7, #15]
          break;
 8002846:	e005      	b.n	8002854 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002848:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0ef      	beq.n	8002834 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d106      	bne.n	8002868 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	4904      	ldr	r1, [pc, #16]	@ (8002874 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002864:	4313      	orrs	r3, r2
 8002866:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40021000 	.word	0x40021000

08002878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e040      	b.n	800290c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800288e:	2b00      	cmp	r3, #0
 8002890:	d106      	bne.n	80028a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7fe f8b2 	bl	8000a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2224      	movs	r2, #36	@ 0x24
 80028a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f022 0201 	bic.w	r2, r2, #1
 80028b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d002      	beq.n	80028c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fae0 	bl	8002e84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f825 	bl	8002914 <UART_SetConfig>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e01b      	b.n	800290c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 fb5f 	bl	8002fc8 <UART_CheckIdleState>
 800290a:	4603      	mov	r3, r0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002918:	b08a      	sub	sp, #40	@ 0x28
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	431a      	orrs	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	431a      	orrs	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	4313      	orrs	r3, r2
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	4ba4      	ldr	r3, [pc, #656]	@ (8002bd4 <UART_SetConfig+0x2c0>)
 8002944:	4013      	ands	r3, r2
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	6812      	ldr	r2, [r2, #0]
 800294a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800294c:	430b      	orrs	r3, r1
 800294e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a99      	ldr	r2, [pc, #612]	@ (8002bd8 <UART_SetConfig+0x2c4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d004      	beq.n	8002980 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800297c:	4313      	orrs	r3, r2
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002990:	430a      	orrs	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a90      	ldr	r2, [pc, #576]	@ (8002bdc <UART_SetConfig+0x2c8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d126      	bne.n	80029ec <UART_SetConfig+0xd8>
 800299e:	4b90      	ldr	r3, [pc, #576]	@ (8002be0 <UART_SetConfig+0x2cc>)
 80029a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d81b      	bhi.n	80029e4 <UART_SetConfig+0xd0>
 80029ac:	a201      	add	r2, pc, #4	@ (adr r2, 80029b4 <UART_SetConfig+0xa0>)
 80029ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b2:	bf00      	nop
 80029b4:	080029c5 	.word	0x080029c5
 80029b8:	080029d5 	.word	0x080029d5
 80029bc:	080029cd 	.word	0x080029cd
 80029c0:	080029dd 	.word	0x080029dd
 80029c4:	2301      	movs	r3, #1
 80029c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ca:	e116      	b.n	8002bfa <UART_SetConfig+0x2e6>
 80029cc:	2302      	movs	r3, #2
 80029ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029d2:	e112      	b.n	8002bfa <UART_SetConfig+0x2e6>
 80029d4:	2304      	movs	r3, #4
 80029d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029da:	e10e      	b.n	8002bfa <UART_SetConfig+0x2e6>
 80029dc:	2308      	movs	r3, #8
 80029de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029e2:	e10a      	b.n	8002bfa <UART_SetConfig+0x2e6>
 80029e4:	2310      	movs	r3, #16
 80029e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ea:	e106      	b.n	8002bfa <UART_SetConfig+0x2e6>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a7c      	ldr	r2, [pc, #496]	@ (8002be4 <UART_SetConfig+0x2d0>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d138      	bne.n	8002a68 <UART_SetConfig+0x154>
 80029f6:	4b7a      	ldr	r3, [pc, #488]	@ (8002be0 <UART_SetConfig+0x2cc>)
 80029f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b0c      	cmp	r3, #12
 8002a02:	d82d      	bhi.n	8002a60 <UART_SetConfig+0x14c>
 8002a04:	a201      	add	r2, pc, #4	@ (adr r2, 8002a0c <UART_SetConfig+0xf8>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a41 	.word	0x08002a41
 8002a10:	08002a61 	.word	0x08002a61
 8002a14:	08002a61 	.word	0x08002a61
 8002a18:	08002a61 	.word	0x08002a61
 8002a1c:	08002a51 	.word	0x08002a51
 8002a20:	08002a61 	.word	0x08002a61
 8002a24:	08002a61 	.word	0x08002a61
 8002a28:	08002a61 	.word	0x08002a61
 8002a2c:	08002a49 	.word	0x08002a49
 8002a30:	08002a61 	.word	0x08002a61
 8002a34:	08002a61 	.word	0x08002a61
 8002a38:	08002a61 	.word	0x08002a61
 8002a3c:	08002a59 	.word	0x08002a59
 8002a40:	2300      	movs	r3, #0
 8002a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a46:	e0d8      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a4e:	e0d4      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a50:	2304      	movs	r3, #4
 8002a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a56:	e0d0      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a58:	2308      	movs	r3, #8
 8002a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a5e:	e0cc      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a60:	2310      	movs	r3, #16
 8002a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a66:	e0c8      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a5e      	ldr	r2, [pc, #376]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d125      	bne.n	8002abe <UART_SetConfig+0x1aa>
 8002a72:	4b5b      	ldr	r3, [pc, #364]	@ (8002be0 <UART_SetConfig+0x2cc>)
 8002a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002a7c:	2b30      	cmp	r3, #48	@ 0x30
 8002a7e:	d016      	beq.n	8002aae <UART_SetConfig+0x19a>
 8002a80:	2b30      	cmp	r3, #48	@ 0x30
 8002a82:	d818      	bhi.n	8002ab6 <UART_SetConfig+0x1a2>
 8002a84:	2b20      	cmp	r3, #32
 8002a86:	d00a      	beq.n	8002a9e <UART_SetConfig+0x18a>
 8002a88:	2b20      	cmp	r3, #32
 8002a8a:	d814      	bhi.n	8002ab6 <UART_SetConfig+0x1a2>
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <UART_SetConfig+0x182>
 8002a90:	2b10      	cmp	r3, #16
 8002a92:	d008      	beq.n	8002aa6 <UART_SetConfig+0x192>
 8002a94:	e00f      	b.n	8002ab6 <UART_SetConfig+0x1a2>
 8002a96:	2300      	movs	r3, #0
 8002a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a9c:	e0ad      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aa4:	e0a9      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002aa6:	2304      	movs	r3, #4
 8002aa8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aac:	e0a5      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002aae:	2308      	movs	r3, #8
 8002ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ab4:	e0a1      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002ab6:	2310      	movs	r3, #16
 8002ab8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002abc:	e09d      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a4a      	ldr	r2, [pc, #296]	@ (8002bec <UART_SetConfig+0x2d8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d125      	bne.n	8002b14 <UART_SetConfig+0x200>
 8002ac8:	4b45      	ldr	r3, [pc, #276]	@ (8002be0 <UART_SetConfig+0x2cc>)
 8002aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ace:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002ad2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ad4:	d016      	beq.n	8002b04 <UART_SetConfig+0x1f0>
 8002ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ad8:	d818      	bhi.n	8002b0c <UART_SetConfig+0x1f8>
 8002ada:	2b80      	cmp	r3, #128	@ 0x80
 8002adc:	d00a      	beq.n	8002af4 <UART_SetConfig+0x1e0>
 8002ade:	2b80      	cmp	r3, #128	@ 0x80
 8002ae0:	d814      	bhi.n	8002b0c <UART_SetConfig+0x1f8>
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d002      	beq.n	8002aec <UART_SetConfig+0x1d8>
 8002ae6:	2b40      	cmp	r3, #64	@ 0x40
 8002ae8:	d008      	beq.n	8002afc <UART_SetConfig+0x1e8>
 8002aea:	e00f      	b.n	8002b0c <UART_SetConfig+0x1f8>
 8002aec:	2300      	movs	r3, #0
 8002aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002af2:	e082      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002af4:	2302      	movs	r3, #2
 8002af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002afa:	e07e      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002afc:	2304      	movs	r3, #4
 8002afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b02:	e07a      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b04:	2308      	movs	r3, #8
 8002b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b0a:	e076      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b0c:	2310      	movs	r3, #16
 8002b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b12:	e072      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a35      	ldr	r2, [pc, #212]	@ (8002bf0 <UART_SetConfig+0x2dc>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d12a      	bne.n	8002b74 <UART_SetConfig+0x260>
 8002b1e:	4b30      	ldr	r3, [pc, #192]	@ (8002be0 <UART_SetConfig+0x2cc>)
 8002b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b2c:	d01a      	beq.n	8002b64 <UART_SetConfig+0x250>
 8002b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b32:	d81b      	bhi.n	8002b6c <UART_SetConfig+0x258>
 8002b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b38:	d00c      	beq.n	8002b54 <UART_SetConfig+0x240>
 8002b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b3e:	d815      	bhi.n	8002b6c <UART_SetConfig+0x258>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <UART_SetConfig+0x238>
 8002b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b48:	d008      	beq.n	8002b5c <UART_SetConfig+0x248>
 8002b4a:	e00f      	b.n	8002b6c <UART_SetConfig+0x258>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b52:	e052      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b54:	2302      	movs	r3, #2
 8002b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b5a:	e04e      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b62:	e04a      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b64:	2308      	movs	r3, #8
 8002b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b6a:	e046      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b6c:	2310      	movs	r3, #16
 8002b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b72:	e042      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a17      	ldr	r2, [pc, #92]	@ (8002bd8 <UART_SetConfig+0x2c4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d13a      	bne.n	8002bf4 <UART_SetConfig+0x2e0>
 8002b7e:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <UART_SetConfig+0x2cc>)
 8002b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b8c:	d01a      	beq.n	8002bc4 <UART_SetConfig+0x2b0>
 8002b8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b92:	d81b      	bhi.n	8002bcc <UART_SetConfig+0x2b8>
 8002b94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b98:	d00c      	beq.n	8002bb4 <UART_SetConfig+0x2a0>
 8002b9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b9e:	d815      	bhi.n	8002bcc <UART_SetConfig+0x2b8>
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <UART_SetConfig+0x298>
 8002ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba8:	d008      	beq.n	8002bbc <UART_SetConfig+0x2a8>
 8002baa:	e00f      	b.n	8002bcc <UART_SetConfig+0x2b8>
 8002bac:	2300      	movs	r3, #0
 8002bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bb2:	e022      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bba:	e01e      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002bbc:	2304      	movs	r3, #4
 8002bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bc2:	e01a      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002bc4:	2308      	movs	r3, #8
 8002bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bca:	e016      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002bcc:	2310      	movs	r3, #16
 8002bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bd2:	e012      	b.n	8002bfa <UART_SetConfig+0x2e6>
 8002bd4:	efff69f3 	.word	0xefff69f3
 8002bd8:	40008000 	.word	0x40008000
 8002bdc:	40013800 	.word	0x40013800
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40004400 	.word	0x40004400
 8002be8:	40004800 	.word	0x40004800
 8002bec:	40004c00 	.word	0x40004c00
 8002bf0:	40005000 	.word	0x40005000
 8002bf4:	2310      	movs	r3, #16
 8002bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a9f      	ldr	r2, [pc, #636]	@ (8002e7c <UART_SetConfig+0x568>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d17a      	bne.n	8002cfa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d824      	bhi.n	8002c56 <UART_SetConfig+0x342>
 8002c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c14 <UART_SetConfig+0x300>)
 8002c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c12:	bf00      	nop
 8002c14:	08002c39 	.word	0x08002c39
 8002c18:	08002c57 	.word	0x08002c57
 8002c1c:	08002c41 	.word	0x08002c41
 8002c20:	08002c57 	.word	0x08002c57
 8002c24:	08002c47 	.word	0x08002c47
 8002c28:	08002c57 	.word	0x08002c57
 8002c2c:	08002c57 	.word	0x08002c57
 8002c30:	08002c57 	.word	0x08002c57
 8002c34:	08002c4f 	.word	0x08002c4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c38:	f7ff f8d6 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 8002c3c:	61f8      	str	r0, [r7, #28]
        break;
 8002c3e:	e010      	b.n	8002c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c40:	4b8f      	ldr	r3, [pc, #572]	@ (8002e80 <UART_SetConfig+0x56c>)
 8002c42:	61fb      	str	r3, [r7, #28]
        break;
 8002c44:	e00d      	b.n	8002c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c46:	f7ff f837 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8002c4a:	61f8      	str	r0, [r7, #28]
        break;
 8002c4c:	e009      	b.n	8002c62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c52:	61fb      	str	r3, [r7, #28]
        break;
 8002c54:	e005      	b.n	8002c62 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002c60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80fb 	beq.w	8002e60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	4413      	add	r3, r2
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d305      	bcc.n	8002c86 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d903      	bls.n	8002c8e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002c8c:	e0e8      	b.n	8002e60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	2200      	movs	r2, #0
 8002c92:	461c      	mov	r4, r3
 8002c94:	4615      	mov	r5, r2
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	f04f 0300 	mov.w	r3, #0
 8002c9e:	022b      	lsls	r3, r5, #8
 8002ca0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002ca4:	0222      	lsls	r2, r4, #8
 8002ca6:	68f9      	ldr	r1, [r7, #12]
 8002ca8:	6849      	ldr	r1, [r1, #4]
 8002caa:	0849      	lsrs	r1, r1, #1
 8002cac:	2000      	movs	r0, #0
 8002cae:	4688      	mov	r8, r1
 8002cb0:	4681      	mov	r9, r0
 8002cb2:	eb12 0a08 	adds.w	sl, r2, r8
 8002cb6:	eb43 0b09 	adc.w	fp, r3, r9
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	603b      	str	r3, [r7, #0]
 8002cc2:	607a      	str	r2, [r7, #4]
 8002cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cc8:	4650      	mov	r0, sl
 8002cca:	4659      	mov	r1, fp
 8002ccc:	f7fd fad0 	bl	8000270 <__aeabi_uldivmod>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cde:	d308      	bcc.n	8002cf2 <UART_SetConfig+0x3de>
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ce6:	d204      	bcs.n	8002cf2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	60da      	str	r2, [r3, #12]
 8002cf0:	e0b6      	b.n	8002e60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002cf8:	e0b2      	b.n	8002e60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d02:	d15e      	bne.n	8002dc2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002d04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d828      	bhi.n	8002d5e <UART_SetConfig+0x44a>
 8002d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d14 <UART_SetConfig+0x400>)
 8002d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d12:	bf00      	nop
 8002d14:	08002d39 	.word	0x08002d39
 8002d18:	08002d41 	.word	0x08002d41
 8002d1c:	08002d49 	.word	0x08002d49
 8002d20:	08002d5f 	.word	0x08002d5f
 8002d24:	08002d4f 	.word	0x08002d4f
 8002d28:	08002d5f 	.word	0x08002d5f
 8002d2c:	08002d5f 	.word	0x08002d5f
 8002d30:	08002d5f 	.word	0x08002d5f
 8002d34:	08002d57 	.word	0x08002d57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d38:	f7ff f856 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 8002d3c:	61f8      	str	r0, [r7, #28]
        break;
 8002d3e:	e014      	b.n	8002d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d40:	f7ff f868 	bl	8001e14 <HAL_RCC_GetPCLK2Freq>
 8002d44:	61f8      	str	r0, [r7, #28]
        break;
 8002d46:	e010      	b.n	8002d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d48:	4b4d      	ldr	r3, [pc, #308]	@ (8002e80 <UART_SetConfig+0x56c>)
 8002d4a:	61fb      	str	r3, [r7, #28]
        break;
 8002d4c:	e00d      	b.n	8002d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d4e:	f7fe ffb3 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8002d52:	61f8      	str	r0, [r7, #28]
        break;
 8002d54:	e009      	b.n	8002d6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d5a:	61fb      	str	r3, [r7, #28]
        break;
 8002d5c:	e005      	b.n	8002d6a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d077      	beq.n	8002e60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	005a      	lsls	r2, r3, #1
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	441a      	add	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d84:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	2b0f      	cmp	r3, #15
 8002d8a:	d916      	bls.n	8002dba <UART_SetConfig+0x4a6>
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d92:	d212      	bcs.n	8002dba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	f023 030f 	bic.w	r3, r3, #15
 8002d9c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	085b      	lsrs	r3, r3, #1
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	8afb      	ldrh	r3, [r7, #22]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	8afa      	ldrh	r2, [r7, #22]
 8002db6:	60da      	str	r2, [r3, #12]
 8002db8:	e052      	b.n	8002e60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002dc0:	e04e      	b.n	8002e60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d827      	bhi.n	8002e1a <UART_SetConfig+0x506>
 8002dca:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd0 <UART_SetConfig+0x4bc>)
 8002dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd0:	08002df5 	.word	0x08002df5
 8002dd4:	08002dfd 	.word	0x08002dfd
 8002dd8:	08002e05 	.word	0x08002e05
 8002ddc:	08002e1b 	.word	0x08002e1b
 8002de0:	08002e0b 	.word	0x08002e0b
 8002de4:	08002e1b 	.word	0x08002e1b
 8002de8:	08002e1b 	.word	0x08002e1b
 8002dec:	08002e1b 	.word	0x08002e1b
 8002df0:	08002e13 	.word	0x08002e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002df4:	f7fe fff8 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 8002df8:	61f8      	str	r0, [r7, #28]
        break;
 8002dfa:	e014      	b.n	8002e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dfc:	f7ff f80a 	bl	8001e14 <HAL_RCC_GetPCLK2Freq>
 8002e00:	61f8      	str	r0, [r7, #28]
        break;
 8002e02:	e010      	b.n	8002e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e04:	4b1e      	ldr	r3, [pc, #120]	@ (8002e80 <UART_SetConfig+0x56c>)
 8002e06:	61fb      	str	r3, [r7, #28]
        break;
 8002e08:	e00d      	b.n	8002e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e0a:	f7fe ff55 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8002e0e:	61f8      	str	r0, [r7, #28]
        break;
 8002e10:	e009      	b.n	8002e26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e16:	61fb      	str	r3, [r7, #28]
        break;
 8002e18:	e005      	b.n	8002e26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002e24:	bf00      	nop
    }

    if (pclk != 0U)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d019      	beq.n	8002e60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	085a      	lsrs	r2, r3, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	441a      	add	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b0f      	cmp	r3, #15
 8002e44:	d909      	bls.n	8002e5a <UART_SetConfig+0x546>
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e4c:	d205      	bcs.n	8002e5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	e002      	b.n	8002e60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002e6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3728      	adds	r7, #40	@ 0x28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40008000 	.word	0x40008000
 8002e80:	00f42400 	.word	0x00f42400

08002e84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00a      	beq.n	8002eae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00a      	beq.n	8002ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	f003 0304 	and.w	r3, r3, #4
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00a      	beq.n	8002f14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00a      	beq.n	8002f36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3a:	f003 0320 	and.w	r3, r3, #32
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00a      	beq.n	8002f58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01a      	beq.n	8002f9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f82:	d10a      	bne.n	8002f9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00a      	beq.n	8002fbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	605a      	str	r2, [r3, #4]
  }
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b098      	sub	sp, #96	@ 0x60
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fd8:	f7fd fe7a 	bl	8000cd0 <HAL_GetTick>
 8002fdc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0308 	and.w	r3, r3, #8
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	d12e      	bne.n	800304a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f88c 	bl	8003118 <UART_WaitOnFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d021      	beq.n	800304a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800300c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800300e:	e853 3f00 	ldrex	r3, [r3]
 8003012:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800301a:	653b      	str	r3, [r7, #80]	@ 0x50
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003024:	647b      	str	r3, [r7, #68]	@ 0x44
 8003026:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003028:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800302a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800302c:	e841 2300 	strex	r3, r2, [r1]
 8003030:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e6      	bne.n	8003006 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2220      	movs	r2, #32
 800303c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e062      	b.n	8003110 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b04      	cmp	r3, #4
 8003056:	d149      	bne.n	80030ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003058:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003060:	2200      	movs	r2, #0
 8003062:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f856 	bl	8003118 <UART_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d03c      	beq.n	80030ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307a:	e853 3f00 	ldrex	r3, [r3]
 800307e:	623b      	str	r3, [r7, #32]
   return(result);
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	461a      	mov	r2, r3
 800308e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003090:	633b      	str	r3, [r7, #48]	@ 0x30
 8003092:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003094:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003098:	e841 2300 	strex	r3, r2, [r1]
 800309c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800309e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1e6      	bne.n	8003072 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	3308      	adds	r3, #8
 80030aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	e853 3f00 	ldrex	r3, [r3]
 80030b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0301 	bic.w	r3, r3, #1
 80030ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3308      	adds	r3, #8
 80030c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80030c4:	61fa      	str	r2, [r7, #28]
 80030c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c8:	69b9      	ldr	r1, [r7, #24]
 80030ca:	69fa      	ldr	r2, [r7, #28]
 80030cc:	e841 2300 	strex	r3, r2, [r1]
 80030d0:	617b      	str	r3, [r7, #20]
   return(result);
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1e5      	bne.n	80030a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e011      	b.n	8003110 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2220      	movs	r2, #32
 80030f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2220      	movs	r2, #32
 80030f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3758      	adds	r7, #88	@ 0x58
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	603b      	str	r3, [r7, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003128:	e04f      	b.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003130:	d04b      	beq.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003132:	f7fd fdcd 	bl	8000cd0 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	429a      	cmp	r2, r3
 8003140:	d302      	bcc.n	8003148 <UART_WaitOnFlagUntilTimeout+0x30>
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e04e      	b.n	80031ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	d037      	beq.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	2b80      	cmp	r3, #128	@ 0x80
 800315e:	d034      	beq.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b40      	cmp	r3, #64	@ 0x40
 8003164:	d031      	beq.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b08      	cmp	r3, #8
 8003172:	d110      	bne.n	8003196 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2208      	movs	r2, #8
 800317a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 f838 	bl	80031f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2208      	movs	r2, #8
 8003186:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e029      	b.n	80031ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031a4:	d111      	bne.n	80031ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f81e 	bl	80031f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e00f      	b.n	80031ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69da      	ldr	r2, [r3, #28]
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4013      	ands	r3, r2
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	bf0c      	ite	eq
 80031da:	2301      	moveq	r3, #1
 80031dc:	2300      	movne	r3, #0
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	461a      	mov	r2, r3
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d0a0      	beq.n	800312a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b095      	sub	sp, #84	@ 0x54
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	e853 3f00 	ldrex	r3, [r3]
 8003206:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800320a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800320e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	461a      	mov	r2, r3
 8003216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003218:	643b      	str	r3, [r7, #64]	@ 0x40
 800321a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800321c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800321e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003220:	e841 2300 	strex	r3, r2, [r1]
 8003224:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1e6      	bne.n	80031fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	3308      	adds	r3, #8
 8003232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	e853 3f00 	ldrex	r3, [r3]
 800323a:	61fb      	str	r3, [r7, #28]
   return(result);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f023 0301 	bic.w	r3, r3, #1
 8003242:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	3308      	adds	r3, #8
 800324a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800324c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800324e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003254:	e841 2300 	strex	r3, r2, [r1]
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1e5      	bne.n	800322c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003264:	2b01      	cmp	r3, #1
 8003266:	d118      	bne.n	800329a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	e853 3f00 	ldrex	r3, [r3]
 8003274:	60bb      	str	r3, [r7, #8]
   return(result);
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	f023 0310 	bic.w	r3, r3, #16
 800327c:	647b      	str	r3, [r7, #68]	@ 0x44
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	461a      	mov	r2, r3
 8003284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003286:	61bb      	str	r3, [r7, #24]
 8003288:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800328a:	6979      	ldr	r1, [r7, #20]
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	e841 2300 	strex	r3, r2, [r1]
 8003292:	613b      	str	r3, [r7, #16]
   return(result);
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1e6      	bne.n	8003268 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80032ae:	bf00      	nop
 80032b0:	3754      	adds	r7, #84	@ 0x54
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b085      	sub	sp, #20
 80032be:	af00      	add	r7, sp, #0
 80032c0:	4603      	mov	r3, r0
 80032c2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80032c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032cc:	2b84      	cmp	r3, #132	@ 0x84
 80032ce:	d005      	beq.n	80032dc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80032d0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4413      	add	r3, r2
 80032d8:	3303      	adds	r3, #3
 80032da:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80032dc:	68fb      	ldr	r3, [r7, #12]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80032ee:	f000 feef 	bl	80040d0 <vTaskStartScheduler>
  
  return osOK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80032f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032fa:	b089      	sub	sp, #36	@ 0x24
 80032fc:	af04      	add	r7, sp, #16
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d020      	beq.n	800334c <osThreadCreate+0x54>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d01c      	beq.n	800334c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685c      	ldr	r4, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691e      	ldr	r6, [r3, #16]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff ffc8 	bl	80032ba <makeFreeRtosPriority>
 800332a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003334:	9202      	str	r2, [sp, #8]
 8003336:	9301      	str	r3, [sp, #4]
 8003338:	9100      	str	r1, [sp, #0]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	4632      	mov	r2, r6
 800333e:	4629      	mov	r1, r5
 8003340:	4620      	mov	r0, r4
 8003342:	f000 fcf7 	bl	8003d34 <xTaskCreateStatic>
 8003346:	4603      	mov	r3, r0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e01c      	b.n	8003386 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685c      	ldr	r4, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003358:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff ffaa 	bl	80032ba <makeFreeRtosPriority>
 8003366:	4602      	mov	r2, r0
 8003368:	f107 030c 	add.w	r3, r7, #12
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	9200      	str	r2, [sp, #0]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	4632      	mov	r2, r6
 8003374:	4629      	mov	r1, r5
 8003376:	4620      	mov	r0, r4
 8003378:	f000 fd3c 	bl	8003df4 <xTaskCreate>
 800337c:	4603      	mov	r3, r0
 800337e:	2b01      	cmp	r3, #1
 8003380:	d001      	beq.n	8003386 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003382:	2300      	movs	r3, #0
 8003384:	e000      	b.n	8003388 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003386:	68fb      	ldr	r3, [r7, #12]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003390 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <osDelay+0x16>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	e000      	b.n	80033a8 <osDelay+0x18>
 80033a6:	2301      	movs	r3, #1
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 fe5b 	bl	8004064 <vTaskDelay>
  
  return osOK;
 80033ae:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f103 0208 	add.w	r2, r3, #8
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f04f 32ff 	mov.w	r2, #4294967295
 80033d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f103 0208 	add.w	r2, r3, #8
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f103 0208 	add.w	r2, r3, #8
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003412:	b480      	push	{r7}
 8003414:	b085      	sub	sp, #20
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	601a      	str	r2, [r3, #0]
}
 800344e:	bf00      	nop
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800345a:	b480      	push	{r7}
 800345c:	b085      	sub	sp, #20
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
 8003462:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003470:	d103      	bne.n	800347a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e00c      	b.n	8003494 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3308      	adds	r3, #8
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e002      	b.n	8003488 <vListInsert+0x2e>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	429a      	cmp	r2, r3
 8003492:	d2f6      	bcs.n	8003482 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	601a      	str	r2, [r3, #0]
}
 80034c0:	bf00      	nop
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6892      	ldr	r2, [r2, #8]
 80034e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6852      	ldr	r2, [r2, #4]
 80034ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d103      	bne.n	8003500 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	1e5a      	subs	r2, r3, #1
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10b      	bne.n	800354c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003538:	f383 8811 	msr	BASEPRI, r3
 800353c:	f3bf 8f6f 	isb	sy
 8003540:	f3bf 8f4f 	dsb	sy
 8003544:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003546:	bf00      	nop
 8003548:	bf00      	nop
 800354a:	e7fd      	b.n	8003548 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800354c:	f001 fd24 	bl	8004f98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003558:	68f9      	ldr	r1, [r7, #12]
 800355a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	441a      	add	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800357c:	3b01      	subs	r3, #1
 800357e:	68f9      	ldr	r1, [r7, #12]
 8003580:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003582:	fb01 f303 	mul.w	r3, r1, r3
 8003586:	441a      	add	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	22ff      	movs	r2, #255	@ 0xff
 8003590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	22ff      	movs	r2, #255	@ 0xff
 8003598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d114      	bne.n	80035cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d01a      	beq.n	80035e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	3310      	adds	r3, #16
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 ffd8 	bl	8004564 <xTaskRemoveFromEventList>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d012      	beq.n	80035e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80035ba:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <xQueueGenericReset+0xd0>)
 80035bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	f3bf 8f4f 	dsb	sy
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	e009      	b.n	80035e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3310      	adds	r3, #16
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fef1 	bl	80033b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	3324      	adds	r3, #36	@ 0x24
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff feec 	bl	80033b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80035e0:	f001 fd0c 	bl	8004ffc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80035e4:	2301      	movs	r3, #1
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	e000ed04 	.word	0xe000ed04

080035f4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	@ 0x28
 80035f8:	af02      	add	r7, sp, #8
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	4613      	mov	r3, r2
 8003600:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10b      	bne.n	8003620 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800360c:	f383 8811 	msr	BASEPRI, r3
 8003610:	f3bf 8f6f 	isb	sy
 8003614:	f3bf 8f4f 	dsb	sy
 8003618:	613b      	str	r3, [r7, #16]
}
 800361a:	bf00      	nop
 800361c:	bf00      	nop
 800361e:	e7fd      	b.n	800361c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	fb02 f303 	mul.w	r3, r2, r3
 8003628:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	3348      	adds	r3, #72	@ 0x48
 800362e:	4618      	mov	r0, r3
 8003630:	f001 fd92 	bl	8005158 <pvPortMalloc>
 8003634:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d011      	beq.n	8003660 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	3348      	adds	r3, #72	@ 0x48
 8003644:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800364e:	79fa      	ldrb	r2, [r7, #7]
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	68b9      	ldr	r1, [r7, #8]
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f000 f805 	bl	800366a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003660:	69bb      	ldr	r3, [r7, #24]
	}
 8003662:	4618      	mov	r0, r3
 8003664:	3720      	adds	r7, #32
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d103      	bne.n	8003686 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	e002      	b.n	800368c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003698:	2101      	movs	r1, #1
 800369a:	69b8      	ldr	r0, [r7, #24]
 800369c:	f7ff ff40 	bl	8003520 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80036a0:	bf00      	nop
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00e      	beq.n	80036d4 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80036c8:	2300      	movs	r3, #0
 80036ca:	2200      	movs	r2, #0
 80036cc:	2100      	movs	r1, #0
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f81c 	bl	800370c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80036d4:	bf00      	nop
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80036e6:	2301      	movs	r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	2300      	movs	r3, #0
 80036ec:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80036ee:	79fb      	ldrb	r3, [r7, #7]
 80036f0:	461a      	mov	r2, r3
 80036f2:	6939      	ldr	r1, [r7, #16]
 80036f4:	6978      	ldr	r0, [r7, #20]
 80036f6:	f7ff ff7d 	bl	80035f4 <xQueueGenericCreate>
 80036fa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f7ff ffd3 	bl	80036a8 <prvInitialiseMutex>

		return xNewQueue;
 8003702:	68fb      	ldr	r3, [r7, #12]
	}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08e      	sub	sp, #56	@ 0x38
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800371a:	2300      	movs	r3, #0
 800371c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10b      	bne.n	8003740 <xQueueGenericSend+0x34>
	__asm volatile
 8003728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372c:	f383 8811 	msr	BASEPRI, r3
 8003730:	f3bf 8f6f 	isb	sy
 8003734:	f3bf 8f4f 	dsb	sy
 8003738:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800373a:	bf00      	nop
 800373c:	bf00      	nop
 800373e:	e7fd      	b.n	800373c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d103      	bne.n	800374e <xQueueGenericSend+0x42>
 8003746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <xQueueGenericSend+0x46>
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <xQueueGenericSend+0x48>
 8003752:	2300      	movs	r3, #0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10b      	bne.n	8003770 <xQueueGenericSend+0x64>
	__asm volatile
 8003758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800375c:	f383 8811 	msr	BASEPRI, r3
 8003760:	f3bf 8f6f 	isb	sy
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800376a:	bf00      	nop
 800376c:	bf00      	nop
 800376e:	e7fd      	b.n	800376c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d103      	bne.n	800377e <xQueueGenericSend+0x72>
 8003776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377a:	2b01      	cmp	r3, #1
 800377c:	d101      	bne.n	8003782 <xQueueGenericSend+0x76>
 800377e:	2301      	movs	r3, #1
 8003780:	e000      	b.n	8003784 <xQueueGenericSend+0x78>
 8003782:	2300      	movs	r3, #0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10b      	bne.n	80037a0 <xQueueGenericSend+0x94>
	__asm volatile
 8003788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378c:	f383 8811 	msr	BASEPRI, r3
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	f3bf 8f4f 	dsb	sy
 8003798:	623b      	str	r3, [r7, #32]
}
 800379a:	bf00      	nop
 800379c:	bf00      	nop
 800379e:	e7fd      	b.n	800379c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037a0:	f001 f8a0 	bl	80048e4 <xTaskGetSchedulerState>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d102      	bne.n	80037b0 <xQueueGenericSend+0xa4>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <xQueueGenericSend+0xa8>
 80037b0:	2301      	movs	r3, #1
 80037b2:	e000      	b.n	80037b6 <xQueueGenericSend+0xaa>
 80037b4:	2300      	movs	r3, #0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10b      	bne.n	80037d2 <xQueueGenericSend+0xc6>
	__asm volatile
 80037ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037be:	f383 8811 	msr	BASEPRI, r3
 80037c2:	f3bf 8f6f 	isb	sy
 80037c6:	f3bf 8f4f 	dsb	sy
 80037ca:	61fb      	str	r3, [r7, #28]
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	e7fd      	b.n	80037ce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037d2:	f001 fbe1 	bl	8004f98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80037d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037de:	429a      	cmp	r2, r3
 80037e0:	d302      	bcc.n	80037e8 <xQueueGenericSend+0xdc>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d129      	bne.n	800383c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037ee:	f000 f9b7 	bl	8003b60 <prvCopyDataToQueue>
 80037f2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d010      	beq.n	800381e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fe:	3324      	adds	r3, #36	@ 0x24
 8003800:	4618      	mov	r0, r3
 8003802:	f000 feaf 	bl	8004564 <xTaskRemoveFromEventList>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800380c:	4b3f      	ldr	r3, [pc, #252]	@ (800390c <xQueueGenericSend+0x200>)
 800380e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	f3bf 8f4f 	dsb	sy
 8003818:	f3bf 8f6f 	isb	sy
 800381c:	e00a      	b.n	8003834 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800381e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003824:	4b39      	ldr	r3, [pc, #228]	@ (800390c <xQueueGenericSend+0x200>)
 8003826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	f3bf 8f4f 	dsb	sy
 8003830:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003834:	f001 fbe2 	bl	8004ffc <vPortExitCritical>
				return pdPASS;
 8003838:	2301      	movs	r3, #1
 800383a:	e063      	b.n	8003904 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003842:	f001 fbdb 	bl	8004ffc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003846:	2300      	movs	r3, #0
 8003848:	e05c      	b.n	8003904 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800384a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800384c:	2b00      	cmp	r3, #0
 800384e:	d106      	bne.n	800385e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003850:	f107 0314 	add.w	r3, r7, #20
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fee9 	bl	800462c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800385a:	2301      	movs	r3, #1
 800385c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800385e:	f001 fbcd 	bl	8004ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003862:	f000 fc97 	bl	8004194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003866:	f001 fb97 	bl	8004f98 <vPortEnterCritical>
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003870:	b25b      	sxtb	r3, r3
 8003872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003876:	d103      	bne.n	8003880 <xQueueGenericSend+0x174>
 8003878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003882:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003886:	b25b      	sxtb	r3, r3
 8003888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388c:	d103      	bne.n	8003896 <xQueueGenericSend+0x18a>
 800388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003896:	f001 fbb1 	bl	8004ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800389a:	1d3a      	adds	r2, r7, #4
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	4611      	mov	r1, r2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 fed8 	bl	8004658 <xTaskCheckForTimeOut>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d124      	bne.n	80038f8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80038ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038b0:	f000 fa28 	bl	8003d04 <prvIsQueueFull>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d018      	beq.n	80038ec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80038ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038bc:	3310      	adds	r3, #16
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	4611      	mov	r1, r2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 fe28 	bl	8004518 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80038c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038ca:	f000 f9b3 	bl	8003c34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80038ce:	f000 fc6f 	bl	80041b0 <xTaskResumeAll>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f47f af7c 	bne.w	80037d2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80038da:	4b0c      	ldr	r3, [pc, #48]	@ (800390c <xQueueGenericSend+0x200>)
 80038dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	f3bf 8f4f 	dsb	sy
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	e772      	b.n	80037d2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80038ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038ee:	f000 f9a1 	bl	8003c34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038f2:	f000 fc5d 	bl	80041b0 <xTaskResumeAll>
 80038f6:	e76c      	b.n	80037d2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80038f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038fa:	f000 f99b 	bl	8003c34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038fe:	f000 fc57 	bl	80041b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003902:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003904:	4618      	mov	r0, r3
 8003906:	3738      	adds	r7, #56	@ 0x38
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	e000ed04 	.word	0xe000ed04

08003910 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08e      	sub	sp, #56	@ 0x38
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800391a:	2300      	movs	r3, #0
 800391c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003922:	2300      	movs	r3, #0
 8003924:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10b      	bne.n	8003944 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	623b      	str	r3, [r7, #32]
}
 800393e:	bf00      	nop
 8003940:	bf00      	nop
 8003942:	e7fd      	b.n	8003940 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00b      	beq.n	8003964 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800394c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	61fb      	str	r3, [r7, #28]
}
 800395e:	bf00      	nop
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003964:	f000 ffbe 	bl	80048e4 <xTaskGetSchedulerState>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d102      	bne.n	8003974 <xQueueSemaphoreTake+0x64>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <xQueueSemaphoreTake+0x68>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <xQueueSemaphoreTake+0x6a>
 8003978:	2300      	movs	r3, #0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10b      	bne.n	8003996 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800397e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003982:	f383 8811 	msr	BASEPRI, r3
 8003986:	f3bf 8f6f 	isb	sy
 800398a:	f3bf 8f4f 	dsb	sy
 800398e:	61bb      	str	r3, [r7, #24]
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	e7fd      	b.n	8003992 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003996:	f001 faff 	bl	8004f98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800399a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800399c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800399e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80039a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d024      	beq.n	80039f0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80039a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a8:	1e5a      	subs	r2, r3, #1
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d104      	bne.n	80039c0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80039b6:	f001 f941 	bl	8004c3c <pvTaskIncrementMutexHeldCount>
 80039ba:	4602      	mov	r2, r0
 80039bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039be:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00f      	beq.n	80039e8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ca:	3310      	adds	r3, #16
 80039cc:	4618      	mov	r0, r3
 80039ce:	f000 fdc9 	bl	8004564 <xTaskRemoveFromEventList>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d007      	beq.n	80039e8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80039d8:	4b54      	ldr	r3, [pc, #336]	@ (8003b2c <xQueueSemaphoreTake+0x21c>)
 80039da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	f3bf 8f4f 	dsb	sy
 80039e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80039e8:	f001 fb08 	bl	8004ffc <vPortExitCritical>
				return pdPASS;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e098      	b.n	8003b22 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d112      	bne.n	8003a1c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80039f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00b      	beq.n	8003a14 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80039fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a00:	f383 8811 	msr	BASEPRI, r3
 8003a04:	f3bf 8f6f 	isb	sy
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	617b      	str	r3, [r7, #20]
}
 8003a0e:	bf00      	nop
 8003a10:	bf00      	nop
 8003a12:	e7fd      	b.n	8003a10 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003a14:	f001 faf2 	bl	8004ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e082      	b.n	8003b22 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d106      	bne.n	8003a30 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a22:	f107 030c 	add.w	r3, r7, #12
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fe00 	bl	800462c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a30:	f001 fae4 	bl	8004ffc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a34:	f000 fbae 	bl	8004194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a38:	f001 faae 	bl	8004f98 <vPortEnterCritical>
 8003a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a42:	b25b      	sxtb	r3, r3
 8003a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a48:	d103      	bne.n	8003a52 <xQueueSemaphoreTake+0x142>
 8003a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a58:	b25b      	sxtb	r3, r3
 8003a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5e:	d103      	bne.n	8003a68 <xQueueSemaphoreTake+0x158>
 8003a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a68:	f001 fac8 	bl	8004ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a6c:	463a      	mov	r2, r7
 8003a6e:	f107 030c 	add.w	r3, r7, #12
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fdef 	bl	8004658 <xTaskCheckForTimeOut>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d132      	bne.n	8003ae6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a82:	f000 f929 	bl	8003cd8 <prvIsQueueEmpty>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d026      	beq.n	8003ada <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003a94:	f001 fa80 	bl	8004f98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f000 ff3f 	bl	8004920 <xTaskPriorityInherit>
 8003aa2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003aa4:	f001 faaa 	bl	8004ffc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aaa:	3324      	adds	r3, #36	@ 0x24
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fd31 	bl	8004518 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003ab6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ab8:	f000 f8bc 	bl	8003c34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003abc:	f000 fb78 	bl	80041b0 <xTaskResumeAll>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f47f af67 	bne.w	8003996 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003ac8:	4b18      	ldr	r3, [pc, #96]	@ (8003b2c <xQueueSemaphoreTake+0x21c>)
 8003aca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	f3bf 8f6f 	isb	sy
 8003ad8:	e75d      	b.n	8003996 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003ada:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003adc:	f000 f8aa 	bl	8003c34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ae0:	f000 fb66 	bl	80041b0 <xTaskResumeAll>
 8003ae4:	e757      	b.n	8003996 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003ae6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ae8:	f000 f8a4 	bl	8003c34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003aec:	f000 fb60 	bl	80041b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003af0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003af2:	f000 f8f1 	bl	8003cd8 <prvIsQueueEmpty>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f43f af4c 	beq.w	8003996 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00d      	beq.n	8003b20 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003b04:	f001 fa48 	bl	8004f98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003b08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003b0a:	f000 f811 	bl	8003b30 <prvGetDisinheritPriorityAfterTimeout>
 8003b0e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b16:	4618      	mov	r0, r3
 8003b18:	f001 f800 	bl	8004b1c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003b1c:	f001 fa6e 	bl	8004ffc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3738      	adds	r7, #56	@ 0x38
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	e000ed04 	.word	0xe000ed04

08003b30 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f1c3 0307 	rsb	r3, r3, #7
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e001      	b.n	8003b52 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003b52:	68fb      	ldr	r3, [r7, #12]
	}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b74:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10d      	bne.n	8003b9a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d14d      	bne.n	8003c22 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 ff3e 	bl	8004a0c <xTaskPriorityDisinherit>
 8003b90:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
 8003b98:	e043      	b.n	8003c22 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d119      	bne.n	8003bd4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6858      	ldr	r0, [r3, #4]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba8:	461a      	mov	r2, r3
 8003baa:	68b9      	ldr	r1, [r7, #8]
 8003bac:	f001 fd32 	bl	8005614 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	441a      	add	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d32b      	bcc.n	8003c22 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	e026      	b.n	8003c22 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	68d8      	ldr	r0, [r3, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	461a      	mov	r2, r3
 8003bde:	68b9      	ldr	r1, [r7, #8]
 8003be0:	f001 fd18 	bl	8005614 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	68da      	ldr	r2, [r3, #12]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bec:	425b      	negs	r3, r3
 8003bee:	441a      	add	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d207      	bcs.n	8003c10 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c08:	425b      	negs	r3, r3
 8003c0a:	441a      	add	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d105      	bne.n	8003c22 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d002      	beq.n	8003c22 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003c2a:	697b      	ldr	r3, [r7, #20]
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3718      	adds	r7, #24
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c3c:	f001 f9ac 	bl	8004f98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c48:	e011      	b.n	8003c6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d012      	beq.n	8003c78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3324      	adds	r3, #36	@ 0x24
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 fc84 	bl	8004564 <xTaskRemoveFromEventList>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c62:	f000 fd5d 	bl	8004720 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	dce9      	bgt.n	8003c4a <prvUnlockQueue+0x16>
 8003c76:	e000      	b.n	8003c7a <prvUnlockQueue+0x46>
					break;
 8003c78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	22ff      	movs	r2, #255	@ 0xff
 8003c7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003c82:	f001 f9bb 	bl	8004ffc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003c86:	f001 f987 	bl	8004f98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c92:	e011      	b.n	8003cb8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d012      	beq.n	8003cc2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	3310      	adds	r3, #16
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 fc5f 	bl	8004564 <xTaskRemoveFromEventList>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003cac:	f000 fd38 	bl	8004720 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003cb0:	7bbb      	ldrb	r3, [r7, #14]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	dce9      	bgt.n	8003c94 <prvUnlockQueue+0x60>
 8003cc0:	e000      	b.n	8003cc4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003cc2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	22ff      	movs	r2, #255	@ 0xff
 8003cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003ccc:	f001 f996 	bl	8004ffc <vPortExitCritical>
}
 8003cd0:	bf00      	nop
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ce0:	f001 f95a 	bl	8004f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d102      	bne.n	8003cf2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003cec:	2301      	movs	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	e001      	b.n	8003cf6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003cf6:	f001 f981 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d0c:	f001 f944 	bl	8004f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d102      	bne.n	8003d22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	60fb      	str	r3, [r7, #12]
 8003d20:	e001      	b.n	8003d26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d26:	f001 f969 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08e      	sub	sp, #56	@ 0x38
 8003d38:	af04      	add	r7, sp, #16
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
 8003d40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	623b      	str	r3, [r7, #32]
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	e7fd      	b.n	8003d5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10b      	bne.n	8003d7e <xTaskCreateStatic+0x4a>
	__asm volatile
 8003d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6a:	f383 8811 	msr	BASEPRI, r3
 8003d6e:	f3bf 8f6f 	isb	sy
 8003d72:	f3bf 8f4f 	dsb	sy
 8003d76:	61fb      	str	r3, [r7, #28]
}
 8003d78:	bf00      	nop
 8003d7a:	bf00      	nop
 8003d7c:	e7fd      	b.n	8003d7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003d7e:	2354      	movs	r3, #84	@ 0x54
 8003d80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	2b54      	cmp	r3, #84	@ 0x54
 8003d86:	d00b      	beq.n	8003da0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8c:	f383 8811 	msr	BASEPRI, r3
 8003d90:	f3bf 8f6f 	isb	sy
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	61bb      	str	r3, [r7, #24]
}
 8003d9a:	bf00      	nop
 8003d9c:	bf00      	nop
 8003d9e:	e7fd      	b.n	8003d9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003da0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d01e      	beq.n	8003de6 <xTaskCreateStatic+0xb2>
 8003da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d01b      	beq.n	8003de6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003db6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	9303      	str	r3, [sp, #12]
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc6:	9302      	str	r3, [sp, #8]
 8003dc8:	f107 0314 	add.w	r3, r7, #20
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	68b9      	ldr	r1, [r7, #8]
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f850 	bl	8003e7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003dde:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003de0:	f000 f8d6 	bl	8003f90 <prvAddNewTaskToReadyList>
 8003de4:	e001      	b.n	8003dea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003de6:	2300      	movs	r3, #0
 8003de8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003dea:	697b      	ldr	r3, [r7, #20]
	}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3728      	adds	r7, #40	@ 0x28
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b08c      	sub	sp, #48	@ 0x30
 8003df8:	af04      	add	r7, sp, #16
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	4613      	mov	r3, r2
 8003e02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 f9a5 	bl	8005158 <pvPortMalloc>
 8003e0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00e      	beq.n	8003e34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003e16:	2054      	movs	r0, #84	@ 0x54
 8003e18:	f001 f99e 	bl	8005158 <pvPortMalloc>
 8003e1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e2a:	e005      	b.n	8003e38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003e2c:	6978      	ldr	r0, [r7, #20]
 8003e2e:	f001 fa61 	bl	80052f4 <vPortFree>
 8003e32:	e001      	b.n	8003e38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d017      	beq.n	8003e6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003e46:	88fa      	ldrh	r2, [r7, #6]
 8003e48:	2300      	movs	r3, #0
 8003e4a:	9303      	str	r3, [sp, #12]
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	9302      	str	r3, [sp, #8]
 8003e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e52:	9301      	str	r3, [sp, #4]
 8003e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68b9      	ldr	r1, [r7, #8]
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f80e 	bl	8003e7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e62:	69f8      	ldr	r0, [r7, #28]
 8003e64:	f000 f894 	bl	8003f90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	61bb      	str	r3, [r7, #24]
 8003e6c:	e002      	b.n	8003e74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003e74:	69bb      	ldr	r3, [r7, #24]
	}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b088      	sub	sp, #32
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	60f8      	str	r0, [r7, #12]
 8003e86:	60b9      	str	r1, [r7, #8]
 8003e88:	607a      	str	r2, [r7, #4]
 8003e8a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003e96:	3b01      	subs	r3, #1
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	f023 0307 	bic.w	r3, r3, #7
 8003ea4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00b      	beq.n	8003ec8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb4:	f383 8811 	msr	BASEPRI, r3
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	f3bf 8f4f 	dsb	sy
 8003ec0:	617b      	str	r3, [r7, #20]
}
 8003ec2:	bf00      	nop
 8003ec4:	bf00      	nop
 8003ec6:	e7fd      	b.n	8003ec4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d01f      	beq.n	8003f0e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	e012      	b.n	8003efa <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	4413      	add	r3, r2
 8003eda:	7819      	ldrb	r1, [r3, #0]
 8003edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3334      	adds	r3, #52	@ 0x34
 8003ee4:	460a      	mov	r2, r1
 8003ee6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	4413      	add	r3, r2
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d006      	beq.n	8003f02 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	2b0f      	cmp	r3, #15
 8003efe:	d9e9      	bls.n	8003ed4 <prvInitialiseNewTask+0x56>
 8003f00:	e000      	b.n	8003f04 <prvInitialiseNewTask+0x86>
			{
				break;
 8003f02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f0c:	e003      	b.n	8003f16 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f18:	2b06      	cmp	r3, #6
 8003f1a:	d901      	bls.n	8003f20 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003f1c:	2306      	movs	r3, #6
 8003f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f24:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f2a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2e:	2200      	movs	r2, #0
 8003f30:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f34:	3304      	adds	r3, #4
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff fa5e 	bl	80033f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3e:	3318      	adds	r3, #24
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff fa59 	bl	80033f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f4e:	f1c3 0207 	rsb	r2, r3, #7
 8003f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f5a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f5e:	2200      	movs	r2, #0
 8003f60:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	68f9      	ldr	r1, [r7, #12]
 8003f6e:	69b8      	ldr	r0, [r7, #24]
 8003f70:	f000 fede 	bl	8004d30 <pxPortInitialiseStack>
 8003f74:	4602      	mov	r2, r0
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f86:	bf00      	nop
 8003f88:	3720      	adds	r7, #32
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f98:	f000 fffe 	bl	8004f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8004048 <prvAddNewTaskToReadyList+0xb8>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	4a29      	ldr	r2, [pc, #164]	@ (8004048 <prvAddNewTaskToReadyList+0xb8>)
 8003fa4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003fa6:	4b29      	ldr	r3, [pc, #164]	@ (800404c <prvAddNewTaskToReadyList+0xbc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003fae:	4a27      	ldr	r2, [pc, #156]	@ (800404c <prvAddNewTaskToReadyList+0xbc>)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003fb4:	4b24      	ldr	r3, [pc, #144]	@ (8004048 <prvAddNewTaskToReadyList+0xb8>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d110      	bne.n	8003fde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003fbc:	f000 fbd4 	bl	8004768 <prvInitialiseTaskLists>
 8003fc0:	e00d      	b.n	8003fde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003fc2:	4b23      	ldr	r3, [pc, #140]	@ (8004050 <prvAddNewTaskToReadyList+0xc0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d109      	bne.n	8003fde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003fca:	4b20      	ldr	r3, [pc, #128]	@ (800404c <prvAddNewTaskToReadyList+0xbc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d802      	bhi.n	8003fde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800404c <prvAddNewTaskToReadyList+0xbc>)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003fde:	4b1d      	ldr	r3, [pc, #116]	@ (8004054 <prvAddNewTaskToReadyList+0xc4>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8004054 <prvAddNewTaskToReadyList+0xc4>)
 8003fe6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	2201      	movs	r2, #1
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	4b19      	ldr	r3, [pc, #100]	@ (8004058 <prvAddNewTaskToReadyList+0xc8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	4a18      	ldr	r2, [pc, #96]	@ (8004058 <prvAddNewTaskToReadyList+0xc8>)
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ffe:	4613      	mov	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4a15      	ldr	r2, [pc, #84]	@ (800405c <prvAddNewTaskToReadyList+0xcc>)
 8004008:	441a      	add	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3304      	adds	r3, #4
 800400e:	4619      	mov	r1, r3
 8004010:	4610      	mov	r0, r2
 8004012:	f7ff f9fe 	bl	8003412 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004016:	f000 fff1 	bl	8004ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <prvAddNewTaskToReadyList+0xc0>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00e      	beq.n	8004040 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004022:	4b0a      	ldr	r3, [pc, #40]	@ (800404c <prvAddNewTaskToReadyList+0xbc>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402c:	429a      	cmp	r2, r3
 800402e:	d207      	bcs.n	8004040 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004030:	4b0b      	ldr	r3, [pc, #44]	@ (8004060 <prvAddNewTaskToReadyList+0xd0>)
 8004032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	f3bf 8f4f 	dsb	sy
 800403c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004040:	bf00      	nop
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	20000468 	.word	0x20000468
 800404c:	20000368 	.word	0x20000368
 8004050:	20000474 	.word	0x20000474
 8004054:	20000484 	.word	0x20000484
 8004058:	20000470 	.word	0x20000470
 800405c:	2000036c 	.word	0x2000036c
 8004060:	e000ed04 	.word	0xe000ed04

08004064 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d018      	beq.n	80040a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004076:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <vTaskDelay+0x64>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00b      	beq.n	8004096 <vTaskDelay+0x32>
	__asm volatile
 800407e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	60bb      	str	r3, [r7, #8]
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	e7fd      	b.n	8004092 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004096:	f000 f87d 	bl	8004194 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800409a:	2100      	movs	r1, #0
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 fde1 	bl	8004c64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80040a2:	f000 f885 	bl	80041b0 <xTaskResumeAll>
 80040a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d107      	bne.n	80040be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80040ae:	4b07      	ldr	r3, [pc, #28]	@ (80040cc <vTaskDelay+0x68>)
 80040b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80040be:	bf00      	nop
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000490 	.word	0x20000490
 80040cc:	e000ed04 	.word	0xe000ed04

080040d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08a      	sub	sp, #40	@ 0x28
 80040d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80040de:	463a      	mov	r2, r7
 80040e0:	1d39      	adds	r1, r7, #4
 80040e2:	f107 0308 	add.w	r3, r7, #8
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc fa58 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80040ec:	6839      	ldr	r1, [r7, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	9202      	str	r2, [sp, #8]
 80040f4:	9301      	str	r3, [sp, #4]
 80040f6:	2300      	movs	r3, #0
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	2300      	movs	r3, #0
 80040fc:	460a      	mov	r2, r1
 80040fe:	491f      	ldr	r1, [pc, #124]	@ (800417c <vTaskStartScheduler+0xac>)
 8004100:	481f      	ldr	r0, [pc, #124]	@ (8004180 <vTaskStartScheduler+0xb0>)
 8004102:	f7ff fe17 	bl	8003d34 <xTaskCreateStatic>
 8004106:	4603      	mov	r3, r0
 8004108:	4a1e      	ldr	r2, [pc, #120]	@ (8004184 <vTaskStartScheduler+0xb4>)
 800410a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <vTaskStartScheduler+0xb4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004114:	2301      	movs	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	e001      	b.n	800411e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d116      	bne.n	8004152 <vTaskStartScheduler+0x82>
	__asm volatile
 8004124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004128:	f383 8811 	msr	BASEPRI, r3
 800412c:	f3bf 8f6f 	isb	sy
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	613b      	str	r3, [r7, #16]
}
 8004136:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004138:	4b13      	ldr	r3, [pc, #76]	@ (8004188 <vTaskStartScheduler+0xb8>)
 800413a:	f04f 32ff 	mov.w	r2, #4294967295
 800413e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004140:	4b12      	ldr	r3, [pc, #72]	@ (800418c <vTaskStartScheduler+0xbc>)
 8004142:	2201      	movs	r2, #1
 8004144:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004146:	4b12      	ldr	r3, [pc, #72]	@ (8004190 <vTaskStartScheduler+0xc0>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800414c:	f000 fe80 	bl	8004e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004150:	e00f      	b.n	8004172 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d10b      	bne.n	8004172 <vTaskStartScheduler+0xa2>
	__asm volatile
 800415a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800415e:	f383 8811 	msr	BASEPRI, r3
 8004162:	f3bf 8f6f 	isb	sy
 8004166:	f3bf 8f4f 	dsb	sy
 800416a:	60fb      	str	r3, [r7, #12]
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	e7fd      	b.n	800416e <vTaskStartScheduler+0x9e>
}
 8004172:	bf00      	nop
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	08005f38 	.word	0x08005f38
 8004180:	08004739 	.word	0x08004739
 8004184:	2000048c 	.word	0x2000048c
 8004188:	20000488 	.word	0x20000488
 800418c:	20000474 	.word	0x20000474
 8004190:	2000046c 	.word	0x2000046c

08004194 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004198:	4b04      	ldr	r3, [pc, #16]	@ (80041ac <vTaskSuspendAll+0x18>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3301      	adds	r3, #1
 800419e:	4a03      	ldr	r2, [pc, #12]	@ (80041ac <vTaskSuspendAll+0x18>)
 80041a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80041a2:	bf00      	nop
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	20000490 	.word	0x20000490

080041b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80041be:	4b42      	ldr	r3, [pc, #264]	@ (80042c8 <xTaskResumeAll+0x118>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10b      	bne.n	80041de <xTaskResumeAll+0x2e>
	__asm volatile
 80041c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ca:	f383 8811 	msr	BASEPRI, r3
 80041ce:	f3bf 8f6f 	isb	sy
 80041d2:	f3bf 8f4f 	dsb	sy
 80041d6:	603b      	str	r3, [r7, #0]
}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	e7fd      	b.n	80041da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80041de:	f000 fedb 	bl	8004f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80041e2:	4b39      	ldr	r3, [pc, #228]	@ (80042c8 <xTaskResumeAll+0x118>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	4a37      	ldr	r2, [pc, #220]	@ (80042c8 <xTaskResumeAll+0x118>)
 80041ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041ec:	4b36      	ldr	r3, [pc, #216]	@ (80042c8 <xTaskResumeAll+0x118>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d161      	bne.n	80042b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80041f4:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <xTaskResumeAll+0x11c>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d05d      	beq.n	80042b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041fc:	e02e      	b.n	800425c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041fe:	4b34      	ldr	r3, [pc, #208]	@ (80042d0 <xTaskResumeAll+0x120>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	3318      	adds	r3, #24
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff f95e 	bl	80034cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3304      	adds	r3, #4
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff f959 	bl	80034cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	2201      	movs	r2, #1
 8004220:	409a      	lsls	r2, r3
 8004222:	4b2c      	ldr	r3, [pc, #176]	@ (80042d4 <xTaskResumeAll+0x124>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4313      	orrs	r3, r2
 8004228:	4a2a      	ldr	r2, [pc, #168]	@ (80042d4 <xTaskResumeAll+0x124>)
 800422a:	6013      	str	r3, [r2, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4a27      	ldr	r2, [pc, #156]	@ (80042d8 <xTaskResumeAll+0x128>)
 800423a:	441a      	add	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3304      	adds	r3, #4
 8004240:	4619      	mov	r1, r3
 8004242:	4610      	mov	r0, r2
 8004244:	f7ff f8e5 	bl	8003412 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800424c:	4b23      	ldr	r3, [pc, #140]	@ (80042dc <xTaskResumeAll+0x12c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004252:	429a      	cmp	r2, r3
 8004254:	d302      	bcc.n	800425c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004256:	4b22      	ldr	r3, [pc, #136]	@ (80042e0 <xTaskResumeAll+0x130>)
 8004258:	2201      	movs	r2, #1
 800425a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800425c:	4b1c      	ldr	r3, [pc, #112]	@ (80042d0 <xTaskResumeAll+0x120>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1cc      	bne.n	80041fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800426a:	f000 fb1b 	bl	80048a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800426e:	4b1d      	ldr	r3, [pc, #116]	@ (80042e4 <xTaskResumeAll+0x134>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d010      	beq.n	800429c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800427a:	f000 f837 	bl	80042ec <xTaskIncrementTick>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004284:	4b16      	ldr	r3, [pc, #88]	@ (80042e0 <xTaskResumeAll+0x130>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	3b01      	subs	r3, #1
 800428e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1f1      	bne.n	800427a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004296:	4b13      	ldr	r3, [pc, #76]	@ (80042e4 <xTaskResumeAll+0x134>)
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800429c:	4b10      	ldr	r3, [pc, #64]	@ (80042e0 <xTaskResumeAll+0x130>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d009      	beq.n	80042b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80042a4:	2301      	movs	r3, #1
 80042a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80042a8:	4b0f      	ldr	r3, [pc, #60]	@ (80042e8 <xTaskResumeAll+0x138>)
 80042aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80042b8:	f000 fea0 	bl	8004ffc <vPortExitCritical>

	return xAlreadyYielded;
 80042bc:	68bb      	ldr	r3, [r7, #8]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000490 	.word	0x20000490
 80042cc:	20000468 	.word	0x20000468
 80042d0:	20000428 	.word	0x20000428
 80042d4:	20000470 	.word	0x20000470
 80042d8:	2000036c 	.word	0x2000036c
 80042dc:	20000368 	.word	0x20000368
 80042e0:	2000047c 	.word	0x2000047c
 80042e4:	20000478 	.word	0x20000478
 80042e8:	e000ed04 	.word	0xe000ed04

080042ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042f6:	4b4f      	ldr	r3, [pc, #316]	@ (8004434 <xTaskIncrementTick+0x148>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f040 808f 	bne.w	800441e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004300:	4b4d      	ldr	r3, [pc, #308]	@ (8004438 <xTaskIncrementTick+0x14c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	3301      	adds	r3, #1
 8004306:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004308:	4a4b      	ldr	r2, [pc, #300]	@ (8004438 <xTaskIncrementTick+0x14c>)
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d121      	bne.n	8004358 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004314:	4b49      	ldr	r3, [pc, #292]	@ (800443c <xTaskIncrementTick+0x150>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <xTaskIncrementTick+0x4a>
	__asm volatile
 800431e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004322:	f383 8811 	msr	BASEPRI, r3
 8004326:	f3bf 8f6f 	isb	sy
 800432a:	f3bf 8f4f 	dsb	sy
 800432e:	603b      	str	r3, [r7, #0]
}
 8004330:	bf00      	nop
 8004332:	bf00      	nop
 8004334:	e7fd      	b.n	8004332 <xTaskIncrementTick+0x46>
 8004336:	4b41      	ldr	r3, [pc, #260]	@ (800443c <xTaskIncrementTick+0x150>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	4b40      	ldr	r3, [pc, #256]	@ (8004440 <xTaskIncrementTick+0x154>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a3e      	ldr	r2, [pc, #248]	@ (800443c <xTaskIncrementTick+0x150>)
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4a3e      	ldr	r2, [pc, #248]	@ (8004440 <xTaskIncrementTick+0x154>)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b3e      	ldr	r3, [pc, #248]	@ (8004444 <xTaskIncrementTick+0x158>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3301      	adds	r3, #1
 8004350:	4a3c      	ldr	r2, [pc, #240]	@ (8004444 <xTaskIncrementTick+0x158>)
 8004352:	6013      	str	r3, [r2, #0]
 8004354:	f000 faa6 	bl	80048a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004358:	4b3b      	ldr	r3, [pc, #236]	@ (8004448 <xTaskIncrementTick+0x15c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	429a      	cmp	r2, r3
 8004360:	d348      	bcc.n	80043f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004362:	4b36      	ldr	r3, [pc, #216]	@ (800443c <xTaskIncrementTick+0x150>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d104      	bne.n	8004376 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800436c:	4b36      	ldr	r3, [pc, #216]	@ (8004448 <xTaskIncrementTick+0x15c>)
 800436e:	f04f 32ff 	mov.w	r2, #4294967295
 8004372:	601a      	str	r2, [r3, #0]
					break;
 8004374:	e03e      	b.n	80043f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004376:	4b31      	ldr	r3, [pc, #196]	@ (800443c <xTaskIncrementTick+0x150>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	429a      	cmp	r2, r3
 800438c:	d203      	bcs.n	8004396 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800438e:	4a2e      	ldr	r2, [pc, #184]	@ (8004448 <xTaskIncrementTick+0x15c>)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004394:	e02e      	b.n	80043f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	3304      	adds	r3, #4
 800439a:	4618      	mov	r0, r3
 800439c:	f7ff f896 	bl	80034cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d004      	beq.n	80043b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	3318      	adds	r3, #24
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff f88d 	bl	80034cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b6:	2201      	movs	r2, #1
 80043b8:	409a      	lsls	r2, r3
 80043ba:	4b24      	ldr	r3, [pc, #144]	@ (800444c <xTaskIncrementTick+0x160>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4313      	orrs	r3, r2
 80043c0:	4a22      	ldr	r2, [pc, #136]	@ (800444c <xTaskIncrementTick+0x160>)
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c8:	4613      	mov	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004450 <xTaskIncrementTick+0x164>)
 80043d2:	441a      	add	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	3304      	adds	r3, #4
 80043d8:	4619      	mov	r1, r3
 80043da:	4610      	mov	r0, r2
 80043dc:	f7ff f819 	bl	8003412 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004454 <xTaskIncrementTick+0x168>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d3b9      	bcc.n	8004362 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80043ee:	2301      	movs	r3, #1
 80043f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043f2:	e7b6      	b.n	8004362 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80043f4:	4b17      	ldr	r3, [pc, #92]	@ (8004454 <xTaskIncrementTick+0x168>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fa:	4915      	ldr	r1, [pc, #84]	@ (8004450 <xTaskIncrementTick+0x164>)
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d901      	bls.n	8004410 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800440c:	2301      	movs	r3, #1
 800440e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004410:	4b11      	ldr	r3, [pc, #68]	@ (8004458 <xTaskIncrementTick+0x16c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d007      	beq.n	8004428 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004418:	2301      	movs	r3, #1
 800441a:	617b      	str	r3, [r7, #20]
 800441c:	e004      	b.n	8004428 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800441e:	4b0f      	ldr	r3, [pc, #60]	@ (800445c <xTaskIncrementTick+0x170>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3301      	adds	r3, #1
 8004424:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <xTaskIncrementTick+0x170>)
 8004426:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004428:	697b      	ldr	r3, [r7, #20]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	20000490 	.word	0x20000490
 8004438:	2000046c 	.word	0x2000046c
 800443c:	20000420 	.word	0x20000420
 8004440:	20000424 	.word	0x20000424
 8004444:	20000480 	.word	0x20000480
 8004448:	20000488 	.word	0x20000488
 800444c:	20000470 	.word	0x20000470
 8004450:	2000036c 	.word	0x2000036c
 8004454:	20000368 	.word	0x20000368
 8004458:	2000047c 	.word	0x2000047c
 800445c:	20000478 	.word	0x20000478

08004460 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004460:	b480      	push	{r7}
 8004462:	b087      	sub	sp, #28
 8004464:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004466:	4b27      	ldr	r3, [pc, #156]	@ (8004504 <vTaskSwitchContext+0xa4>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800446e:	4b26      	ldr	r3, [pc, #152]	@ (8004508 <vTaskSwitchContext+0xa8>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004474:	e040      	b.n	80044f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004476:	4b24      	ldr	r3, [pc, #144]	@ (8004508 <vTaskSwitchContext+0xa8>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800447c:	4b23      	ldr	r3, [pc, #140]	@ (800450c <vTaskSwitchContext+0xac>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	fab3 f383 	clz	r3, r3
 8004488:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800448a:	7afb      	ldrb	r3, [r7, #11]
 800448c:	f1c3 031f 	rsb	r3, r3, #31
 8004490:	617b      	str	r3, [r7, #20]
 8004492:	491f      	ldr	r1, [pc, #124]	@ (8004510 <vTaskSwitchContext+0xb0>)
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10b      	bne.n	80044be <vTaskSwitchContext+0x5e>
	__asm volatile
 80044a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	607b      	str	r3, [r7, #4]
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	e7fd      	b.n	80044ba <vTaskSwitchContext+0x5a>
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4613      	mov	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4a11      	ldr	r2, [pc, #68]	@ (8004510 <vTaskSwitchContext+0xb0>)
 80044ca:	4413      	add	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	605a      	str	r2, [r3, #4]
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	3308      	adds	r3, #8
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d104      	bne.n	80044ee <vTaskSwitchContext+0x8e>
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	605a      	str	r2, [r3, #4]
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a07      	ldr	r2, [pc, #28]	@ (8004514 <vTaskSwitchContext+0xb4>)
 80044f6:	6013      	str	r3, [r2, #0]
}
 80044f8:	bf00      	nop
 80044fa:	371c      	adds	r7, #28
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	20000490 	.word	0x20000490
 8004508:	2000047c 	.word	0x2000047c
 800450c:	20000470 	.word	0x20000470
 8004510:	2000036c 	.word	0x2000036c
 8004514:	20000368 	.word	0x20000368

08004518 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10b      	bne.n	8004540 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	60fb      	str	r3, [r7, #12]
}
 800453a:	bf00      	nop
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004540:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <vTaskPlaceOnEventList+0x48>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3318      	adds	r3, #24
 8004546:	4619      	mov	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7fe ff86 	bl	800345a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800454e:	2101      	movs	r1, #1
 8004550:	6838      	ldr	r0, [r7, #0]
 8004552:	f000 fb87 	bl	8004c64 <prvAddCurrentTaskToDelayedList>
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000368 	.word	0x20000368

08004564 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10b      	bne.n	8004592 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	60fb      	str	r3, [r7, #12]
}
 800458c:	bf00      	nop
 800458e:	bf00      	nop
 8004590:	e7fd      	b.n	800458e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	3318      	adds	r3, #24
 8004596:	4618      	mov	r0, r3
 8004598:	f7fe ff98 	bl	80034cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800459c:	4b1d      	ldr	r3, [pc, #116]	@ (8004614 <xTaskRemoveFromEventList+0xb0>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d11c      	bne.n	80045de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	3304      	adds	r3, #4
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe ff8f 	bl	80034cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b2:	2201      	movs	r2, #1
 80045b4:	409a      	lsls	r2, r3
 80045b6:	4b18      	ldr	r3, [pc, #96]	@ (8004618 <xTaskRemoveFromEventList+0xb4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	4a16      	ldr	r2, [pc, #88]	@ (8004618 <xTaskRemoveFromEventList+0xb4>)
 80045be:	6013      	str	r3, [r2, #0]
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045c4:	4613      	mov	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4413      	add	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4a13      	ldr	r2, [pc, #76]	@ (800461c <xTaskRemoveFromEventList+0xb8>)
 80045ce:	441a      	add	r2, r3
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	3304      	adds	r3, #4
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f7fe ff1b 	bl	8003412 <vListInsertEnd>
 80045dc:	e005      	b.n	80045ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3318      	adds	r3, #24
 80045e2:	4619      	mov	r1, r3
 80045e4:	480e      	ldr	r0, [pc, #56]	@ (8004620 <xTaskRemoveFromEventList+0xbc>)
 80045e6:	f7fe ff14 	bl	8003412 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004624 <xTaskRemoveFromEventList+0xc0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d905      	bls.n	8004604 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80045f8:	2301      	movs	r3, #1
 80045fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80045fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004628 <xTaskRemoveFromEventList+0xc4>)
 80045fe:	2201      	movs	r2, #1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	e001      	b.n	8004608 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004604:	2300      	movs	r3, #0
 8004606:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004608:	697b      	ldr	r3, [r7, #20]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000490 	.word	0x20000490
 8004618:	20000470 	.word	0x20000470
 800461c:	2000036c 	.word	0x2000036c
 8004620:	20000428 	.word	0x20000428
 8004624:	20000368 	.word	0x20000368
 8004628:	2000047c 	.word	0x2000047c

0800462c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004634:	4b06      	ldr	r3, [pc, #24]	@ (8004650 <vTaskInternalSetTimeOutState+0x24>)
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800463c:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <vTaskInternalSetTimeOutState+0x28>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	605a      	str	r2, [r3, #4]
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	20000480 	.word	0x20000480
 8004654:	2000046c 	.word	0x2000046c

08004658 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b088      	sub	sp, #32
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10b      	bne.n	8004680 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466c:	f383 8811 	msr	BASEPRI, r3
 8004670:	f3bf 8f6f 	isb	sy
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	613b      	str	r3, [r7, #16]
}
 800467a:	bf00      	nop
 800467c:	bf00      	nop
 800467e:	e7fd      	b.n	800467c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10b      	bne.n	800469e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	60fb      	str	r3, [r7, #12]
}
 8004698:	bf00      	nop
 800469a:	bf00      	nop
 800469c:	e7fd      	b.n	800469a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800469e:	f000 fc7b 	bl	8004f98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80046a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004718 <xTaskCheckForTimeOut+0xc0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ba:	d102      	bne.n	80046c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80046bc:	2300      	movs	r3, #0
 80046be:	61fb      	str	r3, [r7, #28]
 80046c0:	e023      	b.n	800470a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	4b15      	ldr	r3, [pc, #84]	@ (800471c <xTaskCheckForTimeOut+0xc4>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d007      	beq.n	80046de <xTaskCheckForTimeOut+0x86>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d302      	bcc.n	80046de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80046d8:	2301      	movs	r3, #1
 80046da:	61fb      	str	r3, [r7, #28]
 80046dc:	e015      	b.n	800470a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d20b      	bcs.n	8004700 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	1ad2      	subs	r2, r2, r3
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f7ff ff99 	bl	800462c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80046fa:	2300      	movs	r3, #0
 80046fc:	61fb      	str	r3, [r7, #28]
 80046fe:	e004      	b.n	800470a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2200      	movs	r2, #0
 8004704:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004706:	2301      	movs	r3, #1
 8004708:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800470a:	f000 fc77 	bl	8004ffc <vPortExitCritical>

	return xReturn;
 800470e:	69fb      	ldr	r3, [r7, #28]
}
 8004710:	4618      	mov	r0, r3
 8004712:	3720      	adds	r7, #32
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	2000046c 	.word	0x2000046c
 800471c:	20000480 	.word	0x20000480

08004720 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004724:	4b03      	ldr	r3, [pc, #12]	@ (8004734 <vTaskMissedYield+0x14>)
 8004726:	2201      	movs	r2, #1
 8004728:	601a      	str	r2, [r3, #0]
}
 800472a:	bf00      	nop
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	2000047c 	.word	0x2000047c

08004738 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004740:	f000 f852 	bl	80047e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004744:	4b06      	ldr	r3, [pc, #24]	@ (8004760 <prvIdleTask+0x28>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d9f9      	bls.n	8004740 <prvIdleTask+0x8>
			{
				taskYIELD();
 800474c:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <prvIdleTask+0x2c>)
 800474e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800475c:	e7f0      	b.n	8004740 <prvIdleTask+0x8>
 800475e:	bf00      	nop
 8004760:	2000036c 	.word	0x2000036c
 8004764:	e000ed04 	.word	0xe000ed04

08004768 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800476e:	2300      	movs	r3, #0
 8004770:	607b      	str	r3, [r7, #4]
 8004772:	e00c      	b.n	800478e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4613      	mov	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4a12      	ldr	r2, [pc, #72]	@ (80047c8 <prvInitialiseTaskLists+0x60>)
 8004780:	4413      	add	r3, r2
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe fe18 	bl	80033b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3301      	adds	r3, #1
 800478c:	607b      	str	r3, [r7, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b06      	cmp	r3, #6
 8004792:	d9ef      	bls.n	8004774 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004794:	480d      	ldr	r0, [pc, #52]	@ (80047cc <prvInitialiseTaskLists+0x64>)
 8004796:	f7fe fe0f 	bl	80033b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800479a:	480d      	ldr	r0, [pc, #52]	@ (80047d0 <prvInitialiseTaskLists+0x68>)
 800479c:	f7fe fe0c 	bl	80033b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80047a0:	480c      	ldr	r0, [pc, #48]	@ (80047d4 <prvInitialiseTaskLists+0x6c>)
 80047a2:	f7fe fe09 	bl	80033b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80047a6:	480c      	ldr	r0, [pc, #48]	@ (80047d8 <prvInitialiseTaskLists+0x70>)
 80047a8:	f7fe fe06 	bl	80033b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80047ac:	480b      	ldr	r0, [pc, #44]	@ (80047dc <prvInitialiseTaskLists+0x74>)
 80047ae:	f7fe fe03 	bl	80033b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80047b2:	4b0b      	ldr	r3, [pc, #44]	@ (80047e0 <prvInitialiseTaskLists+0x78>)
 80047b4:	4a05      	ldr	r2, [pc, #20]	@ (80047cc <prvInitialiseTaskLists+0x64>)
 80047b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80047b8:	4b0a      	ldr	r3, [pc, #40]	@ (80047e4 <prvInitialiseTaskLists+0x7c>)
 80047ba:	4a05      	ldr	r2, [pc, #20]	@ (80047d0 <prvInitialiseTaskLists+0x68>)
 80047bc:	601a      	str	r2, [r3, #0]
}
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	2000036c 	.word	0x2000036c
 80047cc:	200003f8 	.word	0x200003f8
 80047d0:	2000040c 	.word	0x2000040c
 80047d4:	20000428 	.word	0x20000428
 80047d8:	2000043c 	.word	0x2000043c
 80047dc:	20000454 	.word	0x20000454
 80047e0:	20000420 	.word	0x20000420
 80047e4:	20000424 	.word	0x20000424

080047e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047ee:	e019      	b.n	8004824 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80047f0:	f000 fbd2 	bl	8004f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047f4:	4b10      	ldr	r3, [pc, #64]	@ (8004838 <prvCheckTasksWaitingTermination+0x50>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	4618      	mov	r0, r3
 8004802:	f7fe fe63 	bl	80034cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004806:	4b0d      	ldr	r3, [pc, #52]	@ (800483c <prvCheckTasksWaitingTermination+0x54>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3b01      	subs	r3, #1
 800480c:	4a0b      	ldr	r2, [pc, #44]	@ (800483c <prvCheckTasksWaitingTermination+0x54>)
 800480e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004810:	4b0b      	ldr	r3, [pc, #44]	@ (8004840 <prvCheckTasksWaitingTermination+0x58>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3b01      	subs	r3, #1
 8004816:	4a0a      	ldr	r2, [pc, #40]	@ (8004840 <prvCheckTasksWaitingTermination+0x58>)
 8004818:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800481a:	f000 fbef 	bl	8004ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f810 	bl	8004844 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004824:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <prvCheckTasksWaitingTermination+0x58>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d1e1      	bne.n	80047f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800482c:	bf00      	nop
 800482e:	bf00      	nop
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	2000043c 	.word	0x2000043c
 800483c:	20000468 	.word	0x20000468
 8004840:	20000450 	.word	0x20000450

08004844 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004852:	2b00      	cmp	r3, #0
 8004854:	d108      	bne.n	8004868 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485a:	4618      	mov	r0, r3
 800485c:	f000 fd4a 	bl	80052f4 <vPortFree>
				vPortFree( pxTCB );
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 fd47 	bl	80052f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004866:	e019      	b.n	800489c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800486e:	2b01      	cmp	r3, #1
 8004870:	d103      	bne.n	800487a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fd3e 	bl	80052f4 <vPortFree>
	}
 8004878:	e010      	b.n	800489c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004880:	2b02      	cmp	r3, #2
 8004882:	d00b      	beq.n	800489c <prvDeleteTCB+0x58>
	__asm volatile
 8004884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004888:	f383 8811 	msr	BASEPRI, r3
 800488c:	f3bf 8f6f 	isb	sy
 8004890:	f3bf 8f4f 	dsb	sy
 8004894:	60fb      	str	r3, [r7, #12]
}
 8004896:	bf00      	nop
 8004898:	bf00      	nop
 800489a:	e7fd      	b.n	8004898 <prvDeleteTCB+0x54>
	}
 800489c:	bf00      	nop
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048aa:	4b0c      	ldr	r3, [pc, #48]	@ (80048dc <prvResetNextTaskUnblockTime+0x38>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d104      	bne.n	80048be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80048b4:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <prvResetNextTaskUnblockTime+0x3c>)
 80048b6:	f04f 32ff 	mov.w	r2, #4294967295
 80048ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80048bc:	e008      	b.n	80048d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048be:	4b07      	ldr	r3, [pc, #28]	@ (80048dc <prvResetNextTaskUnblockTime+0x38>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4a04      	ldr	r2, [pc, #16]	@ (80048e0 <prvResetNextTaskUnblockTime+0x3c>)
 80048ce:	6013      	str	r3, [r2, #0]
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	20000420 	.word	0x20000420
 80048e0:	20000488 	.word	0x20000488

080048e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80048ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <xTaskGetSchedulerState+0x34>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d102      	bne.n	80048f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80048f2:	2301      	movs	r3, #1
 80048f4:	607b      	str	r3, [r7, #4]
 80048f6:	e008      	b.n	800490a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048f8:	4b08      	ldr	r3, [pc, #32]	@ (800491c <xTaskGetSchedulerState+0x38>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d102      	bne.n	8004906 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004900:	2302      	movs	r3, #2
 8004902:	607b      	str	r3, [r7, #4]
 8004904:	e001      	b.n	800490a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004906:	2300      	movs	r3, #0
 8004908:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800490a:	687b      	ldr	r3, [r7, #4]
	}
 800490c:	4618      	mov	r0, r3
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	20000474 	.word	0x20000474
 800491c:	20000490 	.word	0x20000490

08004920 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800492c:	2300      	movs	r3, #0
 800492e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d05e      	beq.n	80049f4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800493a:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <xTaskPriorityInherit+0xe0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004940:	429a      	cmp	r2, r3
 8004942:	d24e      	bcs.n	80049e2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db06      	blt.n	800495a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800494c:	4b2c      	ldr	r3, [pc, #176]	@ (8004a00 <xTaskPriorityInherit+0xe0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004952:	f1c3 0207 	rsb	r2, r3, #7
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	6959      	ldr	r1, [r3, #20]
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004962:	4613      	mov	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4a26      	ldr	r2, [pc, #152]	@ (8004a04 <xTaskPriorityInherit+0xe4>)
 800496c:	4413      	add	r3, r2
 800496e:	4299      	cmp	r1, r3
 8004970:	d12f      	bne.n	80049d2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	3304      	adds	r3, #4
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe fda8 	bl	80034cc <uxListRemove>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10a      	bne.n	8004998 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004986:	2201      	movs	r2, #1
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	43da      	mvns	r2, r3
 800498e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <xTaskPriorityInherit+0xe8>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4013      	ands	r3, r2
 8004994:	4a1c      	ldr	r2, [pc, #112]	@ (8004a08 <xTaskPriorityInherit+0xe8>)
 8004996:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004998:	4b19      	ldr	r3, [pc, #100]	@ (8004a00 <xTaskPriorityInherit+0xe0>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a6:	2201      	movs	r2, #1
 80049a8:	409a      	lsls	r2, r3
 80049aa:	4b17      	ldr	r3, [pc, #92]	@ (8004a08 <xTaskPriorityInherit+0xe8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	4a15      	ldr	r2, [pc, #84]	@ (8004a08 <xTaskPriorityInherit+0xe8>)
 80049b2:	6013      	str	r3, [r2, #0]
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4a10      	ldr	r2, [pc, #64]	@ (8004a04 <xTaskPriorityInherit+0xe4>)
 80049c2:	441a      	add	r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4619      	mov	r1, r3
 80049ca:	4610      	mov	r0, r2
 80049cc:	f7fe fd21 	bl	8003412 <vListInsertEnd>
 80049d0:	e004      	b.n	80049dc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80049d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004a00 <xTaskPriorityInherit+0xe0>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80049dc:	2301      	movs	r3, #1
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	e008      	b.n	80049f4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049e6:	4b06      	ldr	r3, [pc, #24]	@ (8004a00 <xTaskPriorityInherit+0xe0>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d201      	bcs.n	80049f4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80049f0:	2301      	movs	r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049f4:	68fb      	ldr	r3, [r7, #12]
	}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20000368 	.word	0x20000368
 8004a04:	2000036c 	.word	0x2000036c
 8004a08:	20000470 	.word	0x20000470

08004a0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d070      	beq.n	8004b04 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a22:	4b3b      	ldr	r3, [pc, #236]	@ (8004b10 <xTaskPriorityDisinherit+0x104>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d00b      	beq.n	8004a44 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a30:	f383 8811 	msr	BASEPRI, r3
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	60fb      	str	r3, [r7, #12]
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10b      	bne.n	8004a64 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a50:	f383 8811 	msr	BASEPRI, r3
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	60bb      	str	r3, [r7, #8]
}
 8004a5e:	bf00      	nop
 8004a60:	bf00      	nop
 8004a62:	e7fd      	b.n	8004a60 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a68:	1e5a      	subs	r2, r3, #1
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d044      	beq.n	8004b04 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d140      	bne.n	8004b04 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	3304      	adds	r3, #4
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fe fd20 	bl	80034cc <uxListRemove>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d115      	bne.n	8004abe <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a96:	491f      	ldr	r1, [pc, #124]	@ (8004b14 <xTaskPriorityDisinherit+0x108>)
 8004a98:	4613      	mov	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10a      	bne.n	8004abe <xTaskPriorityDisinherit+0xb2>
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aac:	2201      	movs	r2, #1
 8004aae:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	4b18      	ldr	r3, [pc, #96]	@ (8004b18 <xTaskPriorityDisinherit+0x10c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	4a17      	ldr	r2, [pc, #92]	@ (8004b18 <xTaskPriorityDisinherit+0x10c>)
 8004abc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aca:	f1c3 0207 	rsb	r2, r3, #7
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	409a      	lsls	r2, r3
 8004ada:	4b0f      	ldr	r3, [pc, #60]	@ (8004b18 <xTaskPriorityDisinherit+0x10c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b18 <xTaskPriorityDisinherit+0x10c>)
 8004ae2:	6013      	str	r3, [r2, #0]
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae8:	4613      	mov	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4a08      	ldr	r2, [pc, #32]	@ (8004b14 <xTaskPriorityDisinherit+0x108>)
 8004af2:	441a      	add	r2, r3
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	3304      	adds	r3, #4
 8004af8:	4619      	mov	r1, r3
 8004afa:	4610      	mov	r0, r2
 8004afc:	f7fe fc89 	bl	8003412 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b00:	2301      	movs	r3, #1
 8004b02:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b04:	697b      	ldr	r3, [r7, #20]
	}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	20000368 	.word	0x20000368
 8004b14:	2000036c 	.word	0x2000036c
 8004b18:	20000470 	.word	0x20000470

08004b1c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d079      	beq.n	8004c28 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10b      	bne.n	8004b54 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b40:	f383 8811 	msr	BASEPRI, r3
 8004b44:	f3bf 8f6f 	isb	sy
 8004b48:	f3bf 8f4f 	dsb	sy
 8004b4c:	60fb      	str	r3, [r7, #12]
}
 8004b4e:	bf00      	nop
 8004b50:	bf00      	nop
 8004b52:	e7fd      	b.n	8004b50 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d902      	bls.n	8004b64 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	61fb      	str	r3, [r7, #28]
 8004b62:	e002      	b.n	8004b6a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b68:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6e:	69fa      	ldr	r2, [r7, #28]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d059      	beq.n	8004c28 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d154      	bne.n	8004c28 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8004c30 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d10b      	bne.n	8004ba0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	60bb      	str	r3, [r7, #8]
}
 8004b9a:	bf00      	nop
 8004b9c:	bf00      	nop
 8004b9e:	e7fd      	b.n	8004b9c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	db04      	blt.n	8004bbe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	f1c3 0207 	rsb	r2, r3, #7
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	6959      	ldr	r1, [r3, #20]
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	4a19      	ldr	r2, [pc, #100]	@ (8004c34 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004bce:	4413      	add	r3, r2
 8004bd0:	4299      	cmp	r1, r3
 8004bd2:	d129      	bne.n	8004c28 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fe fc77 	bl	80034cc <uxListRemove>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10a      	bne.n	8004bfa <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	2201      	movs	r2, #1
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	43da      	mvns	r2, r3
 8004bf0:	4b11      	ldr	r3, [pc, #68]	@ (8004c38 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	4a10      	ldr	r2, [pc, #64]	@ (8004c38 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004bf8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfe:	2201      	movs	r2, #1
 8004c00:	409a      	lsls	r2, r3
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	4a0b      	ldr	r2, [pc, #44]	@ (8004c38 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c10:	4613      	mov	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4a06      	ldr	r2, [pc, #24]	@ (8004c34 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004c1a:	441a      	add	r2, r3
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	3304      	adds	r3, #4
 8004c20:	4619      	mov	r1, r3
 8004c22:	4610      	mov	r0, r2
 8004c24:	f7fe fbf5 	bl	8003412 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c28:	bf00      	nop
 8004c2a:	3720      	adds	r7, #32
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	20000368 	.word	0x20000368
 8004c34:	2000036c 	.word	0x2000036c
 8004c38:	20000470 	.word	0x20000470

08004c3c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004c40:	4b07      	ldr	r3, [pc, #28]	@ (8004c60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d004      	beq.n	8004c52 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004c48:	4b05      	ldr	r3, [pc, #20]	@ (8004c60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c4e:	3201      	adds	r2, #1
 8004c50:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8004c52:	4b03      	ldr	r3, [pc, #12]	@ (8004c60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004c54:	681b      	ldr	r3, [r3, #0]
	}
 8004c56:	4618      	mov	r0, r3
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	20000368 	.word	0x20000368

08004c64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004c6e:	4b29      	ldr	r3, [pc, #164]	@ (8004d14 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c74:	4b28      	ldr	r3, [pc, #160]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3304      	adds	r3, #4
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fe fc26 	bl	80034cc <uxListRemove>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10b      	bne.n	8004c9e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004c86:	4b24      	ldr	r3, [pc, #144]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c92:	43da      	mvns	r2, r3
 8004c94:	4b21      	ldr	r3, [pc, #132]	@ (8004d1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4013      	ands	r3, r2
 8004c9a:	4a20      	ldr	r2, [pc, #128]	@ (8004d1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c9c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d10a      	bne.n	8004cbc <prvAddCurrentTaskToDelayedList+0x58>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d007      	beq.n	8004cbc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004cac:	4b1a      	ldr	r3, [pc, #104]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	481a      	ldr	r0, [pc, #104]	@ (8004d20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004cb6:	f7fe fbac 	bl	8003412 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004cba:	e026      	b.n	8004d0a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004cc4:	4b14      	ldr	r3, [pc, #80]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d209      	bcs.n	8004ce8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004cd4:	4b13      	ldr	r3, [pc, #76]	@ (8004d24 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	3304      	adds	r3, #4
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	f7fe fbba 	bl	800345a <vListInsert>
}
 8004ce6:	e010      	b.n	8004d0a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d28 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	4b0a      	ldr	r3, [pc, #40]	@ (8004d18 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	f7fe fbb0 	bl	800345a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8004d2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d202      	bcs.n	8004d0a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004d04:	4a09      	ldr	r2, [pc, #36]	@ (8004d2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	6013      	str	r3, [r2, #0]
}
 8004d0a:	bf00      	nop
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	2000046c 	.word	0x2000046c
 8004d18:	20000368 	.word	0x20000368
 8004d1c:	20000470 	.word	0x20000470
 8004d20:	20000454 	.word	0x20000454
 8004d24:	20000424 	.word	0x20000424
 8004d28:	20000420 	.word	0x20000420
 8004d2c:	20000488 	.word	0x20000488

08004d30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	3b04      	subs	r3, #4
 8004d40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	3b04      	subs	r3, #4
 8004d4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f023 0201 	bic.w	r2, r3, #1
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3b04      	subs	r3, #4
 8004d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d60:	4a0c      	ldr	r2, [pc, #48]	@ (8004d94 <pxPortInitialiseStack+0x64>)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	3b14      	subs	r3, #20
 8004d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	3b04      	subs	r3, #4
 8004d76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f06f 0202 	mvn.w	r2, #2
 8004d7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	3b20      	subs	r3, #32
 8004d84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d86:	68fb      	ldr	r3, [r7, #12]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr
 8004d94:	08004d99 	.word	0x08004d99

08004d98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004da2:	4b13      	ldr	r3, [pc, #76]	@ (8004df0 <prvTaskExitError+0x58>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004daa:	d00b      	beq.n	8004dc4 <prvTaskExitError+0x2c>
	__asm volatile
 8004dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db0:	f383 8811 	msr	BASEPRI, r3
 8004db4:	f3bf 8f6f 	isb	sy
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	60fb      	str	r3, [r7, #12]
}
 8004dbe:	bf00      	nop
 8004dc0:	bf00      	nop
 8004dc2:	e7fd      	b.n	8004dc0 <prvTaskExitError+0x28>
	__asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	60bb      	str	r3, [r7, #8]
}
 8004dd6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004dd8:	bf00      	nop
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d0fc      	beq.n	8004dda <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	2000000c 	.word	0x2000000c
	...

08004e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e00:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <pxCurrentTCBConst2>)
 8004e02:	6819      	ldr	r1, [r3, #0]
 8004e04:	6808      	ldr	r0, [r1, #0]
 8004e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e0a:	f380 8809 	msr	PSP, r0
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f04f 0000 	mov.w	r0, #0
 8004e16:	f380 8811 	msr	BASEPRI, r0
 8004e1a:	4770      	bx	lr
 8004e1c:	f3af 8000 	nop.w

08004e20 <pxCurrentTCBConst2>:
 8004e20:	20000368 	.word	0x20000368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop

08004e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e28:	4808      	ldr	r0, [pc, #32]	@ (8004e4c <prvPortStartFirstTask+0x24>)
 8004e2a:	6800      	ldr	r0, [r0, #0]
 8004e2c:	6800      	ldr	r0, [r0, #0]
 8004e2e:	f380 8808 	msr	MSP, r0
 8004e32:	f04f 0000 	mov.w	r0, #0
 8004e36:	f380 8814 	msr	CONTROL, r0
 8004e3a:	b662      	cpsie	i
 8004e3c:	b661      	cpsie	f
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	df00      	svc	0
 8004e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e4a:	bf00      	nop
 8004e4c:	e000ed08 	.word	0xe000ed08

08004e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e56:	4b47      	ldr	r3, [pc, #284]	@ (8004f74 <xPortStartScheduler+0x124>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a47      	ldr	r2, [pc, #284]	@ (8004f78 <xPortStartScheduler+0x128>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d10b      	bne.n	8004e78 <xPortStartScheduler+0x28>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	60fb      	str	r3, [r7, #12]
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e78:	4b3e      	ldr	r3, [pc, #248]	@ (8004f74 <xPortStartScheduler+0x124>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8004f7c <xPortStartScheduler+0x12c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d10b      	bne.n	8004e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8004e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e86:	f383 8811 	msr	BASEPRI, r3
 8004e8a:	f3bf 8f6f 	isb	sy
 8004e8e:	f3bf 8f4f 	dsb	sy
 8004e92:	613b      	str	r3, [r7, #16]
}
 8004e94:	bf00      	nop
 8004e96:	bf00      	nop
 8004e98:	e7fd      	b.n	8004e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e9a:	4b39      	ldr	r3, [pc, #228]	@ (8004f80 <xPortStartScheduler+0x130>)
 8004e9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	22ff      	movs	r2, #255	@ 0xff
 8004eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	4b31      	ldr	r3, [pc, #196]	@ (8004f84 <xPortStartScheduler+0x134>)
 8004ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ec2:	4b31      	ldr	r3, [pc, #196]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004ec4:	2207      	movs	r2, #7
 8004ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ec8:	e009      	b.n	8004ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004eca:	4b2f      	ldr	r3, [pc, #188]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ed4:	78fb      	ldrb	r3, [r7, #3]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ede:	78fb      	ldrb	r3, [r7, #3]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee6:	2b80      	cmp	r3, #128	@ 0x80
 8004ee8:	d0ef      	beq.n	8004eca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004eea:	4b27      	ldr	r3, [pc, #156]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f1c3 0307 	rsb	r3, r3, #7
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d00b      	beq.n	8004f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	60bb      	str	r3, [r7, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	bf00      	nop
 8004f0c:	e7fd      	b.n	8004f0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	4a1c      	ldr	r2, [pc, #112]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f18:	4b1b      	ldr	r3, [pc, #108]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f20:	4a19      	ldr	r2, [pc, #100]	@ (8004f88 <xPortStartScheduler+0x138>)
 8004f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f2c:	4b17      	ldr	r3, [pc, #92]	@ (8004f8c <xPortStartScheduler+0x13c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a16      	ldr	r2, [pc, #88]	@ (8004f8c <xPortStartScheduler+0x13c>)
 8004f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f38:	4b14      	ldr	r3, [pc, #80]	@ (8004f8c <xPortStartScheduler+0x13c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a13      	ldr	r2, [pc, #76]	@ (8004f8c <xPortStartScheduler+0x13c>)
 8004f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f44:	f000 f8da 	bl	80050fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f48:	4b11      	ldr	r3, [pc, #68]	@ (8004f90 <xPortStartScheduler+0x140>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f4e:	f000 f8f9 	bl	8005144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f52:	4b10      	ldr	r3, [pc, #64]	@ (8004f94 <xPortStartScheduler+0x144>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a0f      	ldr	r2, [pc, #60]	@ (8004f94 <xPortStartScheduler+0x144>)
 8004f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f5e:	f7ff ff63 	bl	8004e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f62:	f7ff fa7d 	bl	8004460 <vTaskSwitchContext>
	prvTaskExitError();
 8004f66:	f7ff ff17 	bl	8004d98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3718      	adds	r7, #24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	e000ed00 	.word	0xe000ed00
 8004f78:	410fc271 	.word	0x410fc271
 8004f7c:	410fc270 	.word	0x410fc270
 8004f80:	e000e400 	.word	0xe000e400
 8004f84:	20000494 	.word	0x20000494
 8004f88:	20000498 	.word	0x20000498
 8004f8c:	e000ed20 	.word	0xe000ed20
 8004f90:	2000000c 	.word	0x2000000c
 8004f94:	e000ef34 	.word	0xe000ef34

08004f98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa2:	f383 8811 	msr	BASEPRI, r3
 8004fa6:	f3bf 8f6f 	isb	sy
 8004faa:	f3bf 8f4f 	dsb	sy
 8004fae:	607b      	str	r3, [r7, #4]
}
 8004fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fb2:	4b10      	ldr	r3, [pc, #64]	@ (8004ff4 <vPortEnterCritical+0x5c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8004ff4 <vPortEnterCritical+0x5c>)
 8004fba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <vPortEnterCritical+0x5c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d110      	bne.n	8004fe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff8 <vPortEnterCritical+0x60>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <vPortEnterCritical+0x4e>
	__asm volatile
 8004fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd2:	f383 8811 	msr	BASEPRI, r3
 8004fd6:	f3bf 8f6f 	isb	sy
 8004fda:	f3bf 8f4f 	dsb	sy
 8004fde:	603b      	str	r3, [r7, #0]
}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	e7fd      	b.n	8004fe2 <vPortEnterCritical+0x4a>
	}
}
 8004fe6:	bf00      	nop
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	2000000c 	.word	0x2000000c
 8004ff8:	e000ed04 	.word	0xe000ed04

08004ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005002:	4b12      	ldr	r3, [pc, #72]	@ (800504c <vPortExitCritical+0x50>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10b      	bne.n	8005022 <vPortExitCritical+0x26>
	__asm volatile
 800500a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	607b      	str	r3, [r7, #4]
}
 800501c:	bf00      	nop
 800501e:	bf00      	nop
 8005020:	e7fd      	b.n	800501e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005022:	4b0a      	ldr	r3, [pc, #40]	@ (800504c <vPortExitCritical+0x50>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3b01      	subs	r3, #1
 8005028:	4a08      	ldr	r2, [pc, #32]	@ (800504c <vPortExitCritical+0x50>)
 800502a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800502c:	4b07      	ldr	r3, [pc, #28]	@ (800504c <vPortExitCritical+0x50>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <vPortExitCritical+0x44>
 8005034:	2300      	movs	r3, #0
 8005036:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800503e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr
 800504c:	2000000c 	.word	0x2000000c

08005050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005050:	f3ef 8009 	mrs	r0, PSP
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	4b15      	ldr	r3, [pc, #84]	@ (80050b0 <pxCurrentTCBConst>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	f01e 0f10 	tst.w	lr, #16
 8005060:	bf08      	it	eq
 8005062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800506a:	6010      	str	r0, [r2, #0]
 800506c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005074:	f380 8811 	msr	BASEPRI, r0
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f7ff f9ee 	bl	8004460 <vTaskSwitchContext>
 8005084:	f04f 0000 	mov.w	r0, #0
 8005088:	f380 8811 	msr	BASEPRI, r0
 800508c:	bc09      	pop	{r0, r3}
 800508e:	6819      	ldr	r1, [r3, #0]
 8005090:	6808      	ldr	r0, [r1, #0]
 8005092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005096:	f01e 0f10 	tst.w	lr, #16
 800509a:	bf08      	it	eq
 800509c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050a0:	f380 8809 	msr	PSP, r0
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	f3af 8000 	nop.w

080050b0 <pxCurrentTCBConst>:
 80050b0:	20000368 	.word	0x20000368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop

080050b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	607b      	str	r3, [r7, #4]
}
 80050d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050d2:	f7ff f90b 	bl	80042ec <xTaskIncrementTick>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050dc:	4b06      	ldr	r3, [pc, #24]	@ (80050f8 <xPortSysTickHandler+0x40>)
 80050de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	2300      	movs	r3, #0
 80050e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f383 8811 	msr	BASEPRI, r3
}
 80050ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80050f0:	bf00      	nop
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	e000ed04 	.word	0xe000ed04

080050fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005100:	4b0b      	ldr	r3, [pc, #44]	@ (8005130 <vPortSetupTimerInterrupt+0x34>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005106:	4b0b      	ldr	r3, [pc, #44]	@ (8005134 <vPortSetupTimerInterrupt+0x38>)
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800510c:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <vPortSetupTimerInterrupt+0x3c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a0a      	ldr	r2, [pc, #40]	@ (800513c <vPortSetupTimerInterrupt+0x40>)
 8005112:	fba2 2303 	umull	r2, r3, r2, r3
 8005116:	099b      	lsrs	r3, r3, #6
 8005118:	4a09      	ldr	r2, [pc, #36]	@ (8005140 <vPortSetupTimerInterrupt+0x44>)
 800511a:	3b01      	subs	r3, #1
 800511c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800511e:	4b04      	ldr	r3, [pc, #16]	@ (8005130 <vPortSetupTimerInterrupt+0x34>)
 8005120:	2207      	movs	r2, #7
 8005122:	601a      	str	r2, [r3, #0]
}
 8005124:	bf00      	nop
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	e000e010 	.word	0xe000e010
 8005134:	e000e018 	.word	0xe000e018
 8005138:	20000000 	.word	0x20000000
 800513c:	10624dd3 	.word	0x10624dd3
 8005140:	e000e014 	.word	0xe000e014

08005144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005154 <vPortEnableVFP+0x10>
 8005148:	6801      	ldr	r1, [r0, #0]
 800514a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800514e:	6001      	str	r1, [r0, #0]
 8005150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005152:	bf00      	nop
 8005154:	e000ed88 	.word	0xe000ed88

08005158 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	@ 0x28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005164:	f7ff f816 	bl	8004194 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005168:	4b5c      	ldr	r3, [pc, #368]	@ (80052dc <pvPortMalloc+0x184>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005170:	f000 f924 	bl	80053bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005174:	4b5a      	ldr	r3, [pc, #360]	@ (80052e0 <pvPortMalloc+0x188>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4013      	ands	r3, r2
 800517c:	2b00      	cmp	r3, #0
 800517e:	f040 8095 	bne.w	80052ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d01e      	beq.n	80051c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005188:	2208      	movs	r2, #8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4413      	add	r3, r2
 800518e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	2b00      	cmp	r3, #0
 8005198:	d015      	beq.n	80051c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	3308      	adds	r3, #8
 80051a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f003 0307 	and.w	r3, r3, #7
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00b      	beq.n	80051c6 <pvPortMalloc+0x6e>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	617b      	str	r3, [r7, #20]
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	e7fd      	b.n	80051c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d06f      	beq.n	80052ac <pvPortMalloc+0x154>
 80051cc:	4b45      	ldr	r3, [pc, #276]	@ (80052e4 <pvPortMalloc+0x18c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d86a      	bhi.n	80052ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80051d6:	4b44      	ldr	r3, [pc, #272]	@ (80052e8 <pvPortMalloc+0x190>)
 80051d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80051da:	4b43      	ldr	r3, [pc, #268]	@ (80052e8 <pvPortMalloc+0x190>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051e0:	e004      	b.n	80051ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80051e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80051e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d903      	bls.n	80051fe <pvPortMalloc+0xa6>
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f1      	bne.n	80051e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80051fe:	4b37      	ldr	r3, [pc, #220]	@ (80052dc <pvPortMalloc+0x184>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005204:	429a      	cmp	r2, r3
 8005206:	d051      	beq.n	80052ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2208      	movs	r2, #8
 800520e:	4413      	add	r3, r2
 8005210:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	1ad2      	subs	r2, r2, r3
 8005222:	2308      	movs	r3, #8
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	429a      	cmp	r2, r3
 8005228:	d920      	bls.n	800526c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4413      	add	r3, r2
 8005230:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00b      	beq.n	8005254 <pvPortMalloc+0xfc>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	613b      	str	r3, [r7, #16]
}
 800524e:	bf00      	nop
 8005250:	bf00      	nop
 8005252:	e7fd      	b.n	8005250 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	1ad2      	subs	r2, r2, r3
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005266:	69b8      	ldr	r0, [r7, #24]
 8005268:	f000 f90a 	bl	8005480 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800526c:	4b1d      	ldr	r3, [pc, #116]	@ (80052e4 <pvPortMalloc+0x18c>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	4a1b      	ldr	r2, [pc, #108]	@ (80052e4 <pvPortMalloc+0x18c>)
 8005278:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800527a:	4b1a      	ldr	r3, [pc, #104]	@ (80052e4 <pvPortMalloc+0x18c>)
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	4b1b      	ldr	r3, [pc, #108]	@ (80052ec <pvPortMalloc+0x194>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d203      	bcs.n	800528e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005286:	4b17      	ldr	r3, [pc, #92]	@ (80052e4 <pvPortMalloc+0x18c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <pvPortMalloc+0x194>)
 800528c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	4b13      	ldr	r3, [pc, #76]	@ (80052e0 <pvPortMalloc+0x188>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	431a      	orrs	r2, r3
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80052a2:	4b13      	ldr	r3, [pc, #76]	@ (80052f0 <pvPortMalloc+0x198>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3301      	adds	r3, #1
 80052a8:	4a11      	ldr	r2, [pc, #68]	@ (80052f0 <pvPortMalloc+0x198>)
 80052aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052ac:	f7fe ff80 	bl	80041b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00b      	beq.n	80052d2 <pvPortMalloc+0x17a>
	__asm volatile
 80052ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052be:	f383 8811 	msr	BASEPRI, r3
 80052c2:	f3bf 8f6f 	isb	sy
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	60fb      	str	r3, [r7, #12]
}
 80052cc:	bf00      	nop
 80052ce:	bf00      	nop
 80052d0:	e7fd      	b.n	80052ce <pvPortMalloc+0x176>
	return pvReturn;
 80052d2:	69fb      	ldr	r3, [r7, #28]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3728      	adds	r7, #40	@ 0x28
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	2000105c 	.word	0x2000105c
 80052e0:	20001070 	.word	0x20001070
 80052e4:	20001060 	.word	0x20001060
 80052e8:	20001054 	.word	0x20001054
 80052ec:	20001064 	.word	0x20001064
 80052f0:	20001068 	.word	0x20001068

080052f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d04f      	beq.n	80053a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005306:	2308      	movs	r3, #8
 8005308:	425b      	negs	r3, r3
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4413      	add	r3, r2
 800530e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	4b25      	ldr	r3, [pc, #148]	@ (80053b0 <vPortFree+0xbc>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4013      	ands	r3, r2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10b      	bne.n	800533a <vPortFree+0x46>
	__asm volatile
 8005322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005326:	f383 8811 	msr	BASEPRI, r3
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	f3bf 8f4f 	dsb	sy
 8005332:	60fb      	str	r3, [r7, #12]
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop
 8005338:	e7fd      	b.n	8005336 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <vPortFree+0x66>
	__asm volatile
 8005342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005346:	f383 8811 	msr	BASEPRI, r3
 800534a:	f3bf 8f6f 	isb	sy
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	60bb      	str	r3, [r7, #8]
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	e7fd      	b.n	8005356 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	4b14      	ldr	r3, [pc, #80]	@ (80053b0 <vPortFree+0xbc>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4013      	ands	r3, r2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01e      	beq.n	80053a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d11a      	bne.n	80053a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	4b0e      	ldr	r3, [pc, #56]	@ (80053b0 <vPortFree+0xbc>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	43db      	mvns	r3, r3
 800537a:	401a      	ands	r2, r3
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005380:	f7fe ff08 	bl	8004194 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	4b0a      	ldr	r3, [pc, #40]	@ (80053b4 <vPortFree+0xc0>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4413      	add	r3, r2
 800538e:	4a09      	ldr	r2, [pc, #36]	@ (80053b4 <vPortFree+0xc0>)
 8005390:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005392:	6938      	ldr	r0, [r7, #16]
 8005394:	f000 f874 	bl	8005480 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005398:	4b07      	ldr	r3, [pc, #28]	@ (80053b8 <vPortFree+0xc4>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	3301      	adds	r3, #1
 800539e:	4a06      	ldr	r2, [pc, #24]	@ (80053b8 <vPortFree+0xc4>)
 80053a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80053a2:	f7fe ff05 	bl	80041b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80053a6:	bf00      	nop
 80053a8:	3718      	adds	r7, #24
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20001070 	.word	0x20001070
 80053b4:	20001060 	.word	0x20001060
 80053b8:	2000106c 	.word	0x2000106c

080053bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053c2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80053c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053c8:	4b27      	ldr	r3, [pc, #156]	@ (8005468 <prvHeapInit+0xac>)
 80053ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 0307 	and.w	r3, r3, #7
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00c      	beq.n	80053f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3307      	adds	r3, #7
 80053da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f023 0307 	bic.w	r3, r3, #7
 80053e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005468 <prvHeapInit+0xac>)
 80053ec:	4413      	add	r3, r2
 80053ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053f4:	4a1d      	ldr	r2, [pc, #116]	@ (800546c <prvHeapInit+0xb0>)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053fa:	4b1c      	ldr	r3, [pc, #112]	@ (800546c <prvHeapInit+0xb0>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	4413      	add	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005408:	2208      	movs	r2, #8
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	1a9b      	subs	r3, r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0307 	bic.w	r3, r3, #7
 8005416:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4a15      	ldr	r2, [pc, #84]	@ (8005470 <prvHeapInit+0xb4>)
 800541c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800541e:	4b14      	ldr	r3, [pc, #80]	@ (8005470 <prvHeapInit+0xb4>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2200      	movs	r2, #0
 8005424:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005426:	4b12      	ldr	r3, [pc, #72]	@ (8005470 <prvHeapInit+0xb4>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2200      	movs	r2, #0
 800542c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	1ad2      	subs	r2, r2, r3
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800543c:	4b0c      	ldr	r3, [pc, #48]	@ (8005470 <prvHeapInit+0xb4>)
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	4a0a      	ldr	r2, [pc, #40]	@ (8005474 <prvHeapInit+0xb8>)
 800544a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	4a09      	ldr	r2, [pc, #36]	@ (8005478 <prvHeapInit+0xbc>)
 8005452:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005454:	4b09      	ldr	r3, [pc, #36]	@ (800547c <prvHeapInit+0xc0>)
 8005456:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800545a:	601a      	str	r2, [r3, #0]
}
 800545c:	bf00      	nop
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr
 8005468:	2000049c 	.word	0x2000049c
 800546c:	20001054 	.word	0x20001054
 8005470:	2000105c 	.word	0x2000105c
 8005474:	20001064 	.word	0x20001064
 8005478:	20001060 	.word	0x20001060
 800547c:	20001070 	.word	0x20001070

08005480 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005488:	4b28      	ldr	r3, [pc, #160]	@ (800552c <prvInsertBlockIntoFreeList+0xac>)
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	e002      	b.n	8005494 <prvInsertBlockIntoFreeList+0x14>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	60fb      	str	r3, [r7, #12]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	429a      	cmp	r2, r3
 800549c:	d8f7      	bhi.n	800548e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	4413      	add	r3, r2
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d108      	bne.n	80054c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	441a      	add	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	441a      	add	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d118      	bne.n	8005508 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4b15      	ldr	r3, [pc, #84]	@ (8005530 <prvInsertBlockIntoFreeList+0xb0>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d00d      	beq.n	80054fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	441a      	add	r2, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	e008      	b.n	8005510 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005530 <prvInsertBlockIntoFreeList+0xb0>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	e003      	b.n	8005510 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	429a      	cmp	r2, r3
 8005516:	d002      	beq.n	800551e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800551e:	bf00      	nop
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	20001054 	.word	0x20001054
 8005530:	2000105c 	.word	0x2000105c

08005534 <_vsniprintf_r>:
 8005534:	b530      	push	{r4, r5, lr}
 8005536:	4614      	mov	r4, r2
 8005538:	2c00      	cmp	r4, #0
 800553a:	b09b      	sub	sp, #108	@ 0x6c
 800553c:	4605      	mov	r5, r0
 800553e:	461a      	mov	r2, r3
 8005540:	da05      	bge.n	800554e <_vsniprintf_r+0x1a>
 8005542:	238b      	movs	r3, #139	@ 0x8b
 8005544:	6003      	str	r3, [r0, #0]
 8005546:	f04f 30ff 	mov.w	r0, #4294967295
 800554a:	b01b      	add	sp, #108	@ 0x6c
 800554c:	bd30      	pop	{r4, r5, pc}
 800554e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005552:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	9319      	str	r3, [sp, #100]	@ 0x64
 800555c:	bf14      	ite	ne
 800555e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005562:	4623      	moveq	r3, r4
 8005564:	9302      	str	r3, [sp, #8]
 8005566:	9305      	str	r3, [sp, #20]
 8005568:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800556c:	9100      	str	r1, [sp, #0]
 800556e:	9104      	str	r1, [sp, #16]
 8005570:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005574:	4669      	mov	r1, sp
 8005576:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005578:	f000 f9ae 	bl	80058d8 <_svfiprintf_r>
 800557c:	1c43      	adds	r3, r0, #1
 800557e:	bfbc      	itt	lt
 8005580:	238b      	movlt	r3, #139	@ 0x8b
 8005582:	602b      	strlt	r3, [r5, #0]
 8005584:	2c00      	cmp	r4, #0
 8005586:	d0e0      	beq.n	800554a <_vsniprintf_r+0x16>
 8005588:	9b00      	ldr	r3, [sp, #0]
 800558a:	2200      	movs	r2, #0
 800558c:	701a      	strb	r2, [r3, #0]
 800558e:	e7dc      	b.n	800554a <_vsniprintf_r+0x16>

08005590 <vsniprintf>:
 8005590:	b507      	push	{r0, r1, r2, lr}
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	4613      	mov	r3, r2
 8005596:	460a      	mov	r2, r1
 8005598:	4601      	mov	r1, r0
 800559a:	4803      	ldr	r0, [pc, #12]	@ (80055a8 <vsniprintf+0x18>)
 800559c:	6800      	ldr	r0, [r0, #0]
 800559e:	f7ff ffc9 	bl	8005534 <_vsniprintf_r>
 80055a2:	b003      	add	sp, #12
 80055a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80055a8:	20000010 	.word	0x20000010

080055ac <memset>:
 80055ac:	4402      	add	r2, r0
 80055ae:	4603      	mov	r3, r0
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d100      	bne.n	80055b6 <memset+0xa>
 80055b4:	4770      	bx	lr
 80055b6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ba:	e7f9      	b.n	80055b0 <memset+0x4>

080055bc <__errno>:
 80055bc:	4b01      	ldr	r3, [pc, #4]	@ (80055c4 <__errno+0x8>)
 80055be:	6818      	ldr	r0, [r3, #0]
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	20000010 	.word	0x20000010

080055c8 <__libc_init_array>:
 80055c8:	b570      	push	{r4, r5, r6, lr}
 80055ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005600 <__libc_init_array+0x38>)
 80055cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005604 <__libc_init_array+0x3c>)
 80055ce:	1b64      	subs	r4, r4, r5
 80055d0:	10a4      	asrs	r4, r4, #2
 80055d2:	2600      	movs	r6, #0
 80055d4:	42a6      	cmp	r6, r4
 80055d6:	d109      	bne.n	80055ec <__libc_init_array+0x24>
 80055d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005608 <__libc_init_array+0x40>)
 80055da:	4c0c      	ldr	r4, [pc, #48]	@ (800560c <__libc_init_array+0x44>)
 80055dc:	f000 fc64 	bl	8005ea8 <_init>
 80055e0:	1b64      	subs	r4, r4, r5
 80055e2:	10a4      	asrs	r4, r4, #2
 80055e4:	2600      	movs	r6, #0
 80055e6:	42a6      	cmp	r6, r4
 80055e8:	d105      	bne.n	80055f6 <__libc_init_array+0x2e>
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f0:	4798      	blx	r3
 80055f2:	3601      	adds	r6, #1
 80055f4:	e7ee      	b.n	80055d4 <__libc_init_array+0xc>
 80055f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fa:	4798      	blx	r3
 80055fc:	3601      	adds	r6, #1
 80055fe:	e7f2      	b.n	80055e6 <__libc_init_array+0x1e>
 8005600:	08005fc4 	.word	0x08005fc4
 8005604:	08005fc4 	.word	0x08005fc4
 8005608:	08005fc4 	.word	0x08005fc4
 800560c:	08005fc8 	.word	0x08005fc8

08005610 <__retarget_lock_acquire_recursive>:
 8005610:	4770      	bx	lr

08005612 <__retarget_lock_release_recursive>:
 8005612:	4770      	bx	lr

08005614 <memcpy>:
 8005614:	440a      	add	r2, r1
 8005616:	4291      	cmp	r1, r2
 8005618:	f100 33ff 	add.w	r3, r0, #4294967295
 800561c:	d100      	bne.n	8005620 <memcpy+0xc>
 800561e:	4770      	bx	lr
 8005620:	b510      	push	{r4, lr}
 8005622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005626:	f803 4f01 	strb.w	r4, [r3, #1]!
 800562a:	4291      	cmp	r1, r2
 800562c:	d1f9      	bne.n	8005622 <memcpy+0xe>
 800562e:	bd10      	pop	{r4, pc}

08005630 <_free_r>:
 8005630:	b538      	push	{r3, r4, r5, lr}
 8005632:	4605      	mov	r5, r0
 8005634:	2900      	cmp	r1, #0
 8005636:	d041      	beq.n	80056bc <_free_r+0x8c>
 8005638:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800563c:	1f0c      	subs	r4, r1, #4
 800563e:	2b00      	cmp	r3, #0
 8005640:	bfb8      	it	lt
 8005642:	18e4      	addlt	r4, r4, r3
 8005644:	f000 f8e0 	bl	8005808 <__malloc_lock>
 8005648:	4a1d      	ldr	r2, [pc, #116]	@ (80056c0 <_free_r+0x90>)
 800564a:	6813      	ldr	r3, [r2, #0]
 800564c:	b933      	cbnz	r3, 800565c <_free_r+0x2c>
 800564e:	6063      	str	r3, [r4, #4]
 8005650:	6014      	str	r4, [r2, #0]
 8005652:	4628      	mov	r0, r5
 8005654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005658:	f000 b8dc 	b.w	8005814 <__malloc_unlock>
 800565c:	42a3      	cmp	r3, r4
 800565e:	d908      	bls.n	8005672 <_free_r+0x42>
 8005660:	6820      	ldr	r0, [r4, #0]
 8005662:	1821      	adds	r1, r4, r0
 8005664:	428b      	cmp	r3, r1
 8005666:	bf01      	itttt	eq
 8005668:	6819      	ldreq	r1, [r3, #0]
 800566a:	685b      	ldreq	r3, [r3, #4]
 800566c:	1809      	addeq	r1, r1, r0
 800566e:	6021      	streq	r1, [r4, #0]
 8005670:	e7ed      	b.n	800564e <_free_r+0x1e>
 8005672:	461a      	mov	r2, r3
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	b10b      	cbz	r3, 800567c <_free_r+0x4c>
 8005678:	42a3      	cmp	r3, r4
 800567a:	d9fa      	bls.n	8005672 <_free_r+0x42>
 800567c:	6811      	ldr	r1, [r2, #0]
 800567e:	1850      	adds	r0, r2, r1
 8005680:	42a0      	cmp	r0, r4
 8005682:	d10b      	bne.n	800569c <_free_r+0x6c>
 8005684:	6820      	ldr	r0, [r4, #0]
 8005686:	4401      	add	r1, r0
 8005688:	1850      	adds	r0, r2, r1
 800568a:	4283      	cmp	r3, r0
 800568c:	6011      	str	r1, [r2, #0]
 800568e:	d1e0      	bne.n	8005652 <_free_r+0x22>
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	6053      	str	r3, [r2, #4]
 8005696:	4408      	add	r0, r1
 8005698:	6010      	str	r0, [r2, #0]
 800569a:	e7da      	b.n	8005652 <_free_r+0x22>
 800569c:	d902      	bls.n	80056a4 <_free_r+0x74>
 800569e:	230c      	movs	r3, #12
 80056a0:	602b      	str	r3, [r5, #0]
 80056a2:	e7d6      	b.n	8005652 <_free_r+0x22>
 80056a4:	6820      	ldr	r0, [r4, #0]
 80056a6:	1821      	adds	r1, r4, r0
 80056a8:	428b      	cmp	r3, r1
 80056aa:	bf04      	itt	eq
 80056ac:	6819      	ldreq	r1, [r3, #0]
 80056ae:	685b      	ldreq	r3, [r3, #4]
 80056b0:	6063      	str	r3, [r4, #4]
 80056b2:	bf04      	itt	eq
 80056b4:	1809      	addeq	r1, r1, r0
 80056b6:	6021      	streq	r1, [r4, #0]
 80056b8:	6054      	str	r4, [r2, #4]
 80056ba:	e7ca      	b.n	8005652 <_free_r+0x22>
 80056bc:	bd38      	pop	{r3, r4, r5, pc}
 80056be:	bf00      	nop
 80056c0:	200011b8 	.word	0x200011b8

080056c4 <sbrk_aligned>:
 80056c4:	b570      	push	{r4, r5, r6, lr}
 80056c6:	4e0f      	ldr	r6, [pc, #60]	@ (8005704 <sbrk_aligned+0x40>)
 80056c8:	460c      	mov	r4, r1
 80056ca:	6831      	ldr	r1, [r6, #0]
 80056cc:	4605      	mov	r5, r0
 80056ce:	b911      	cbnz	r1, 80056d6 <sbrk_aligned+0x12>
 80056d0:	f000 fba4 	bl	8005e1c <_sbrk_r>
 80056d4:	6030      	str	r0, [r6, #0]
 80056d6:	4621      	mov	r1, r4
 80056d8:	4628      	mov	r0, r5
 80056da:	f000 fb9f 	bl	8005e1c <_sbrk_r>
 80056de:	1c43      	adds	r3, r0, #1
 80056e0:	d103      	bne.n	80056ea <sbrk_aligned+0x26>
 80056e2:	f04f 34ff 	mov.w	r4, #4294967295
 80056e6:	4620      	mov	r0, r4
 80056e8:	bd70      	pop	{r4, r5, r6, pc}
 80056ea:	1cc4      	adds	r4, r0, #3
 80056ec:	f024 0403 	bic.w	r4, r4, #3
 80056f0:	42a0      	cmp	r0, r4
 80056f2:	d0f8      	beq.n	80056e6 <sbrk_aligned+0x22>
 80056f4:	1a21      	subs	r1, r4, r0
 80056f6:	4628      	mov	r0, r5
 80056f8:	f000 fb90 	bl	8005e1c <_sbrk_r>
 80056fc:	3001      	adds	r0, #1
 80056fe:	d1f2      	bne.n	80056e6 <sbrk_aligned+0x22>
 8005700:	e7ef      	b.n	80056e2 <sbrk_aligned+0x1e>
 8005702:	bf00      	nop
 8005704:	200011b4 	.word	0x200011b4

08005708 <_malloc_r>:
 8005708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800570c:	1ccd      	adds	r5, r1, #3
 800570e:	f025 0503 	bic.w	r5, r5, #3
 8005712:	3508      	adds	r5, #8
 8005714:	2d0c      	cmp	r5, #12
 8005716:	bf38      	it	cc
 8005718:	250c      	movcc	r5, #12
 800571a:	2d00      	cmp	r5, #0
 800571c:	4606      	mov	r6, r0
 800571e:	db01      	blt.n	8005724 <_malloc_r+0x1c>
 8005720:	42a9      	cmp	r1, r5
 8005722:	d904      	bls.n	800572e <_malloc_r+0x26>
 8005724:	230c      	movs	r3, #12
 8005726:	6033      	str	r3, [r6, #0]
 8005728:	2000      	movs	r0, #0
 800572a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800572e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005804 <_malloc_r+0xfc>
 8005732:	f000 f869 	bl	8005808 <__malloc_lock>
 8005736:	f8d8 3000 	ldr.w	r3, [r8]
 800573a:	461c      	mov	r4, r3
 800573c:	bb44      	cbnz	r4, 8005790 <_malloc_r+0x88>
 800573e:	4629      	mov	r1, r5
 8005740:	4630      	mov	r0, r6
 8005742:	f7ff ffbf 	bl	80056c4 <sbrk_aligned>
 8005746:	1c43      	adds	r3, r0, #1
 8005748:	4604      	mov	r4, r0
 800574a:	d158      	bne.n	80057fe <_malloc_r+0xf6>
 800574c:	f8d8 4000 	ldr.w	r4, [r8]
 8005750:	4627      	mov	r7, r4
 8005752:	2f00      	cmp	r7, #0
 8005754:	d143      	bne.n	80057de <_malloc_r+0xd6>
 8005756:	2c00      	cmp	r4, #0
 8005758:	d04b      	beq.n	80057f2 <_malloc_r+0xea>
 800575a:	6823      	ldr	r3, [r4, #0]
 800575c:	4639      	mov	r1, r7
 800575e:	4630      	mov	r0, r6
 8005760:	eb04 0903 	add.w	r9, r4, r3
 8005764:	f000 fb5a 	bl	8005e1c <_sbrk_r>
 8005768:	4581      	cmp	r9, r0
 800576a:	d142      	bne.n	80057f2 <_malloc_r+0xea>
 800576c:	6821      	ldr	r1, [r4, #0]
 800576e:	1a6d      	subs	r5, r5, r1
 8005770:	4629      	mov	r1, r5
 8005772:	4630      	mov	r0, r6
 8005774:	f7ff ffa6 	bl	80056c4 <sbrk_aligned>
 8005778:	3001      	adds	r0, #1
 800577a:	d03a      	beq.n	80057f2 <_malloc_r+0xea>
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	442b      	add	r3, r5
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	f8d8 3000 	ldr.w	r3, [r8]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	bb62      	cbnz	r2, 80057e4 <_malloc_r+0xdc>
 800578a:	f8c8 7000 	str.w	r7, [r8]
 800578e:	e00f      	b.n	80057b0 <_malloc_r+0xa8>
 8005790:	6822      	ldr	r2, [r4, #0]
 8005792:	1b52      	subs	r2, r2, r5
 8005794:	d420      	bmi.n	80057d8 <_malloc_r+0xd0>
 8005796:	2a0b      	cmp	r2, #11
 8005798:	d917      	bls.n	80057ca <_malloc_r+0xc2>
 800579a:	1961      	adds	r1, r4, r5
 800579c:	42a3      	cmp	r3, r4
 800579e:	6025      	str	r5, [r4, #0]
 80057a0:	bf18      	it	ne
 80057a2:	6059      	strne	r1, [r3, #4]
 80057a4:	6863      	ldr	r3, [r4, #4]
 80057a6:	bf08      	it	eq
 80057a8:	f8c8 1000 	streq.w	r1, [r8]
 80057ac:	5162      	str	r2, [r4, r5]
 80057ae:	604b      	str	r3, [r1, #4]
 80057b0:	4630      	mov	r0, r6
 80057b2:	f000 f82f 	bl	8005814 <__malloc_unlock>
 80057b6:	f104 000b 	add.w	r0, r4, #11
 80057ba:	1d23      	adds	r3, r4, #4
 80057bc:	f020 0007 	bic.w	r0, r0, #7
 80057c0:	1ac2      	subs	r2, r0, r3
 80057c2:	bf1c      	itt	ne
 80057c4:	1a1b      	subne	r3, r3, r0
 80057c6:	50a3      	strne	r3, [r4, r2]
 80057c8:	e7af      	b.n	800572a <_malloc_r+0x22>
 80057ca:	6862      	ldr	r2, [r4, #4]
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	bf0c      	ite	eq
 80057d0:	f8c8 2000 	streq.w	r2, [r8]
 80057d4:	605a      	strne	r2, [r3, #4]
 80057d6:	e7eb      	b.n	80057b0 <_malloc_r+0xa8>
 80057d8:	4623      	mov	r3, r4
 80057da:	6864      	ldr	r4, [r4, #4]
 80057dc:	e7ae      	b.n	800573c <_malloc_r+0x34>
 80057de:	463c      	mov	r4, r7
 80057e0:	687f      	ldr	r7, [r7, #4]
 80057e2:	e7b6      	b.n	8005752 <_malloc_r+0x4a>
 80057e4:	461a      	mov	r2, r3
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	d1fb      	bne.n	80057e4 <_malloc_r+0xdc>
 80057ec:	2300      	movs	r3, #0
 80057ee:	6053      	str	r3, [r2, #4]
 80057f0:	e7de      	b.n	80057b0 <_malloc_r+0xa8>
 80057f2:	230c      	movs	r3, #12
 80057f4:	6033      	str	r3, [r6, #0]
 80057f6:	4630      	mov	r0, r6
 80057f8:	f000 f80c 	bl	8005814 <__malloc_unlock>
 80057fc:	e794      	b.n	8005728 <_malloc_r+0x20>
 80057fe:	6005      	str	r5, [r0, #0]
 8005800:	e7d6      	b.n	80057b0 <_malloc_r+0xa8>
 8005802:	bf00      	nop
 8005804:	200011b8 	.word	0x200011b8

08005808 <__malloc_lock>:
 8005808:	4801      	ldr	r0, [pc, #4]	@ (8005810 <__malloc_lock+0x8>)
 800580a:	f7ff bf01 	b.w	8005610 <__retarget_lock_acquire_recursive>
 800580e:	bf00      	nop
 8005810:	200011b0 	.word	0x200011b0

08005814 <__malloc_unlock>:
 8005814:	4801      	ldr	r0, [pc, #4]	@ (800581c <__malloc_unlock+0x8>)
 8005816:	f7ff befc 	b.w	8005612 <__retarget_lock_release_recursive>
 800581a:	bf00      	nop
 800581c:	200011b0 	.word	0x200011b0

08005820 <__ssputs_r>:
 8005820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005824:	688e      	ldr	r6, [r1, #8]
 8005826:	461f      	mov	r7, r3
 8005828:	42be      	cmp	r6, r7
 800582a:	680b      	ldr	r3, [r1, #0]
 800582c:	4682      	mov	sl, r0
 800582e:	460c      	mov	r4, r1
 8005830:	4690      	mov	r8, r2
 8005832:	d82d      	bhi.n	8005890 <__ssputs_r+0x70>
 8005834:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005838:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800583c:	d026      	beq.n	800588c <__ssputs_r+0x6c>
 800583e:	6965      	ldr	r5, [r4, #20]
 8005840:	6909      	ldr	r1, [r1, #16]
 8005842:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005846:	eba3 0901 	sub.w	r9, r3, r1
 800584a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800584e:	1c7b      	adds	r3, r7, #1
 8005850:	444b      	add	r3, r9
 8005852:	106d      	asrs	r5, r5, #1
 8005854:	429d      	cmp	r5, r3
 8005856:	bf38      	it	cc
 8005858:	461d      	movcc	r5, r3
 800585a:	0553      	lsls	r3, r2, #21
 800585c:	d527      	bpl.n	80058ae <__ssputs_r+0x8e>
 800585e:	4629      	mov	r1, r5
 8005860:	f7ff ff52 	bl	8005708 <_malloc_r>
 8005864:	4606      	mov	r6, r0
 8005866:	b360      	cbz	r0, 80058c2 <__ssputs_r+0xa2>
 8005868:	6921      	ldr	r1, [r4, #16]
 800586a:	464a      	mov	r2, r9
 800586c:	f7ff fed2 	bl	8005614 <memcpy>
 8005870:	89a3      	ldrh	r3, [r4, #12]
 8005872:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	6126      	str	r6, [r4, #16]
 800587e:	6165      	str	r5, [r4, #20]
 8005880:	444e      	add	r6, r9
 8005882:	eba5 0509 	sub.w	r5, r5, r9
 8005886:	6026      	str	r6, [r4, #0]
 8005888:	60a5      	str	r5, [r4, #8]
 800588a:	463e      	mov	r6, r7
 800588c:	42be      	cmp	r6, r7
 800588e:	d900      	bls.n	8005892 <__ssputs_r+0x72>
 8005890:	463e      	mov	r6, r7
 8005892:	6820      	ldr	r0, [r4, #0]
 8005894:	4632      	mov	r2, r6
 8005896:	4641      	mov	r1, r8
 8005898:	f000 faa6 	bl	8005de8 <memmove>
 800589c:	68a3      	ldr	r3, [r4, #8]
 800589e:	1b9b      	subs	r3, r3, r6
 80058a0:	60a3      	str	r3, [r4, #8]
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	4433      	add	r3, r6
 80058a6:	6023      	str	r3, [r4, #0]
 80058a8:	2000      	movs	r0, #0
 80058aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ae:	462a      	mov	r2, r5
 80058b0:	f000 fac4 	bl	8005e3c <_realloc_r>
 80058b4:	4606      	mov	r6, r0
 80058b6:	2800      	cmp	r0, #0
 80058b8:	d1e0      	bne.n	800587c <__ssputs_r+0x5c>
 80058ba:	6921      	ldr	r1, [r4, #16]
 80058bc:	4650      	mov	r0, sl
 80058be:	f7ff feb7 	bl	8005630 <_free_r>
 80058c2:	230c      	movs	r3, #12
 80058c4:	f8ca 3000 	str.w	r3, [sl]
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ce:	81a3      	strh	r3, [r4, #12]
 80058d0:	f04f 30ff 	mov.w	r0, #4294967295
 80058d4:	e7e9      	b.n	80058aa <__ssputs_r+0x8a>
	...

080058d8 <_svfiprintf_r>:
 80058d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058dc:	4698      	mov	r8, r3
 80058de:	898b      	ldrh	r3, [r1, #12]
 80058e0:	061b      	lsls	r3, r3, #24
 80058e2:	b09d      	sub	sp, #116	@ 0x74
 80058e4:	4607      	mov	r7, r0
 80058e6:	460d      	mov	r5, r1
 80058e8:	4614      	mov	r4, r2
 80058ea:	d510      	bpl.n	800590e <_svfiprintf_r+0x36>
 80058ec:	690b      	ldr	r3, [r1, #16]
 80058ee:	b973      	cbnz	r3, 800590e <_svfiprintf_r+0x36>
 80058f0:	2140      	movs	r1, #64	@ 0x40
 80058f2:	f7ff ff09 	bl	8005708 <_malloc_r>
 80058f6:	6028      	str	r0, [r5, #0]
 80058f8:	6128      	str	r0, [r5, #16]
 80058fa:	b930      	cbnz	r0, 800590a <_svfiprintf_r+0x32>
 80058fc:	230c      	movs	r3, #12
 80058fe:	603b      	str	r3, [r7, #0]
 8005900:	f04f 30ff 	mov.w	r0, #4294967295
 8005904:	b01d      	add	sp, #116	@ 0x74
 8005906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590a:	2340      	movs	r3, #64	@ 0x40
 800590c:	616b      	str	r3, [r5, #20]
 800590e:	2300      	movs	r3, #0
 8005910:	9309      	str	r3, [sp, #36]	@ 0x24
 8005912:	2320      	movs	r3, #32
 8005914:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005918:	f8cd 800c 	str.w	r8, [sp, #12]
 800591c:	2330      	movs	r3, #48	@ 0x30
 800591e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005abc <_svfiprintf_r+0x1e4>
 8005922:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005926:	f04f 0901 	mov.w	r9, #1
 800592a:	4623      	mov	r3, r4
 800592c:	469a      	mov	sl, r3
 800592e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005932:	b10a      	cbz	r2, 8005938 <_svfiprintf_r+0x60>
 8005934:	2a25      	cmp	r2, #37	@ 0x25
 8005936:	d1f9      	bne.n	800592c <_svfiprintf_r+0x54>
 8005938:	ebba 0b04 	subs.w	fp, sl, r4
 800593c:	d00b      	beq.n	8005956 <_svfiprintf_r+0x7e>
 800593e:	465b      	mov	r3, fp
 8005940:	4622      	mov	r2, r4
 8005942:	4629      	mov	r1, r5
 8005944:	4638      	mov	r0, r7
 8005946:	f7ff ff6b 	bl	8005820 <__ssputs_r>
 800594a:	3001      	adds	r0, #1
 800594c:	f000 80a7 	beq.w	8005a9e <_svfiprintf_r+0x1c6>
 8005950:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005952:	445a      	add	r2, fp
 8005954:	9209      	str	r2, [sp, #36]	@ 0x24
 8005956:	f89a 3000 	ldrb.w	r3, [sl]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 809f 	beq.w	8005a9e <_svfiprintf_r+0x1c6>
 8005960:	2300      	movs	r3, #0
 8005962:	f04f 32ff 	mov.w	r2, #4294967295
 8005966:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800596a:	f10a 0a01 	add.w	sl, sl, #1
 800596e:	9304      	str	r3, [sp, #16]
 8005970:	9307      	str	r3, [sp, #28]
 8005972:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005976:	931a      	str	r3, [sp, #104]	@ 0x68
 8005978:	4654      	mov	r4, sl
 800597a:	2205      	movs	r2, #5
 800597c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005980:	484e      	ldr	r0, [pc, #312]	@ (8005abc <_svfiprintf_r+0x1e4>)
 8005982:	f7fa fc25 	bl	80001d0 <memchr>
 8005986:	9a04      	ldr	r2, [sp, #16]
 8005988:	b9d8      	cbnz	r0, 80059c2 <_svfiprintf_r+0xea>
 800598a:	06d0      	lsls	r0, r2, #27
 800598c:	bf44      	itt	mi
 800598e:	2320      	movmi	r3, #32
 8005990:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005994:	0711      	lsls	r1, r2, #28
 8005996:	bf44      	itt	mi
 8005998:	232b      	movmi	r3, #43	@ 0x2b
 800599a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800599e:	f89a 3000 	ldrb.w	r3, [sl]
 80059a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059a4:	d015      	beq.n	80059d2 <_svfiprintf_r+0xfa>
 80059a6:	9a07      	ldr	r2, [sp, #28]
 80059a8:	4654      	mov	r4, sl
 80059aa:	2000      	movs	r0, #0
 80059ac:	f04f 0c0a 	mov.w	ip, #10
 80059b0:	4621      	mov	r1, r4
 80059b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059b6:	3b30      	subs	r3, #48	@ 0x30
 80059b8:	2b09      	cmp	r3, #9
 80059ba:	d94b      	bls.n	8005a54 <_svfiprintf_r+0x17c>
 80059bc:	b1b0      	cbz	r0, 80059ec <_svfiprintf_r+0x114>
 80059be:	9207      	str	r2, [sp, #28]
 80059c0:	e014      	b.n	80059ec <_svfiprintf_r+0x114>
 80059c2:	eba0 0308 	sub.w	r3, r0, r8
 80059c6:	fa09 f303 	lsl.w	r3, r9, r3
 80059ca:	4313      	orrs	r3, r2
 80059cc:	9304      	str	r3, [sp, #16]
 80059ce:	46a2      	mov	sl, r4
 80059d0:	e7d2      	b.n	8005978 <_svfiprintf_r+0xa0>
 80059d2:	9b03      	ldr	r3, [sp, #12]
 80059d4:	1d19      	adds	r1, r3, #4
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	9103      	str	r1, [sp, #12]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	bfbb      	ittet	lt
 80059de:	425b      	neglt	r3, r3
 80059e0:	f042 0202 	orrlt.w	r2, r2, #2
 80059e4:	9307      	strge	r3, [sp, #28]
 80059e6:	9307      	strlt	r3, [sp, #28]
 80059e8:	bfb8      	it	lt
 80059ea:	9204      	strlt	r2, [sp, #16]
 80059ec:	7823      	ldrb	r3, [r4, #0]
 80059ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80059f0:	d10a      	bne.n	8005a08 <_svfiprintf_r+0x130>
 80059f2:	7863      	ldrb	r3, [r4, #1]
 80059f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80059f6:	d132      	bne.n	8005a5e <_svfiprintf_r+0x186>
 80059f8:	9b03      	ldr	r3, [sp, #12]
 80059fa:	1d1a      	adds	r2, r3, #4
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	9203      	str	r2, [sp, #12]
 8005a00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a04:	3402      	adds	r4, #2
 8005a06:	9305      	str	r3, [sp, #20]
 8005a08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005acc <_svfiprintf_r+0x1f4>
 8005a0c:	7821      	ldrb	r1, [r4, #0]
 8005a0e:	2203      	movs	r2, #3
 8005a10:	4650      	mov	r0, sl
 8005a12:	f7fa fbdd 	bl	80001d0 <memchr>
 8005a16:	b138      	cbz	r0, 8005a28 <_svfiprintf_r+0x150>
 8005a18:	9b04      	ldr	r3, [sp, #16]
 8005a1a:	eba0 000a 	sub.w	r0, r0, sl
 8005a1e:	2240      	movs	r2, #64	@ 0x40
 8005a20:	4082      	lsls	r2, r0
 8005a22:	4313      	orrs	r3, r2
 8005a24:	3401      	adds	r4, #1
 8005a26:	9304      	str	r3, [sp, #16]
 8005a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a2c:	4824      	ldr	r0, [pc, #144]	@ (8005ac0 <_svfiprintf_r+0x1e8>)
 8005a2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a32:	2206      	movs	r2, #6
 8005a34:	f7fa fbcc 	bl	80001d0 <memchr>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	d036      	beq.n	8005aaa <_svfiprintf_r+0x1d2>
 8005a3c:	4b21      	ldr	r3, [pc, #132]	@ (8005ac4 <_svfiprintf_r+0x1ec>)
 8005a3e:	bb1b      	cbnz	r3, 8005a88 <_svfiprintf_r+0x1b0>
 8005a40:	9b03      	ldr	r3, [sp, #12]
 8005a42:	3307      	adds	r3, #7
 8005a44:	f023 0307 	bic.w	r3, r3, #7
 8005a48:	3308      	adds	r3, #8
 8005a4a:	9303      	str	r3, [sp, #12]
 8005a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a4e:	4433      	add	r3, r6
 8005a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a52:	e76a      	b.n	800592a <_svfiprintf_r+0x52>
 8005a54:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a58:	460c      	mov	r4, r1
 8005a5a:	2001      	movs	r0, #1
 8005a5c:	e7a8      	b.n	80059b0 <_svfiprintf_r+0xd8>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	3401      	adds	r4, #1
 8005a62:	9305      	str	r3, [sp, #20]
 8005a64:	4619      	mov	r1, r3
 8005a66:	f04f 0c0a 	mov.w	ip, #10
 8005a6a:	4620      	mov	r0, r4
 8005a6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a70:	3a30      	subs	r2, #48	@ 0x30
 8005a72:	2a09      	cmp	r2, #9
 8005a74:	d903      	bls.n	8005a7e <_svfiprintf_r+0x1a6>
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0c6      	beq.n	8005a08 <_svfiprintf_r+0x130>
 8005a7a:	9105      	str	r1, [sp, #20]
 8005a7c:	e7c4      	b.n	8005a08 <_svfiprintf_r+0x130>
 8005a7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a82:	4604      	mov	r4, r0
 8005a84:	2301      	movs	r3, #1
 8005a86:	e7f0      	b.n	8005a6a <_svfiprintf_r+0x192>
 8005a88:	ab03      	add	r3, sp, #12
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	462a      	mov	r2, r5
 8005a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ac8 <_svfiprintf_r+0x1f0>)
 8005a90:	a904      	add	r1, sp, #16
 8005a92:	4638      	mov	r0, r7
 8005a94:	f3af 8000 	nop.w
 8005a98:	1c42      	adds	r2, r0, #1
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	d1d6      	bne.n	8005a4c <_svfiprintf_r+0x174>
 8005a9e:	89ab      	ldrh	r3, [r5, #12]
 8005aa0:	065b      	lsls	r3, r3, #25
 8005aa2:	f53f af2d 	bmi.w	8005900 <_svfiprintf_r+0x28>
 8005aa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aa8:	e72c      	b.n	8005904 <_svfiprintf_r+0x2c>
 8005aaa:	ab03      	add	r3, sp, #12
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	462a      	mov	r2, r5
 8005ab0:	4b05      	ldr	r3, [pc, #20]	@ (8005ac8 <_svfiprintf_r+0x1f0>)
 8005ab2:	a904      	add	r1, sp, #16
 8005ab4:	4638      	mov	r0, r7
 8005ab6:	f000 f879 	bl	8005bac <_printf_i>
 8005aba:	e7ed      	b.n	8005a98 <_svfiprintf_r+0x1c0>
 8005abc:	08005f88 	.word	0x08005f88
 8005ac0:	08005f92 	.word	0x08005f92
 8005ac4:	00000000 	.word	0x00000000
 8005ac8:	08005821 	.word	0x08005821
 8005acc:	08005f8e 	.word	0x08005f8e

08005ad0 <_printf_common>:
 8005ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad4:	4616      	mov	r6, r2
 8005ad6:	4698      	mov	r8, r3
 8005ad8:	688a      	ldr	r2, [r1, #8]
 8005ada:	690b      	ldr	r3, [r1, #16]
 8005adc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	bfb8      	it	lt
 8005ae4:	4613      	movlt	r3, r2
 8005ae6:	6033      	str	r3, [r6, #0]
 8005ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005aec:	4607      	mov	r7, r0
 8005aee:	460c      	mov	r4, r1
 8005af0:	b10a      	cbz	r2, 8005af6 <_printf_common+0x26>
 8005af2:	3301      	adds	r3, #1
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	6823      	ldr	r3, [r4, #0]
 8005af8:	0699      	lsls	r1, r3, #26
 8005afa:	bf42      	ittt	mi
 8005afc:	6833      	ldrmi	r3, [r6, #0]
 8005afe:	3302      	addmi	r3, #2
 8005b00:	6033      	strmi	r3, [r6, #0]
 8005b02:	6825      	ldr	r5, [r4, #0]
 8005b04:	f015 0506 	ands.w	r5, r5, #6
 8005b08:	d106      	bne.n	8005b18 <_printf_common+0x48>
 8005b0a:	f104 0a19 	add.w	sl, r4, #25
 8005b0e:	68e3      	ldr	r3, [r4, #12]
 8005b10:	6832      	ldr	r2, [r6, #0]
 8005b12:	1a9b      	subs	r3, r3, r2
 8005b14:	42ab      	cmp	r3, r5
 8005b16:	dc26      	bgt.n	8005b66 <_printf_common+0x96>
 8005b18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b1c:	6822      	ldr	r2, [r4, #0]
 8005b1e:	3b00      	subs	r3, #0
 8005b20:	bf18      	it	ne
 8005b22:	2301      	movne	r3, #1
 8005b24:	0692      	lsls	r2, r2, #26
 8005b26:	d42b      	bmi.n	8005b80 <_printf_common+0xb0>
 8005b28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	4638      	mov	r0, r7
 8005b30:	47c8      	blx	r9
 8005b32:	3001      	adds	r0, #1
 8005b34:	d01e      	beq.n	8005b74 <_printf_common+0xa4>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	6922      	ldr	r2, [r4, #16]
 8005b3a:	f003 0306 	and.w	r3, r3, #6
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	bf02      	ittt	eq
 8005b42:	68e5      	ldreq	r5, [r4, #12]
 8005b44:	6833      	ldreq	r3, [r6, #0]
 8005b46:	1aed      	subeq	r5, r5, r3
 8005b48:	68a3      	ldr	r3, [r4, #8]
 8005b4a:	bf0c      	ite	eq
 8005b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b50:	2500      	movne	r5, #0
 8005b52:	4293      	cmp	r3, r2
 8005b54:	bfc4      	itt	gt
 8005b56:	1a9b      	subgt	r3, r3, r2
 8005b58:	18ed      	addgt	r5, r5, r3
 8005b5a:	2600      	movs	r6, #0
 8005b5c:	341a      	adds	r4, #26
 8005b5e:	42b5      	cmp	r5, r6
 8005b60:	d11a      	bne.n	8005b98 <_printf_common+0xc8>
 8005b62:	2000      	movs	r0, #0
 8005b64:	e008      	b.n	8005b78 <_printf_common+0xa8>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4652      	mov	r2, sl
 8005b6a:	4641      	mov	r1, r8
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	47c8      	blx	r9
 8005b70:	3001      	adds	r0, #1
 8005b72:	d103      	bne.n	8005b7c <_printf_common+0xac>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b7c:	3501      	adds	r5, #1
 8005b7e:	e7c6      	b.n	8005b0e <_printf_common+0x3e>
 8005b80:	18e1      	adds	r1, r4, r3
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	2030      	movs	r0, #48	@ 0x30
 8005b86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b8a:	4422      	add	r2, r4
 8005b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b94:	3302      	adds	r3, #2
 8005b96:	e7c7      	b.n	8005b28 <_printf_common+0x58>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	4622      	mov	r2, r4
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	47c8      	blx	r9
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	d0e6      	beq.n	8005b74 <_printf_common+0xa4>
 8005ba6:	3601      	adds	r6, #1
 8005ba8:	e7d9      	b.n	8005b5e <_printf_common+0x8e>
	...

08005bac <_printf_i>:
 8005bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb0:	7e0f      	ldrb	r7, [r1, #24]
 8005bb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bb4:	2f78      	cmp	r7, #120	@ 0x78
 8005bb6:	4691      	mov	r9, r2
 8005bb8:	4680      	mov	r8, r0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	469a      	mov	sl, r3
 8005bbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005bc2:	d807      	bhi.n	8005bd4 <_printf_i+0x28>
 8005bc4:	2f62      	cmp	r7, #98	@ 0x62
 8005bc6:	d80a      	bhi.n	8005bde <_printf_i+0x32>
 8005bc8:	2f00      	cmp	r7, #0
 8005bca:	f000 80d1 	beq.w	8005d70 <_printf_i+0x1c4>
 8005bce:	2f58      	cmp	r7, #88	@ 0x58
 8005bd0:	f000 80b8 	beq.w	8005d44 <_printf_i+0x198>
 8005bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bdc:	e03a      	b.n	8005c54 <_printf_i+0xa8>
 8005bde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005be2:	2b15      	cmp	r3, #21
 8005be4:	d8f6      	bhi.n	8005bd4 <_printf_i+0x28>
 8005be6:	a101      	add	r1, pc, #4	@ (adr r1, 8005bec <_printf_i+0x40>)
 8005be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bec:	08005c45 	.word	0x08005c45
 8005bf0:	08005c59 	.word	0x08005c59
 8005bf4:	08005bd5 	.word	0x08005bd5
 8005bf8:	08005bd5 	.word	0x08005bd5
 8005bfc:	08005bd5 	.word	0x08005bd5
 8005c00:	08005bd5 	.word	0x08005bd5
 8005c04:	08005c59 	.word	0x08005c59
 8005c08:	08005bd5 	.word	0x08005bd5
 8005c0c:	08005bd5 	.word	0x08005bd5
 8005c10:	08005bd5 	.word	0x08005bd5
 8005c14:	08005bd5 	.word	0x08005bd5
 8005c18:	08005d57 	.word	0x08005d57
 8005c1c:	08005c83 	.word	0x08005c83
 8005c20:	08005d11 	.word	0x08005d11
 8005c24:	08005bd5 	.word	0x08005bd5
 8005c28:	08005bd5 	.word	0x08005bd5
 8005c2c:	08005d79 	.word	0x08005d79
 8005c30:	08005bd5 	.word	0x08005bd5
 8005c34:	08005c83 	.word	0x08005c83
 8005c38:	08005bd5 	.word	0x08005bd5
 8005c3c:	08005bd5 	.word	0x08005bd5
 8005c40:	08005d19 	.word	0x08005d19
 8005c44:	6833      	ldr	r3, [r6, #0]
 8005c46:	1d1a      	adds	r2, r3, #4
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6032      	str	r2, [r6, #0]
 8005c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c54:	2301      	movs	r3, #1
 8005c56:	e09c      	b.n	8005d92 <_printf_i+0x1e6>
 8005c58:	6833      	ldr	r3, [r6, #0]
 8005c5a:	6820      	ldr	r0, [r4, #0]
 8005c5c:	1d19      	adds	r1, r3, #4
 8005c5e:	6031      	str	r1, [r6, #0]
 8005c60:	0606      	lsls	r6, r0, #24
 8005c62:	d501      	bpl.n	8005c68 <_printf_i+0xbc>
 8005c64:	681d      	ldr	r5, [r3, #0]
 8005c66:	e003      	b.n	8005c70 <_printf_i+0xc4>
 8005c68:	0645      	lsls	r5, r0, #25
 8005c6a:	d5fb      	bpl.n	8005c64 <_printf_i+0xb8>
 8005c6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c70:	2d00      	cmp	r5, #0
 8005c72:	da03      	bge.n	8005c7c <_printf_i+0xd0>
 8005c74:	232d      	movs	r3, #45	@ 0x2d
 8005c76:	426d      	negs	r5, r5
 8005c78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c7c:	4858      	ldr	r0, [pc, #352]	@ (8005de0 <_printf_i+0x234>)
 8005c7e:	230a      	movs	r3, #10
 8005c80:	e011      	b.n	8005ca6 <_printf_i+0xfa>
 8005c82:	6821      	ldr	r1, [r4, #0]
 8005c84:	6833      	ldr	r3, [r6, #0]
 8005c86:	0608      	lsls	r0, r1, #24
 8005c88:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c8c:	d402      	bmi.n	8005c94 <_printf_i+0xe8>
 8005c8e:	0649      	lsls	r1, r1, #25
 8005c90:	bf48      	it	mi
 8005c92:	b2ad      	uxthmi	r5, r5
 8005c94:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c96:	4852      	ldr	r0, [pc, #328]	@ (8005de0 <_printf_i+0x234>)
 8005c98:	6033      	str	r3, [r6, #0]
 8005c9a:	bf14      	ite	ne
 8005c9c:	230a      	movne	r3, #10
 8005c9e:	2308      	moveq	r3, #8
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ca6:	6866      	ldr	r6, [r4, #4]
 8005ca8:	60a6      	str	r6, [r4, #8]
 8005caa:	2e00      	cmp	r6, #0
 8005cac:	db05      	blt.n	8005cba <_printf_i+0x10e>
 8005cae:	6821      	ldr	r1, [r4, #0]
 8005cb0:	432e      	orrs	r6, r5
 8005cb2:	f021 0104 	bic.w	r1, r1, #4
 8005cb6:	6021      	str	r1, [r4, #0]
 8005cb8:	d04b      	beq.n	8005d52 <_printf_i+0x1a6>
 8005cba:	4616      	mov	r6, r2
 8005cbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005cc0:	fb03 5711 	mls	r7, r3, r1, r5
 8005cc4:	5dc7      	ldrb	r7, [r0, r7]
 8005cc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cca:	462f      	mov	r7, r5
 8005ccc:	42bb      	cmp	r3, r7
 8005cce:	460d      	mov	r5, r1
 8005cd0:	d9f4      	bls.n	8005cbc <_printf_i+0x110>
 8005cd2:	2b08      	cmp	r3, #8
 8005cd4:	d10b      	bne.n	8005cee <_printf_i+0x142>
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	07df      	lsls	r7, r3, #31
 8005cda:	d508      	bpl.n	8005cee <_printf_i+0x142>
 8005cdc:	6923      	ldr	r3, [r4, #16]
 8005cde:	6861      	ldr	r1, [r4, #4]
 8005ce0:	4299      	cmp	r1, r3
 8005ce2:	bfde      	ittt	le
 8005ce4:	2330      	movle	r3, #48	@ 0x30
 8005ce6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cee:	1b92      	subs	r2, r2, r6
 8005cf0:	6122      	str	r2, [r4, #16]
 8005cf2:	f8cd a000 	str.w	sl, [sp]
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	aa03      	add	r2, sp, #12
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	f7ff fee7 	bl	8005ad0 <_printf_common>
 8005d02:	3001      	adds	r0, #1
 8005d04:	d14a      	bne.n	8005d9c <_printf_i+0x1f0>
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	b004      	add	sp, #16
 8005d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d10:	6823      	ldr	r3, [r4, #0]
 8005d12:	f043 0320 	orr.w	r3, r3, #32
 8005d16:	6023      	str	r3, [r4, #0]
 8005d18:	4832      	ldr	r0, [pc, #200]	@ (8005de4 <_printf_i+0x238>)
 8005d1a:	2778      	movs	r7, #120	@ 0x78
 8005d1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	6831      	ldr	r1, [r6, #0]
 8005d24:	061f      	lsls	r7, r3, #24
 8005d26:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d2a:	d402      	bmi.n	8005d32 <_printf_i+0x186>
 8005d2c:	065f      	lsls	r7, r3, #25
 8005d2e:	bf48      	it	mi
 8005d30:	b2ad      	uxthmi	r5, r5
 8005d32:	6031      	str	r1, [r6, #0]
 8005d34:	07d9      	lsls	r1, r3, #31
 8005d36:	bf44      	itt	mi
 8005d38:	f043 0320 	orrmi.w	r3, r3, #32
 8005d3c:	6023      	strmi	r3, [r4, #0]
 8005d3e:	b11d      	cbz	r5, 8005d48 <_printf_i+0x19c>
 8005d40:	2310      	movs	r3, #16
 8005d42:	e7ad      	b.n	8005ca0 <_printf_i+0xf4>
 8005d44:	4826      	ldr	r0, [pc, #152]	@ (8005de0 <_printf_i+0x234>)
 8005d46:	e7e9      	b.n	8005d1c <_printf_i+0x170>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	f023 0320 	bic.w	r3, r3, #32
 8005d4e:	6023      	str	r3, [r4, #0]
 8005d50:	e7f6      	b.n	8005d40 <_printf_i+0x194>
 8005d52:	4616      	mov	r6, r2
 8005d54:	e7bd      	b.n	8005cd2 <_printf_i+0x126>
 8005d56:	6833      	ldr	r3, [r6, #0]
 8005d58:	6825      	ldr	r5, [r4, #0]
 8005d5a:	6961      	ldr	r1, [r4, #20]
 8005d5c:	1d18      	adds	r0, r3, #4
 8005d5e:	6030      	str	r0, [r6, #0]
 8005d60:	062e      	lsls	r6, r5, #24
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	d501      	bpl.n	8005d6a <_printf_i+0x1be>
 8005d66:	6019      	str	r1, [r3, #0]
 8005d68:	e002      	b.n	8005d70 <_printf_i+0x1c4>
 8005d6a:	0668      	lsls	r0, r5, #25
 8005d6c:	d5fb      	bpl.n	8005d66 <_printf_i+0x1ba>
 8005d6e:	8019      	strh	r1, [r3, #0]
 8005d70:	2300      	movs	r3, #0
 8005d72:	6123      	str	r3, [r4, #16]
 8005d74:	4616      	mov	r6, r2
 8005d76:	e7bc      	b.n	8005cf2 <_printf_i+0x146>
 8005d78:	6833      	ldr	r3, [r6, #0]
 8005d7a:	1d1a      	adds	r2, r3, #4
 8005d7c:	6032      	str	r2, [r6, #0]
 8005d7e:	681e      	ldr	r6, [r3, #0]
 8005d80:	6862      	ldr	r2, [r4, #4]
 8005d82:	2100      	movs	r1, #0
 8005d84:	4630      	mov	r0, r6
 8005d86:	f7fa fa23 	bl	80001d0 <memchr>
 8005d8a:	b108      	cbz	r0, 8005d90 <_printf_i+0x1e4>
 8005d8c:	1b80      	subs	r0, r0, r6
 8005d8e:	6060      	str	r0, [r4, #4]
 8005d90:	6863      	ldr	r3, [r4, #4]
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	2300      	movs	r3, #0
 8005d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d9a:	e7aa      	b.n	8005cf2 <_printf_i+0x146>
 8005d9c:	6923      	ldr	r3, [r4, #16]
 8005d9e:	4632      	mov	r2, r6
 8005da0:	4649      	mov	r1, r9
 8005da2:	4640      	mov	r0, r8
 8005da4:	47d0      	blx	sl
 8005da6:	3001      	adds	r0, #1
 8005da8:	d0ad      	beq.n	8005d06 <_printf_i+0x15a>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	079b      	lsls	r3, r3, #30
 8005dae:	d413      	bmi.n	8005dd8 <_printf_i+0x22c>
 8005db0:	68e0      	ldr	r0, [r4, #12]
 8005db2:	9b03      	ldr	r3, [sp, #12]
 8005db4:	4298      	cmp	r0, r3
 8005db6:	bfb8      	it	lt
 8005db8:	4618      	movlt	r0, r3
 8005dba:	e7a6      	b.n	8005d0a <_printf_i+0x15e>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	4632      	mov	r2, r6
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	47d0      	blx	sl
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d09d      	beq.n	8005d06 <_printf_i+0x15a>
 8005dca:	3501      	adds	r5, #1
 8005dcc:	68e3      	ldr	r3, [r4, #12]
 8005dce:	9903      	ldr	r1, [sp, #12]
 8005dd0:	1a5b      	subs	r3, r3, r1
 8005dd2:	42ab      	cmp	r3, r5
 8005dd4:	dcf2      	bgt.n	8005dbc <_printf_i+0x210>
 8005dd6:	e7eb      	b.n	8005db0 <_printf_i+0x204>
 8005dd8:	2500      	movs	r5, #0
 8005dda:	f104 0619 	add.w	r6, r4, #25
 8005dde:	e7f5      	b.n	8005dcc <_printf_i+0x220>
 8005de0:	08005f99 	.word	0x08005f99
 8005de4:	08005faa 	.word	0x08005faa

08005de8 <memmove>:
 8005de8:	4288      	cmp	r0, r1
 8005dea:	b510      	push	{r4, lr}
 8005dec:	eb01 0402 	add.w	r4, r1, r2
 8005df0:	d902      	bls.n	8005df8 <memmove+0x10>
 8005df2:	4284      	cmp	r4, r0
 8005df4:	4623      	mov	r3, r4
 8005df6:	d807      	bhi.n	8005e08 <memmove+0x20>
 8005df8:	1e43      	subs	r3, r0, #1
 8005dfa:	42a1      	cmp	r1, r4
 8005dfc:	d008      	beq.n	8005e10 <memmove+0x28>
 8005dfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e06:	e7f8      	b.n	8005dfa <memmove+0x12>
 8005e08:	4402      	add	r2, r0
 8005e0a:	4601      	mov	r1, r0
 8005e0c:	428a      	cmp	r2, r1
 8005e0e:	d100      	bne.n	8005e12 <memmove+0x2a>
 8005e10:	bd10      	pop	{r4, pc}
 8005e12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e1a:	e7f7      	b.n	8005e0c <memmove+0x24>

08005e1c <_sbrk_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4d06      	ldr	r5, [pc, #24]	@ (8005e38 <_sbrk_r+0x1c>)
 8005e20:	2300      	movs	r3, #0
 8005e22:	4604      	mov	r4, r0
 8005e24:	4608      	mov	r0, r1
 8005e26:	602b      	str	r3, [r5, #0]
 8005e28:	f7fa fe70 	bl	8000b0c <_sbrk>
 8005e2c:	1c43      	adds	r3, r0, #1
 8005e2e:	d102      	bne.n	8005e36 <_sbrk_r+0x1a>
 8005e30:	682b      	ldr	r3, [r5, #0]
 8005e32:	b103      	cbz	r3, 8005e36 <_sbrk_r+0x1a>
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
 8005e38:	200011ac 	.word	0x200011ac

08005e3c <_realloc_r>:
 8005e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e40:	4607      	mov	r7, r0
 8005e42:	4614      	mov	r4, r2
 8005e44:	460d      	mov	r5, r1
 8005e46:	b921      	cbnz	r1, 8005e52 <_realloc_r+0x16>
 8005e48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	f7ff bc5b 	b.w	8005708 <_malloc_r>
 8005e52:	b92a      	cbnz	r2, 8005e60 <_realloc_r+0x24>
 8005e54:	f7ff fbec 	bl	8005630 <_free_r>
 8005e58:	4625      	mov	r5, r4
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e60:	f000 f81a 	bl	8005e98 <_malloc_usable_size_r>
 8005e64:	4284      	cmp	r4, r0
 8005e66:	4606      	mov	r6, r0
 8005e68:	d802      	bhi.n	8005e70 <_realloc_r+0x34>
 8005e6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e6e:	d8f4      	bhi.n	8005e5a <_realloc_r+0x1e>
 8005e70:	4621      	mov	r1, r4
 8005e72:	4638      	mov	r0, r7
 8005e74:	f7ff fc48 	bl	8005708 <_malloc_r>
 8005e78:	4680      	mov	r8, r0
 8005e7a:	b908      	cbnz	r0, 8005e80 <_realloc_r+0x44>
 8005e7c:	4645      	mov	r5, r8
 8005e7e:	e7ec      	b.n	8005e5a <_realloc_r+0x1e>
 8005e80:	42b4      	cmp	r4, r6
 8005e82:	4622      	mov	r2, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	bf28      	it	cs
 8005e88:	4632      	movcs	r2, r6
 8005e8a:	f7ff fbc3 	bl	8005614 <memcpy>
 8005e8e:	4629      	mov	r1, r5
 8005e90:	4638      	mov	r0, r7
 8005e92:	f7ff fbcd 	bl	8005630 <_free_r>
 8005e96:	e7f1      	b.n	8005e7c <_realloc_r+0x40>

08005e98 <_malloc_usable_size_r>:
 8005e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e9c:	1f18      	subs	r0, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	bfbc      	itt	lt
 8005ea2:	580b      	ldrlt	r3, [r1, r0]
 8005ea4:	18c0      	addlt	r0, r0, r3
 8005ea6:	4770      	bx	lr

08005ea8 <_init>:
 8005ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eaa:	bf00      	nop
 8005eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eae:	bc08      	pop	{r3}
 8005eb0:	469e      	mov	lr, r3
 8005eb2:	4770      	bx	lr

08005eb4 <_fini>:
 8005eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb6:	bf00      	nop
 8005eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eba:	bc08      	pop	{r3}
 8005ebc:	469e      	mov	lr, r3
 8005ebe:	4770      	bx	lr
