// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "09/02/2017 20:35:25"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multicore (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_clk,
	led_export,
	reset_reset_n,
	sdram_clk_clk,
	sdram_wire_addr,
	sdram_wire_ba,
	sdram_wire_cas_n,
	sdram_wire_cke,
	sdram_wire_cs_n,
	sdram_wire_dq,
	sdram_wire_dqm,
	sdram_wire_ras_n,
	sdram_wire_we_n);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_clk;
output 	[7:0] led_export;
input 	reset_reset_n;
output 	sdram_clk_clk;
output 	[12:0] sdram_wire_addr;
output 	[1:0] sdram_wire_ba;
output 	sdram_wire_cas_n;
output 	sdram_wire_cke;
output 	sdram_wire_cs_n;
inout 	[15:0] sdram_wire_dq;
output 	[1:0] sdram_wire_dqm;
output 	sdram_wire_ras_n;
output 	sdram_wire_we_n;

// Design Ports Information
// led_export[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_export[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_clk_clk	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_addr[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ba[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ba[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cas_n	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cke	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_cs_n	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dqm[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_ras_n	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_we_n	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_wire_dq[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_clk~input_o ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \reset_reset_n~input_o ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \~GND~combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \sdram|WideOr6~combout ;
wire \sdram|i_next.000~0_combout ;
wire \sdram|i_next.000~q ;
wire \sdram|i_state.000~q ;
wire \sdram|i_count[0]~0_combout ;
wire \sdram|i_count[0]~2_combout ;
wire \sdram|i_count[1]~1_combout ;
wire \sdram|Add0~9_sumout ;
wire \sdram|Add0~10 ;
wire \sdram|Add0~5_sumout ;
wire \sdram|refresh_counter~1_combout ;
wire \sdram|Add0~6 ;
wire \sdram|Add0~49_sumout ;
wire \sdram|Add0~50 ;
wire \sdram|Add0~45_sumout ;
wire \sdram|refresh_counter[3]~12_combout ;
wire \sdram|Add0~46 ;
wire \sdram|Add0~41_sumout ;
wire \sdram|refresh_counter~7_combout ;
wire \sdram|Add0~42 ;
wire \sdram|Add0~37_sumout ;
wire \sdram|refresh_counter~6_combout ;
wire \sdram|Add0~38 ;
wire \sdram|Add0~33_sumout ;
wire \sdram|refresh_counter~5_combout ;
wire \sdram|Add0~34 ;
wire \sdram|Add0~1_sumout ;
wire \sdram|refresh_counter~0_combout ;
wire \sdram|Add0~2 ;
wire \sdram|Add0~29_sumout ;
wire \sdram|refresh_counter[8]~11_combout ;
wire \sdram|refresh_counter[8]~DUPLICATE_q ;
wire \sdram|Add0~30 ;
wire \sdram|Add0~25_sumout ;
wire \sdram|refresh_counter[9]~10_combout ;
wire \sdram|Add0~26 ;
wire \sdram|Add0~21_sumout ;
wire \sdram|refresh_counter~4_combout ;
wire \sdram|refresh_counter[12]~DUPLICATE_q ;
wire \sdram|Add0~22 ;
wire \sdram|Add0~17_sumout ;
wire \sdram|refresh_counter~3_combout ;
wire \sdram|refresh_counter[11]~DUPLICATE_q ;
wire \sdram|Add0~18 ;
wire \sdram|Add0~13_sumout ;
wire \sdram|refresh_counter~2_combout ;
wire \sdram|Equal0~0_combout ;
wire \sdram|Equal0~1_combout ;
wire \sdram|Equal0~2_combout ;
wire \sdram|Selector7~0_combout ;
wire \sdram|i_state.000~DUPLICATE_q ;
wire \sdram|Selector6~0_combout ;
wire \sdram|Selector5~0_combout ;
wire \sdram|Selector4~0_combout ;
wire \sdram|Selector18~0_combout ;
wire \sdram|Selector8~0_combout ;
wire \sdram|i_state.001~q ;
wire \sdram|Selector16~0_combout ;
wire \sdram|i_next.010~q ;
wire \sdram|Selector9~0_combout ;
wire \sdram|i_state.010~q ;
wire \sdram|Selector18~1_combout ;
wire \sdram|i_next.111~q ;
wire \sdram|Selector12~0_combout ;
wire \sdram|i_state.111~q ;
wire \sdram|Selector10~0_combout ;
wire \sdram|i_state.011~q ;
wire \sdram|Selector13~0_combout ;
wire \sdram|Selector13~1_combout ;
wire \sdram|Selector17~0_combout ;
wire \sdram|i_next.101~q ;
wire \sdram|i_state.101~0_combout ;
wire \sdram|i_state.101~q ;
wire \sdram|init_done~0_combout ;
wire \sdram|init_done~q ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_address~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ;
wire \sdram_wire_dq[0]~input_o ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q ;
wire \mm_interconnect_0|cmd_mux_004|src_valid~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~q ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~q ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|rp_valid~combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout ;
wire \sdram_wire_dq[1]~input_o ;
wire \sdram_wire_dq[2]~input_o ;
wire \sdram_wire_dq[3]~input_o ;
wire \sdram_wire_dq[4]~input_o ;
wire \sdram_wire_dq[5]~input_o ;
wire \sdram_wire_dq[6]~input_o ;
wire \sdram_wire_dq[7]~input_o ;
wire \sdram_wire_dq[8]~input_o ;
wire \sdram_wire_dq[9]~input_o ;
wire \sdram_wire_dq[10]~input_o ;
wire \sdram_wire_dq[11]~input_o ;
wire \sdram_wire_dq[12]~input_o ;
wire \sdram_wire_dq[13]~input_o ;
wire \sdram_wire_dq[14]~input_o ;
wire \sdram_wire_dq[15]~input_o ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[3]~0_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ;
wire \nios|cpu|d_writedata[0]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \nios|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0_combout ;
wire \nios|cpu|F_iw[0]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q ;
wire \nios|cpu|Add0~101_sumout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ;
wire \nios|cpu|D_valid~q ;
wire \nios|cpu|R_valid~feeder_combout ;
wire \nios|cpu|R_valid~q ;
wire \nios|cpu|E_new_inst~q ;
wire \nios|cpu|D_ctrl_st~0_combout ;
wire \nios|cpu|R_ctrl_st~q ;
wire \nios|cpu|d_write_nxt~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \nios|cpu|D_logic_op_raw[1]~0_combout ;
wire \nios|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \nios|cpu|D_logic_op[1]~0_combout ;
wire \nios|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \nios|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \nios|cpu|Equal0~9_combout ;
wire \nios|cpu|Equal0~8_combout ;
wire \nios|cpu|Equal0~10_combout ;
wire \nios|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \nios|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \nios|cpu|Equal0~7_combout ;
wire \nios|cpu|D_ctrl_b_is_dst~0_combout ;
wire \nios|cpu|d_writedata[16]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \nios|cpu|F_pc_no_crst_nxt~20_combout ;
wire \nios|cpu|Add0~2 ;
wire \nios|cpu|Add0~69_sumout ;
wire \nios|cpu|Add0~70 ;
wire \nios|cpu|Add0~73_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25_sumout ;
wire \nios|cpu|E_src2[6]~feeder_combout ;
wire \nios|cpu|R_ctrl_br_nxt~0_combout ;
wire \nios|cpu|R_ctrl_br_nxt~1_combout ;
wire \nios|cpu|R_ctrl_br_nxt~2_combout ;
wire \nios|cpu|R_ctrl_br~q ;
wire \nios|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \nios|cpu|D_ctrl_retaddr~2_combout ;
wire \nios|cpu|D_ctrl_retaddr~0_combout ;
wire \nios|cpu|D_ctrl_retaddr~3_combout ;
wire \nios|cpu|D_ctrl_retaddr~1_combout ;
wire \nios|cpu|R_ctrl_retaddr~q ;
wire \nios|cpu|R_src1~0_combout ;
wire \nios|cpu|E_src2[7]~feeder_combout ;
wire \nios|cpu|Add0~74 ;
wire \nios|cpu|Add0~78 ;
wire \nios|cpu|Add0~81_sumout ;
wire \nios|cpu|E_src2[9]~feeder_combout ;
wire \nios|cpu|Equal62~6_combout ;
wire \nios|cpu|Equal0~1_combout ;
wire \nios|cpu|Equal0~6_combout ;
wire \nios|cpu|Equal0~4_combout ;
wire \nios|cpu|Equal0~5_combout ;
wire \nios|cpu|D_ctrl_br_cmp~0_combout ;
wire \nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \nios|cpu|Equal62~5_combout ;
wire \nios|cpu|D_ctrl_br_cmp~1_combout ;
wire \nios|cpu|R_ctrl_br_cmp~q ;
wire \nios|cpu|Equal62~4_combout ;
wire \nios|cpu|D_op_rdctl~combout ;
wire \nios|cpu|R_ctrl_rd_ctl_reg~q ;
wire \nios|cpu|Add0~82 ;
wire \nios|cpu|Add0~85_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[7]~24_combout ;
wire \nios|cpu|Add0~86 ;
wire \nios|cpu|Add0~65_sumout ;
wire \nios|cpu|E_src2[10]~feeder_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[14]~2_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14_combout ;
wire \nios|cpu|F_iw[6]~63_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[5]~17_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[6]~18_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[7]~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \nios|cpu|Add0~66 ;
wire \nios|cpu|Add0~90 ;
wire \nios|cpu|Add0~93_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder_combout ;
wire \nios|cpu|E_mem_byte_en[1]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \nios|cpu|d_writedata[10]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ;
wire \nios|cpu|d_writedata[12]~feeder_combout ;
wire \mm_interconnect_0|router|Equal4~0_combout ;
wire \mm_interconnect_0|router|Equal3~3_combout ;
wire \mm_interconnect_0|leds_s1_agent|m0_write~0_combout ;
wire \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0_combout ;
wire \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout ;
wire \leds|always0~4_combout ;
wire \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ;
wire \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2_combout ;
wire \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \leds|always0~1_combout ;
wire \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|read_accepted~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \nios|cpu|d_write~q ;
wire \jtag_uart_0|av_waitrequest~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \jtag_uart_0|av_waitrequest~1_combout ;
wire \jtag_uart_0|av_waitrequest~DUPLICATE_q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|av_waitrequest~q ;
wire \jtag_uart_0|fifo_rd~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \jtag_uart_0|rvalid~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE_q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart_0|t_dav~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|wr_rfifo~combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \jtag_uart_0|av_waitrequest~2_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|r_val~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[0]~5_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85]~q ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1_combout ;
wire \nios|cpu|E_src2[12]~feeder_combout ;
wire \nios|cpu|Equal62~9_combout ;
wire \nios|cpu|Equal62~10_combout ;
wire \nios|cpu|Equal62~11_combout ;
wire \nios|cpu|Equal62~14_combout ;
wire \nios|cpu|Equal62~13_combout ;
wire \nios|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \nios|cpu|Equal62~7_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \nios|cpu|Equal62~8_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \nios|cpu|Equal62~16_combout ;
wire \nios|cpu|Equal0~11_combout ;
wire \nios|cpu|Equal62~15_combout ;
wire \nios|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \nios|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \nios|cpu|R_ctrl_force_src2_zero~q ;
wire \nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \nios|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \nios|cpu|E_src2[5]~0_combout ;
wire \nios|cpu|R_src2_use_imm~5_combout ;
wire \nios|cpu|R_src2_use_imm~1_combout ;
wire \nios|cpu|R_src2_use_imm~0_combout ;
wire \nios|cpu|R_src2_use_imm~q ;
wire \nios|cpu|E_logic_result[12]~23_combout ;
wire \nios|cpu|E_alu_result[12]~24_combout ;
wire \nios|cpu|E_alu_result~1_combout ;
wire \mm_interconnect_0|router|Equal1~3_combout ;
wire \mm_interconnect_0|router|Equal1~4_combout ;
wire \mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ;
wire \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder_combout ;
wire \nios|cpu|d_writedata[13]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \nios|cpu|d_writedata[15]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \nios|cpu|D_ctrl_mem16~0_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[7]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder_combout ;
wire \nios|cpu|av_ld_aligning_data~q ;
wire \nios|cpu|d_read~q ;
wire \nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \nios|cpu|av_ld_rshift8~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \jtag_uart_0|Add1~6 ;
wire \jtag_uart_0|Add1~2 ;
wire \jtag_uart_0|Add1~18 ;
wire \jtag_uart_0|Add1~22 ;
wire \jtag_uart_0|Add1~26 ;
wire \jtag_uart_0|Add1~14 ;
wire \jtag_uart_0|Add1~9_sumout ;
wire \jtag_uart_0|fifo_rd~1_combout ;
wire \jtag_uart_0|read_0~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[6]~3_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[6]~24_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[6]~3_combout ;
wire \nios|cpu|d_writedata[9]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \nios|cpu|d_writedata[11]~feeder_combout ;
wire \nios|cpu|W_rf_wr_data[15]~9_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder_combout ;
wire \nios|cpu|d_writedata[17]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~31_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \nios|cpu|d_writedata[20]~feeder_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[17]~5_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~30_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[2]~25_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[1]~27_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[0]~28_combout ;
wire \nios|cpu|D_ctrl_shift_logical~0_combout ;
wire \nios|cpu|Equal62~0_combout ;
wire \nios|cpu|Equal62~2_combout ;
wire \nios|cpu|D_ctrl_shift_logical~1_combout ;
wire \nios|cpu|R_ctrl_shift_logical~q ;
wire \nios|cpu|Equal62~1_combout ;
wire \nios|cpu|R_ctrl_rot_right_nxt~combout ;
wire \nios|cpu|R_ctrl_rot_right~q ;
wire \nios|cpu|E_shift_rot_fill_bit~0_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[31]~30_combout ;
wire \nios|cpu|R_src2_hi[4]~12_combout ;
wire \nios|cpu|D_ctrl_logic~2_combout ;
wire \nios|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \nios|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \nios|cpu|R_src2_hi~1_combout ;
wire \nios|cpu|F_pc_no_crst_nxt[19]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \nios|cpu|d_writedata[14]~feeder_combout ;
wire \nios|cpu|W_rf_wr_data[22]~17_combout ;
wire \nios|cpu|R_src2_hi[8]~6_combout ;
wire \nios|cpu|W_rf_wr_data[26]~13_combout ;
wire \nios|cpu|R_src2_hi[11]~3_combout ;
wire \nios|cpu|R_src2_hi[12]~16_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder_combout ;
wire \nios|cpu|d_writedata[18]~feeder_combout ;
wire \nios|cpu|Equal0~12_combout ;
wire \nios|cpu|Equal62~3_combout ;
wire \nios|cpu|Equal0~2_combout ;
wire \nios|cpu|E_invert_arith_src_msb~0_combout ;
wire \nios|cpu|E_invert_arith_src_msb~1_combout ;
wire \nios|cpu|E_invert_arith_src_msb~q ;
wire \nios|cpu|R_src2_hi[15]~13_combout ;
wire \nios|cpu|R_src1[30]~31_combout ;
wire \nios|cpu|R_src1[29]~32_combout ;
wire \nios|cpu|R_src2_hi[9]~5_combout ;
wire \nios|cpu|Add0~50 ;
wire \nios|cpu|Add0~45_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[20]~8_combout ;
wire \nios|cpu|Add0~46 ;
wire \nios|cpu|Add0~17_sumout ;
wire \nios|cpu|R_src1[23]~6_combout ;
wire \nios|cpu|R_src2_hi[6]~8_combout ;
wire \nios|cpu|R_src1[22]~13_combout ;
wire \nios|cpu|R_src2_hi[5]~9_combout ;
wire \nios|cpu|R_src1[19]~16_combout ;
wire \nios|cpu|R_src2_hi[3]~11_combout ;
wire \nios|cpu|R_src2_hi[0]~7_combout ;
wire \nios|cpu|R_src1[16]~12_combout ;
wire \nios|cpu|Add0~6 ;
wire \nios|cpu|Add0~10 ;
wire \nios|cpu|Add0~13_sumout ;
wire \nios|cpu|R_src1[15]~5_combout ;
wire \nios|cpu|E_src2[13]~feeder_combout ;
wire \nios|cpu|R_src1[10]~18_combout ;
wire \nios|cpu|R_src1[9]~23_combout ;
wire \nios|cpu|E_src2[8]~feeder_combout ;
wire \nios|cpu|E_src2[5]~feeder_combout ;
wire \nios|cpu|E_src2[5]~DUPLICATE_q ;
wire \nios|cpu|R_src2_lo~0_combout ;
wire \nios|cpu|R_src2_lo[4]~1_combout ;
wire \nios|cpu|R_src1[3]~26_combout ;
wire \nios|cpu|R_src2_lo[3]~2_combout ;
wire \nios|cpu|R_src2_lo[2]~3_combout ;
wire \nios|cpu|R_src2_lo[1]~4_combout ;
wire \nios|cpu|Add2~118_cout ;
wire \nios|cpu|Add2~110 ;
wire \nios|cpu|Add2~106 ;
wire \nios|cpu|Add2~102 ;
wire \nios|cpu|Add2~98 ;
wire \nios|cpu|Add2~2 ;
wire \nios|cpu|Add2~70 ;
wire \nios|cpu|Add2~74 ;
wire \nios|cpu|Add2~78 ;
wire \nios|cpu|Add2~82 ;
wire \nios|cpu|Add2~86 ;
wire \nios|cpu|Add2~66 ;
wire \nios|cpu|Add2~90 ;
wire \nios|cpu|Add2~94 ;
wire \nios|cpu|Add2~6 ;
wire \nios|cpu|Add2~10 ;
wire \nios|cpu|Add2~14 ;
wire \nios|cpu|Add2~42 ;
wire \nios|cpu|Add2~21_sumout ;
wire \nios|cpu|Add0~42 ;
wire \nios|cpu|Add0~21_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[15]~11_combout ;
wire \nios|cpu|Add0~22 ;
wire \nios|cpu|Add0~53_sumout ;
wire \nios|cpu|R_src1[18]~15_combout ;
wire \nios|cpu|Add2~22 ;
wire \nios|cpu|Add2~54 ;
wire \nios|cpu|Add2~58 ;
wire \nios|cpu|Add2~62 ;
wire \nios|cpu|Add2~50 ;
wire \nios|cpu|Add2~46 ;
wire \nios|cpu|Add2~18 ;
wire \nios|cpu|Add2~38 ;
wire \nios|cpu|Add2~34 ;
wire \nios|cpu|Add2~30 ;
wire \nios|cpu|Add2~26 ;
wire \nios|cpu|Add2~134 ;
wire \nios|cpu|Add2~130 ;
wire \nios|cpu|Add2~126 ;
wire \nios|cpu|Add2~121_sumout ;
wire \nios|cpu|E_logic_result[31]~28_combout ;
wire \nios|cpu|E_alu_result[31]~29_combout ;
wire \nios|cpu|W_rf_wr_data[31]~27_combout ;
wire \nios|cpu|R_src2_hi[14]~14_combout ;
wire \nios|cpu|Add2~125_sumout ;
wire \nios|cpu|E_logic_result[30]~29_combout ;
wire \nios|cpu|E_alu_result[30]~30_combout ;
wire \nios|cpu|W_rf_wr_data[30]~28_combout ;
wire \nios|cpu|E_st_data[23]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \nios|cpu|d_writedata[19]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \nios|cpu|d_writedata[21]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \nios|cpu|d_writedata[22]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \nios|cpu|d_writedata[23]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \nios|cpu|F_iw[19]~42_combout ;
wire \nios|cpu|F_iw[19]~43_combout ;
wire \nios|cpu|R_src2_hi[13]~15_combout ;
wire \nios|cpu|Add2~129_sumout ;
wire \nios|cpu|E_logic_result[29]~30_combout ;
wire \nios|cpu|E_alu_result[29]~31_combout ;
wire \nios|cpu|W_rf_wr_data[29]~29_combout ;
wire \nios|cpu|R_src1[28]~33_combout ;
wire \nios|cpu|Add2~133_sumout ;
wire \nios|cpu|E_logic_result[28]~31_combout ;
wire \nios|cpu|E_alu_result[28]~32_combout ;
wire \nios|cpu|W_rf_wr_data[28]~30_combout ;
wire \nios|cpu|F_pc_sel_nxt.10~0_combout ;
wire \nios|cpu|F_pc_no_crst_nxt[25]~2_combout ;
wire \nios|cpu|Add0~34 ;
wire \nios|cpu|Add0~30 ;
wire \nios|cpu|Add0~25_sumout ;
wire \nios|cpu|R_src1[27]~8_combout ;
wire \nios|cpu|Add2~25_sumout ;
wire \nios|cpu|E_logic_result[27]~6_combout ;
wire \nios|cpu|E_alu_result[27]~7_combout ;
wire \nios|cpu|W_rf_wr_data[27]~12_combout ;
wire \nios|cpu|R_src1[25]~10_combout ;
wire \nios|cpu|E_logic_result[25]~8_combout ;
wire \nios|cpu|Add2~33_sumout ;
wire \nios|cpu|E_alu_result[25]~9_combout ;
wire \nios|cpu|W_rf_wr_data[25]~14_combout ;
wire \nios|cpu|R_src1[24]~11_combout ;
wire \nios|cpu|E_logic_result[24]~9_combout ;
wire \nios|cpu|Add2~37_sumout ;
wire \nios|cpu|E_alu_result[24]~10_combout ;
wire \nios|cpu|W_rf_wr_data[24]~15_combout ;
wire \nios|cpu|R_src2_hi[7]~0_combout ;
wire \nios|cpu|E_logic_result[23]~4_combout ;
wire \nios|cpu|Add2~17_sumout ;
wire \nios|cpu|E_alu_result[23]~5_combout ;
wire \nios|cpu|W_rf_wr_data[23]~10_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder_combout ;
wire \nios|cpu|E_st_data[30]~6_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \nios|cpu|E_st_data[31]~5_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \nios|cpu|F_iw[8]~36_combout ;
wire \nios|cpu|F_iw[8]~37_combout ;
wire \nios|cpu|R_src2_hi[2]~10_combout ;
wire \nios|cpu|Add2~53_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[16]~10_combout ;
wire \nios|cpu|Add0~54 ;
wire \nios|cpu|Add0~57_sumout ;
wire \nios|cpu|Add2~57_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[17]~5_combout ;
wire \nios|cpu|Add0~58 ;
wire \nios|cpu|Add0~61_sumout ;
wire \nios|cpu|Add2~61_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[18]~6_combout ;
wire \nios|cpu|Add0~62 ;
wire \nios|cpu|Add0~49_sumout ;
wire \nios|cpu|R_src1[21]~14_combout ;
wire \nios|cpu|Add2~49_sumout ;
wire \nios|cpu|E_logic_result[21]~12_combout ;
wire \nios|cpu|E_alu_result[21]~13_combout ;
wire \nios|cpu|W_rf_wr_data[21]~18_combout ;
wire \nios|cpu|R_src1[20]~17_combout ;
wire \nios|cpu|E_logic_result[20]~15_combout ;
wire \nios|cpu|E_shift_rot_result[20]~DUPLICATE_q ;
wire \nios|cpu|E_alu_result[20]~16_combout ;
wire \nios|cpu|av_ld_byte2_data[4]~DUPLICATE_q ;
wire \nios|cpu|W_rf_wr_data[20]~21_combout ;
wire \nios|cpu|R_src1[31]~30_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[30]~31_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[29]~29_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[28]~26_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[27]~6_combout ;
wire \nios|cpu|E_shift_rot_result[25]~DUPLICATE_q ;
wire \nios|cpu|E_shift_rot_result_nxt[26]~7_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[25]~8_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[24]~9_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[23]~4_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[22]~11_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[21]~12_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[20]~15_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[19]~14_combout ;
wire \nios|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \nios|cpu|E_logic_result[19]~14_combout ;
wire \nios|cpu|E_alu_result[19]~15_combout ;
wire \nios|cpu|W_rf_wr_data[19]~20_combout ;
wire \nios|cpu|E_st_data[29]~7_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ;
wire \nios|cpu|F_iw[31]~55_combout ;
wire \nios|cpu|F_iw[31]~56_combout ;
wire \nios|cpu|R_src1[17]~7_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[18]~13_combout ;
wire \nios|cpu|E_logic_result[18]~13_combout ;
wire \nios|cpu|E_alu_result[18]~14_combout ;
wire \nios|cpu|W_rf_wr_data[18]~19_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout ;
wire \nios|cpu|F_iw[7]~53_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13_combout ;
wire \nios|cpu|F_iw[7]~52_combout ;
wire \nios|cpu|F_iw[7]~54_combout ;
wire \nios|cpu|R_src2_hi[1]~2_combout ;
wire \nios|cpu|E_logic_result[17]~5_combout ;
wire \nios|cpu|E_alu_result[17]~6_combout ;
wire \nios|cpu|W_rf_wr_data[17]~11_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \jtag_uart_0|Add1~5_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[0]~2_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[0]~28_combout ;
wire \nios|cpu|Add2~41_sumout ;
wire \nios|cpu|E_logic_result[16]~10_combout ;
wire \nios|cpu|E_alu_result[16]~11_combout ;
wire \nios|cpu|W_rf_wr_data[16]~16_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder_combout ;
wire \jtag_uart_0|woverflow~0_combout ;
wire \jtag_uart_0|woverflow~q ;
wire \nios|cpu|av_ld_byte1_data_nxt[6]~11_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[6]~37_combout ;
wire \nios|cpu|av_ld_byte0_data[0]~0_combout ;
wire \nios|cpu|av_ld_byte1_data_en~0_combout ;
wire \nios|cpu|E_logic_result[14]~2_combout ;
wire \nios|cpu|E_alu_result[14]~3_combout ;
wire \nios|cpu|W_rf_wr_data[14]~8_combout ;
wire \nios|cpu|E_st_data[28]~8_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \jtag_uart_0|Add1~13_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[5]~4_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[5]~20_combout ;
wire \nios|cpu|av_ld_byte2_data[5]~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[5]~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[5]~10_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[5]~41_combout ;
wire \nios|cpu|W_alu_result[13]~DUPLICATE_q ;
wire \nios|cpu|W_rf_wr_data[13]~7_combout ;
wire \nios|cpu|E_st_data[27]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[7]~0_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[7]~36_combout ;
wire \jtag_uart_0|rvalid~1_combout ;
wire \jtag_uart_0|rvalid~q ;
wire \nios|cpu|av_ld_byte1_data_nxt[7]~12_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[7]~33_combout ;
wire \nios|cpu|D_ctrl_ld_signed~0_combout ;
wire \nios|cpu|R_ctrl_ld_signed~q ;
wire \nios|cpu|av_fill_bit~0_combout ;
wire \jtag_uart_0|Add1~25_sumout ;
wire \nios|cpu|av_ld_byte2_data_nxt[4]~7_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[4]~8_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[4]~16_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[4]~1_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[4]~17_combout ;
wire \nios|cpu|W_rf_wr_data[12]~26_combout ;
wire \nios|cpu|E_st_data[26]~3_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ;
wire \jtag_uart_0|Add1~21_sumout ;
wire \nios|cpu|av_ld_byte2_data_nxt[3]~6_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[3]~12_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[3]~15_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[3]~21_combout ;
wire \nios|cpu|W_rf_wr_data[11]~25_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13_combout ;
wire \jtag_uart_0|Add1~17_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[2]~5_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[2]~16_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[2]~6_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ;
wire \jtag_uart_0|ien_AE~0_combout ;
wire \jtag_uart_0|ac~0_combout ;
wire \jtag_uart_0|ac~q ;
wire \nios|cpu|av_ld_byte1_data_nxt[2]~13_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[2]~29_combout ;
wire \nios|cpu|W_rf_wr_data[10]~22_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ;
wire \jtag_uart_0|Add1~1_sumout ;
wire \nios|cpu|av_ld_byte2_data_nxt[1]~1_combout ;
wire \nios|cpu|av_ld_byte2_data_nxt[1]~32_combout ;
wire \jtag_uart_0|ien_AE~feeder_combout ;
wire \jtag_uart_0|ien_AE~q ;
wire \jtag_uart_0|LessThan0~0_combout ;
wire \jtag_uart_0|LessThan0~1_combout ;
wire \jtag_uart_0|fifo_AE~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[1]~14_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[1]~25_combout ;
wire \nios|cpu|W_rf_wr_data[9]~24_combout ;
wire \nios|cpu|E_st_data[25]~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \nios|cpu|F_iw[30]~57_combout ;
wire \nios|cpu|F_iw[30]~58_combout ;
wire \nios|cpu|R_src1[0]~29_combout ;
wire \nios|cpu|E_logic_result[0]~27_combout ;
wire \nios|cpu|E_shift_rot_result[0]~DUPLICATE_q ;
wire \nios|cpu|E_alu_result[0]~27_combout ;
wire \nios|cpu|LessThan0~0_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ;
wire \jtag_uart_0|ien_AF~feeder_combout ;
wire \jtag_uart_0|ien_AF~q ;
wire \jtag_uart_0|pause_irq~0_combout ;
wire \jtag_uart_0|pause_irq~q ;
wire \jtag_uart_0|Add0~21_sumout ;
wire \jtag_uart_0|Add0~22 ;
wire \jtag_uart_0|Add0~26 ;
wire \jtag_uart_0|Add0~17_sumout ;
wire \jtag_uart_0|Add0~25_sumout ;
wire \jtag_uart_0|LessThan1~0_combout ;
wire \jtag_uart_0|Add0~18 ;
wire \jtag_uart_0|Add0~1_sumout ;
wire \jtag_uart_0|Add0~2 ;
wire \jtag_uart_0|Add0~6 ;
wire \jtag_uart_0|Add0~9_sumout ;
wire \jtag_uart_0|Add0~10 ;
wire \jtag_uart_0|Add0~13_sumout ;
wire \jtag_uart_0|Add0~5_sumout ;
wire \jtag_uart_0|LessThan1~1_combout ;
wire \jtag_uart_0|fifo_AF~q ;
wire \jtag_uart_0|av_readdata[8]~0_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[0]~8_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[0]~45_combout ;
wire \nios|cpu|W_rf_wr_data[8]~23_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE_q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|r_val~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|fifo_wr~0_combout ;
wire \jtag_uart_0|fifo_wr~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~18_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~19_combout ;
wire \nios|cpu|W_rf_wr_data[7]~6_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~32_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31_combout ;
wire \nios|cpu|F_iw[29]~59_combout ;
wire \nios|cpu|F_iw[29]~60_combout ;
wire \nios|cpu|R_src1[12]~25_combout ;
wire \nios|cpu|Add2~93_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[10]~14_combout ;
wire \nios|cpu|Add0~94 ;
wire \nios|cpu|Add0~5_sumout ;
wire \nios|cpu|R_src1[13]~3_combout ;
wire \nios|cpu|E_logic_result[13]~1_combout ;
wire \nios|cpu|Add2~5_sumout ;
wire \nios|cpu|E_alu_result[13]~2_combout ;
wire \mm_interconnect_0|router|Equal3~0_combout ;
wire \mm_interconnect_0|router|Equal3~1_combout ;
wire \mm_interconnect_0|router|Equal3~2_combout ;
wire \leds|always0~2_combout ;
wire \leds|always0~3_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~16_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~17_combout ;
wire \nios|cpu|W_rf_wr_data[6]~5_combout ;
wire \nios|cpu|d_writedata[3]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~14_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~15_combout ;
wire \nios|cpu|av_ld_byte1_data[5]~DUPLICATE_q ;
wire \nios|cpu|W_rf_wr_data[5]~4_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~12_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~13_combout ;
wire \nios|cpu|W_rf_wr_data[4]~3_combout ;
wire \nios|cpu|d_writedata[1]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \nios|cpu|F_iw[17]~40_combout ;
wire \nios|cpu|F_iw[17]~41_combout ;
wire \nios|cpu|E_src2[11]~feeder_combout ;
wire \nios|cpu|Add2~89_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[9]~16_combout ;
wire \nios|cpu|Add0~89_sumout ;
wire \nios|cpu|R_src1[11]~24_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[10]~16_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[9]~21_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[8]~20_combout ;
wire \nios|cpu|E_logic_result[8]~20_combout ;
wire \nios|cpu|E_alu_result[8]~21_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \nios|cpu|F_iw[6]~64_combout ;
wire \nios|cpu|F_iw[6]~65_combout ;
wire \nios|cpu|R_src2_lo[0]~5_combout ;
wire \nios|cpu|Add2~109_sumout ;
wire \nios|cpu|E_mem_byte_en[2]~2_combout ;
wire \nios|cpu|F_iw[20]~44_combout ;
wire \nios|cpu|F_iw[20]~45_combout ;
wire \nios|cpu|E_src2[14]~feeder_combout ;
wire \nios|cpu|Add2~9_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[12]~0_combout ;
wire \nios|cpu|Add0~9_sumout ;
wire \nios|cpu|R_src1[14]~4_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[13]~1_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[12]~23_combout ;
wire \nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \nios|cpu|E_shift_rot_result_nxt[11]~22_combout ;
wire \nios|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \nios|cpu|E_logic_result[11]~22_combout ;
wire \nios|cpu|E_alu_result[11]~23_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~10_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~11_combout ;
wire \nios|cpu|W_rf_wr_data[3]~2_combout ;
wire \nios|cpu|d_writedata[2]~feeder_combout ;
wire \nios|cpu|d_writedata[2]~DUPLICATE_q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~8_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4_combout ;
wire \nios|cpu|F_iw[2]~19_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~9_combout ;
wire \nios|cpu|W_rf_wr_data[2]~1_combout ;
wire \nios|cpu|Add2~65_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[8]~25_combout ;
wire \nios|cpu|F_iw[28]~61_combout ;
wire \nios|cpu|F_iw[28]~62_combout ;
wire \nios|cpu|R_src1[1]~28_combout ;
wire \nios|cpu|Add2~105_sumout ;
wire \nios|cpu|E_logic_result[1]~26_combout ;
wire \nios|cpu|E_alu_result[1]~28_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~7_combout ;
wire \nios|cpu|W_rf_wr_data[1]~0_combout ;
wire \nios|cpu|Add2~85_sumout ;
wire \nios|cpu|E_logic_result[9]~21_combout ;
wire \nios|cpu|E_alu_result[9]~22_combout ;
wire \nios|cpu|F_iw[27]~50_combout ;
wire \nios|cpu|F_iw[27]~51_combout ;
wire \nios|cpu|R_src1[8]~22_combout ;
wire \nios|cpu|Add2~81_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[6]~23_combout ;
wire \nios|cpu|F_iw[26]~9_combout ;
wire \nios|cpu|F_iw[26]~10_combout ;
wire \nios|cpu|Add2~77_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[5]~22_combout ;
wire \nios|cpu|Add0~77_sumout ;
wire \nios|cpu|R_src1[7]~21_combout ;
wire \nios|cpu|E_logic_result[7]~19_combout ;
wire \nios|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \nios|cpu|E_alu_result[7]~20_combout ;
wire \nios|cpu|F_iw[23]~3_combout ;
wire \nios|cpu|F_iw[23]~4_combout ;
wire \nios|cpu|E_logic_result[6]~18_combout ;
wire \nios|cpu|E_alu_result[6]~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17_combout ;
wire \nios|cpu|F_iw[10]~38_combout ;
wire \nios|cpu|F_iw[10]~39_combout ;
wire \nios|cpu|R_src1[6]~20_combout ;
wire \nios|cpu|Add2~73_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[4]~21_combout ;
wire \nios|cpu|F_iw[25]~7_combout ;
wire \nios|cpu|F_iw[25]~8_combout ;
wire \nios|cpu|D_dst_regnum[3]~6_combout ;
wire \nios|cpu|D_dst_regnum[3]~7_combout ;
wire \nios|cpu|E_st_data[24]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \nios|cpu|F_iw[24]~5_combout ;
wire \nios|cpu|F_iw[24]~6_combout ;
wire \nios|cpu|D_dst_regnum[2]~2_combout ;
wire \nios|cpu|D_dst_regnum[2]~3_combout ;
wire \nios|cpu|R_src1[5]~19_combout ;
wire \nios|cpu|Add2~69_sumout ;
wire \nios|cpu|E_logic_result[5]~17_combout ;
wire \nios|cpu|E_alu_result[5]~18_combout ;
wire \nios|cpu|F_iw[18]~46_combout ;
wire \nios|cpu|F_iw[18]~47_combout ;
wire \nios|cpu|D_dst_regnum[1]~0_combout ;
wire \nios|cpu|D_dst_regnum[1]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \nios|cpu|F_iw[22]~1_combout ;
wire \nios|cpu|F_iw[22]~2_combout ;
wire \nios|cpu|D_dst_regnum[0]~8_combout ;
wire \nios|cpu|D_dst_regnum[0]~9_combout ;
wire \nios|cpu|Add0~29_sumout ;
wire \nios|cpu|R_src1[26]~9_combout ;
wire \nios|cpu|E_logic_result[26]~7_combout ;
wire \nios|cpu|E_alu_result[26]~8_combout ;
wire \mm_interconnect_0|router|Equal1~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|WideOr0~2_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ;
wire \sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \mm_interconnect_0|cmd_demux|src4_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \nios|cpu|E_st_stall~combout ;
wire \nios|cpu|d_write~DUPLICATE_q ;
wire \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ;
wire \nios|cpu|E_valid_from_R~0_combout ;
wire \nios|cpu|E_valid_from_R~q ;
wire \nios|cpu|D_ctrl_jmp_direct~0_combout ;
wire \nios|cpu|R_ctrl_jmp_direct~q ;
wire \nios|cpu|R_src1~1_combout ;
wire \nios|cpu|R_src1[4]~2_combout ;
wire \nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ;
wire \nios|cpu|E_shift_rot_result_nxt[3]~24_combout ;
wire \nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \nios|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \nios|cpu|Add2~1_sumout ;
wire \nios|cpu|E_logic_result[4]~0_combout ;
wire \nios|cpu|E_alu_result[4]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \nios|cpu|Equal133~0_combout ;
wire \nios|cpu|Equal62~17_combout ;
wire \nios|cpu|D_op_wrctl~combout ;
wire \nios|cpu|R_ctrl_wrctl_inst~q ;
wire \nios|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \nios|cpu|W_estatus_reg~q ;
wire \nios|cpu|Equal132~0_combout ;
wire \nios|cpu|W_ienable_reg[0]~0_combout ;
wire \nios|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \nios|cpu|E_control_rd_data[0]~0_combout ;
wire \nios|cpu|W_bstatus_reg~DUPLICATE_q ;
wire \nios|cpu|E_control_rd_data[0]~1_combout ;
wire \nios|cpu|E_control_rd_data[0]~2_combout ;
wire \nios|cpu|Add2~122 ;
wire \nios|cpu|Add2~113_sumout ;
wire \nios|cpu|D_logic_op_raw[0]~1_combout ;
wire \nios|cpu|Equal127~0_combout ;
wire \nios|cpu|Equal127~9_combout ;
wire \nios|cpu|Equal127~2_combout ;
wire \nios|cpu|Equal127~10_combout ;
wire \nios|cpu|Equal127~8_combout ;
wire \nios|cpu|E_logic_result[10]~16_combout ;
wire \nios|cpu|Equal127~11_combout ;
wire \nios|cpu|Equal127~3_combout ;
wire \nios|cpu|Equal127~4_combout ;
wire \nios|cpu|Equal127~5_combout ;
wire \nios|cpu|Equal127~6_combout ;
wire \nios|cpu|Equal127~7_combout ;
wire \nios|cpu|Equal127~12_combout ;
wire \nios|cpu|E_logic_result[3]~24_combout ;
wire \nios|cpu|Equal127~1_combout ;
wire \nios|cpu|E_cmp_result~0_combout ;
wire \nios|cpu|W_cmp_result~q ;
wire \nios|cpu|W_rf_wr_data[0]~31_combout ;
wire \nios|cpu|R_src1[2]~27_combout ;
wire \nios|cpu|Add2~101_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[0]~17_combout ;
wire \nios|cpu|Add0~102 ;
wire \nios|cpu|Add0~97_sumout ;
wire \nios|cpu|Add2~97_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[1]~18_combout ;
wire \nios|cpu|Add0~98 ;
wire \nios|cpu|Add0~1_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[2]~19_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \nios|cpu|F_iw[0]~11_combout ;
wire \nios|cpu|F_iw[0]~12_combout ;
wire \nios|cpu|D_ctrl_alu_subtract~2_combout ;
wire \nios|cpu|D_logic_op[0]~1_combout ;
wire \nios|cpu|E_logic_result[2]~25_combout ;
wire \nios|cpu|E_alu_result[2]~26_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~6 ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \nios|cpu|F_iw[15]~30_combout ;
wire \nios|cpu|F_iw[15]~31_combout ;
wire \nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \nios|cpu|D_dst_regnum[4]~4_combout ;
wire \nios|cpu|D_dst_regnum[4]~5_combout ;
wire \nios|cpu|D_wr_dst_reg~0_combout ;
wire \nios|cpu|D_wr_dst_reg~combout ;
wire \nios|cpu|R_wr_dst_reg~q ;
wire \nios|cpu|W_rf_wren~combout ;
wire \nios|cpu|d_writedata[8]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \nios|cpu|F_iw[11]~22_combout ;
wire \nios|cpu|F_iw[11]~23_combout ;
wire \nios|cpu|D_ctrl_shift_rot~0_combout ;
wire \nios|cpu|D_ctrl_shift_rot~1_combout ;
wire \nios|cpu|R_ctrl_shift_rot~q ;
wire \nios|cpu|E_shift_rot_result[10]~DUPLICATE_q ;
wire \nios|cpu|E_alu_result[10]~17_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \nios|cpu|F_iw[12]~24_combout ;
wire \nios|cpu|F_iw[12]~25_combout ;
wire \nios|cpu|D_ctrl_logic~0_combout ;
wire \nios|cpu|D_ctrl_logic~1_combout ;
wire \nios|cpu|R_ctrl_logic~q ;
wire \nios|cpu|E_alu_result[3]~25_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder_combout ;
wire \nios|cpu|F_iw[5]~34_combout ;
wire \nios|cpu|F_iw[5]~35_combout ;
wire \nios|cpu|D_ctrl_hi_imm16~0_combout ;
wire \nios|cpu|R_ctrl_hi_imm16~q ;
wire \nios|cpu|R_src2_hi[10]~4_combout ;
wire \nios|cpu|Add2~29_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[24]~4_combout ;
wire \mm_interconnect_0|router_001|Equal1~1_combout ;
wire \mm_interconnect_0|router_001|Equal2~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_valid~0_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ;
wire \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \nios|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \nios|cpu|D_ctrl_mem32~0_combout ;
wire \nios|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \nios|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \nios|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \nios|cpu|Add3~3_combout ;
wire \nios|cpu|Add3~2_combout ;
wire \nios|cpu|Add3~1_combout ;
wire \nios|cpu|E_shift_rot_done~0_combout ;
wire \nios|cpu|Add3~0_combout ;
wire \nios|cpu|E_stall~0_combout ;
wire \nios|cpu|av_ld_waiting_for_data~q ;
wire \nios|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \nios|cpu|E_stall~1_combout ;
wire \nios|cpu|W_valid~0_combout ;
wire \nios|cpu|W_valid~q ;
wire \nios|cpu|i_read_nxt~0_combout ;
wire \nios|cpu|i_read~q ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ;
wire \nios|cpu|F_valid~0_combout ;
wire \nios|cpu|D_iw[4]~DUPLICATE_q ;
wire \nios|cpu|D_ctrl_ld~0_combout ;
wire \nios|cpu|R_ctrl_ld~q ;
wire \nios|cpu|d_read_nxt~combout ;
wire \nios|cpu|d_read~DUPLICATE_q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_valid~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ;
wire \mm_interconnect_0|sdram_s1_agent|comb~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~q ;
wire \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ;
wire \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ;
wire \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~6_combout ;
wire \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ;
wire \mm_interconnect_0|nios_data_master_translator|write_accepted~q ;
wire \leds|always0~0_combout ;
wire \onchip|wren~0_combout ;
wire \nios|cpu|F_iw[21]~48_combout ;
wire \nios|cpu|F_iw[21]~49_combout ;
wire \nios|cpu|E_src2[15]~feeder_combout ;
wire \nios|cpu|Add2~13_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[13]~13_combout ;
wire \nios|cpu|Add0~14 ;
wire \nios|cpu|Add0~41_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[14]~12_combout ;
wire \mm_interconnect_0|router_001|Equal1~2_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_valid~0_combout ;
wire \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \nios|cpu|F_iw[13]~26_combout ;
wire \nios|cpu|F_iw[13]~27_combout ;
wire \nios|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \nios|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \nios|cpu|R_ctrl_shift_rot_right~q ;
wire \nios|cpu|E_shift_rot_result_nxt[16]~10_combout ;
wire \nios|cpu|E_shift_rot_result_nxt[15]~3_combout ;
wire \nios|cpu|E_logic_result[15]~3_combout ;
wire \nios|cpu|E_alu_result[15]~4_combout ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|router|Equal2~0_combout ;
wire \mm_interconnect_0|cmd_demux|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE_q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \nios|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \nios|cpu|wait_for_one_post_bret_inst~q ;
wire \nios|cpu|hbreak_pending_nxt~0_combout ;
wire \nios|cpu|hbreak_pending~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q ;
wire \nios|cpu|hbreak_req~0_combout ;
wire \nios|cpu|D_iw[15]~0_combout ;
wire \nios|cpu|F_iw[16]~32_combout ;
wire \nios|cpu|F_iw[16]~33_combout ;
wire \nios|cpu|D_ctrl_exception~1_combout ;
wire \nios|cpu|D_ctrl_exception~0_combout ;
wire \nios|cpu|R_ctrl_exception~q ;
wire \nios|cpu|F_pc_sel_nxt.01~0_combout ;
wire \nios|cpu|F_pc_no_crst_nxt[21]~9_combout ;
wire \nios|cpu|Add0~18 ;
wire \nios|cpu|Add0~37_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[22]~3_combout ;
wire \nios|cpu|Add0~38 ;
wire \nios|cpu|Add0~33_sumout ;
wire \nios|cpu|F_pc_no_crst_nxt[23]~1_combout ;
wire \mm_interconnect_0|router_001|Equal1~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|router_001|Equal2~1_combout ;
wire \mm_interconnect_0|router_001|Equal1~4_combout ;
wire \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ;
wire \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ;
wire \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ;
wire \mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~3_combout ;
wire \nios|cpu|F_iw[4]~15_combout ;
wire \nios|cpu|F_iw[4]~16_combout ;
wire \nios|cpu|D_ctrl_mem16~1_combout ;
wire \nios|cpu|E_mem_byte_en[3]~3_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~4_combout ;
wire \nios|cpu|F_iw[3]~17_combout ;
wire \nios|cpu|F_iw[3]~18_combout ;
wire \nios|cpu|D_iw[3]~DUPLICATE_q ;
wire \nios|cpu|D_ctrl_mem8~0_combout ;
wire \nios|cpu|D_ctrl_mem8~1_combout ;
wire \nios|cpu|E_mem_byte_en~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|m0_write~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|wr_address~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|wr_address~q ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout ;
wire \sdram|Selector30~0_combout ;
wire \sdram|Selector25~0_combout ;
wire \sdram|m_state.000000010~q ;
wire \sdram|init_done~DUPLICATE_q ;
wire \sdram|Selector34~0_combout ;
wire \sdram|WideOr8~0_combout ;
wire \sdram|Selector26~0_combout ;
wire \sdram|m_state.000000100~q ;
wire \sdram|Selector36~2_combout ;
wire \sdram|Selector30~1_combout ;
wire \sdram|Selector38~0_combout ;
wire \sdram|Selector36~3_combout ;
wire \sdram|m_next.010000000~q ;
wire \sdram|Selector24~0_combout ;
wire \sdram|Selector31~0_combout ;
wire \sdram|m_state.010000000~q ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18_combout ;
wire \sdram|active_rnw~0_combout ;
wire \sdram|active_rnw~1_combout ;
wire \sdram|m_state.100000000~q ;
wire \sdram|active_rnw~2_combout ;
wire \sdram|Equal3~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24_combout ;
wire \sdram|pending~5_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23_combout ;
wire \sdram|pending~6_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27_combout ;
wire \sdram|Equal3~2_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26_combout ;
wire \sdram|Equal3~1_combout ;
wire \sdram|pending~2_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0_combout ;
wire \sdram|pending~7_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20_combout ;
wire \sdram|pending~8_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19_combout ;
wire \sdram|pending~0_combout ;
wire \sdram|m_next~17_combout ;
wire \sdram|Selector34~2_combout ;
wire \sdram|active_rnw~q ;
wire \sdram|Selector34~1_combout ;
wire \sdram|m_next.000001000~q ;
wire \sdram|Selector27~0_combout ;
wire \sdram|Selector27~1_combout ;
wire \sdram|Selector27~2_combout ;
wire \sdram|Selector27~12_combout ;
wire \sdram|m_state.000001000~q ;
wire \sdram|WideOr9~0_combout ;
wire \sdram|Selector24~2_combout ;
wire \sdram|Selector24~1_combout ;
wire \sdram|Selector24~3_combout ;
wire \sdram|Selector33~0_combout ;
wire \sdram|Selector33~1_combout ;
wire \sdram|Selector33~2_combout ;
wire \sdram|Selector33~3_combout ;
wire \sdram|m_next.000000001~q ;
wire \sdram|Selector24~4_combout ;
wire \sdram|m_state.000000001~q ;
wire \sdram|Selector23~0_combout ;
wire \sdram|ack_refresh_request~q ;
wire \sdram|refresh_request~0_combout ;
wire \sdram|refresh_request~q ;
wire \sdram|Selector41~1_combout ;
wire \sdram|f_pop~q ;
wire \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ;
wire \sdram|Selector32~0_combout ;
wire \sdram|m_state.100000000~DUPLICATE_q ;
wire \sdram|Selector36~0_combout ;
wire \sdram|Selector36~1_combout ;
wire \sdram|Selector38~1_combout ;
wire \sdram|Selector39~2_combout ;
wire \sdram|Selector39~3_combout ;
wire \sdram|Selector39~0_combout ;
wire \sdram|Selector39~1_combout ;
wire \sdram|Selector39~4_combout ;
wire \sdram|Selector38~2_combout ;
wire \sdram|Selector38~3_combout ;
wire \sdram|Selector38~4_combout ;
wire \sdram|Selector29~0_combout ;
wire \sdram|m_state.000100000~q ;
wire \sdram|Selector30~2_combout ;
wire \sdram|m_state.001000000~q ;
wire \sdram|Selector3~0_combout ;
wire \sdram|always5~0_combout ;
wire \sdram|Selector22~0_combout ;
wire \sdram|m_cmd[0]~_Duplicate_1_q ;
wire \sdram|Selector1~0_combout ;
wire \sdram|Selector20~0_combout ;
wire \sdram|m_cmd[2]~_Duplicate_1_q ;
wire \sdram|Selector2~0_combout ;
wire \sdram|Selector21~0_combout ;
wire \sdram|m_cmd[1]~_Duplicate_1_q ;
wire \sdram|Equal4~0_combout ;
wire \sdram|za_valid~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q ;
wire \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ;
wire \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15_combout ;
wire \nios|cpu|av_ld_byte1_data_nxt[1]~7_combout ;
wire \nios|cpu|F_iw[9]~66_combout ;
wire \nios|cpu|F_iw[9]~67_combout ;
wire \nios|cpu|Equal134~0_combout ;
wire \nios|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \nios|cpu|W_bstatus_reg~q ;
wire \nios|cpu|D_op_eret~combout ;
wire \nios|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \nios|cpu|D_op_bret~combout ;
wire \nios|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \nios|cpu|W_status_reg_pie~q ;
wire \nios|cpu|intr_req~combout ;
wire \nios|cpu|F_iw[2]~20_combout ;
wire \nios|cpu|F_iw[2]~21_combout ;
wire \nios|cpu|D_ctrl_alu_subtract~0_combout ;
wire \nios|cpu|D_ctrl_alu_subtract~1_combout ;
wire \nios|cpu|E_alu_sub~0_combout ;
wire \nios|cpu|E_alu_sub~q ;
wire \nios|cpu|Add2~45_sumout ;
wire \nios|cpu|E_logic_result[22]~11_combout ;
wire \nios|cpu|E_alu_result[22]~12_combout ;
wire \mm_interconnect_0|router|Equal1~2_combout ;
wire \mm_interconnect_0|router|Equal2~1_combout ;
wire \mm_interconnect_0|cmd_demux|src4_valid~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5_sumout ;
wire \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~6 ;
wire \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1_sumout ;
wire \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ;
wire \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ;
wire \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ;
wire \nios|cpu|F_iw[14]~28_combout ;
wire \nios|cpu|F_iw[14]~29_combout ;
wire \nios|cpu|D_ctrl_break~0_combout ;
wire \nios|cpu|R_ctrl_break~q ;
wire \nios|cpu|hbreak_enabled~0_combout ;
wire \nios|cpu|hbreak_enabled~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest~q ;
wire \rst_controller|merged_reset~0_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ;
wire \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \nios|cpu|F_iw[1]~13_combout ;
wire \nios|cpu|F_iw[1]~14_combout ;
wire \nios|cpu|Equal0~0_combout ;
wire \nios|cpu|Equal62~12_combout ;
wire \nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \nios|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \nios|cpu|Equal0~3_combout ;
wire \nios|cpu|R_ctrl_br_uncond~q ;
wire \nios|cpu|F_pc_sel_nxt~0_combout ;
wire \nios|cpu|F_pc_sel_nxt.10~1_combout ;
wire \nios|cpu|F_pc_no_crst_nxt[11]~15_combout ;
wire \mm_interconnect_0|router_001|Equal1~3_combout ;
wire \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ;
wire \mm_interconnect_0|sdram_s1_agent|cp_ready~combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ;
wire \nios|cpu|W_alu_result[12]~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_address~q ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16_combout ;
wire \sdram|pending~4_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout ;
wire \sdram|pending~3_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ;
wire \sdram|active_cs_n~0_combout ;
wire \sdram|active_cs_n~q ;
wire \sdram|pending~1_combout ;
wire \sdram|pending~9_combout ;
wire \sdram|Selector41~0_combout ;
wire \sdram|Selector27~3_combout ;
wire \sdram|Selector27~4_combout ;
wire \sdram|Selector27~6_combout ;
wire \sdram|Selector27~7_combout ;
wire \sdram|Selector27~5_combout ;
wire \sdram|Selector27~8_combout ;
wire \sdram|Selector27~9_combout ;
wire \sdram|Selector27~10_combout ;
wire \sdram|Selector27~11_combout ;
wire \sdram|Selector35~0_combout ;
wire \sdram|m_next.000010000~q ;
wire \sdram|Selector28~0_combout ;
wire \sdram|m_state.000010000~q ;
wire \sdram|WideOr17~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ;
wire \sdram|m_data[6]~0_combout ;
wire \sdram|m_data[0]~_Duplicate_1_q ;
wire \sdram|Selector116~0_combout ;
wire \sdram|oe~q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~1_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout ;
wire \sdram|m_data[1]~_Duplicate_1_q ;
wire \sdram|Selector115~0_combout ;
wire \sdram|oe~_Duplicate_1_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~2_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout ;
wire \sdram|m_data[2]~_Duplicate_1_q ;
wire \sdram|Selector114~0_combout ;
wire \sdram|oe~_Duplicate_2_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~3_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout ;
wire \sdram|m_data[3]~_Duplicate_1_q ;
wire \sdram|Selector113~0_combout ;
wire \sdram|oe~_Duplicate_3_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~4_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout ;
wire \sdram|m_data[4]~_Duplicate_1_q ;
wire \sdram|Selector112~0_combout ;
wire \sdram|oe~_Duplicate_4_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~5_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout ;
wire \sdram|m_data[5]~_Duplicate_1_q ;
wire \sdram|Selector111~0_combout ;
wire \sdram|oe~_Duplicate_5_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~6_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout ;
wire \sdram|m_data[6]~_Duplicate_1_q ;
wire \sdram|Selector110~0_combout ;
wire \sdram|oe~_Duplicate_6_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~7_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout ;
wire \sdram|m_data[7]~_Duplicate_1_q ;
wire \sdram|Selector109~0_combout ;
wire \sdram|oe~_Duplicate_7_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~8_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout ;
wire \sdram|m_data[8]~_Duplicate_1_q ;
wire \sdram|Selector108~0_combout ;
wire \sdram|oe~_Duplicate_8_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~9_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout ;
wire \sdram|m_data[9]~_Duplicate_1_q ;
wire \sdram|Selector107~0_combout ;
wire \sdram|oe~_Duplicate_9_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~10_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout ;
wire \sdram|m_data[10]~_Duplicate_1_q ;
wire \sdram|Selector106~0_combout ;
wire \sdram|oe~_Duplicate_10_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~11_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout ;
wire \sdram|m_data[11]~_Duplicate_1_q ;
wire \sdram|Selector105~0_combout ;
wire \sdram|oe~_Duplicate_11_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~12_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout ;
wire \sdram|m_data[12]~_Duplicate_1_q ;
wire \sdram|Selector104~0_combout ;
wire \sdram|oe~_Duplicate_12_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~13_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout ;
wire \sdram|m_data[13]~_Duplicate_1_q ;
wire \sdram|Selector103~0_combout ;
wire \sdram|oe~_Duplicate_13_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~14_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout ;
wire \sdram|m_data[14]~_Duplicate_1_q ;
wire \sdram|Selector102~0_combout ;
wire \sdram|oe~_Duplicate_14_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~15_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout ;
wire \sdram|m_data[15]~_Duplicate_1_q ;
wire \sdram|Selector101~0_combout ;
wire \sdram|oe~_Duplicate_15_q ;
wire \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ;
wire \sdram|m_addr[7]~0_combout ;
wire \sdram|active_addr[11]~DUPLICATE_q ;
wire \sdram|Selector98~0_combout ;
wire \sdram|m_addr[7]~1_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ;
wire \sdram|i_addr[12]~DUPLICATE_q ;
wire \sdram|Selector97~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ;
wire \sdram|Selector96~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout ;
wire \sdram|Selector95~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout ;
wire \sdram|Selector94~0_combout ;
wire \sdram|Selector94~1_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout ;
wire \sdram|Selector93~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout ;
wire \sdram|Selector92~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout ;
wire \sdram|Selector91~0_combout ;
wire \sdram|active_addr[19]~DUPLICATE_q ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ;
wire \sdram|Selector90~0_combout ;
wire \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ;
wire \sdram|Selector89~0_combout ;
wire \sdram|Selector88~0_combout ;
wire \sdram|Selector87~0_combout ;
wire \sdram|Selector86~0_combout ;
wire \sdram|m_dqm[0]~0_combout ;
wire \sdram|Selector100~0_combout ;
wire \sdram|WideOr16~0_combout ;
wire \sdram|Selector99~0_combout ;
wire \sdram|Selector0~0_combout ;
wire \sdram|Selector19~0_combout ;
wire \sdram|Selector19~1_combout ;
wire \sdram|comb~0_combout ;
wire \sdram|comb~1_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout ;
wire \sdram|Selector118~0_combout ;
wire \sdram|comb~2_combout ;
wire \sdram|comb~3_combout ;
wire \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout ;
wire \sdram|Selector117~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \sdram|m_data ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] \sdram|rd_valid ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \sdram|za_data ;
wire [0:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [103:0] \mm_interconnect_0|rsp_mux|src_data ;
wire [0:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [1:0] \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used ;
wire [43:0] \sdram|the_multicore_sdram_input_efifo_module|entry_0 ;
wire [31:0] \jtag_uart_0|av_readdata ;
wire [43:0] \sdram|the_multicore_sdram_input_efifo_module|entry_1 ;
wire [24:0] \sdram|active_addr ;
wire [1:0] \mm_interconnect_0|leds_s1_translator|wait_latency_counter ;
wire [1:0] \sdram|m_dqm ;
wire [3:0] \sdram|m_cmd ;
wire [1:0] \sdram|m_bank ;
wire [7:0] \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [7:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \nios|cpu|E_shift_rot_result ;
wire [0:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [1:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [27:0] \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [17:0] \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload ;
wire [3:0] \sdram|i_cmd ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [12:0] \sdram|m_addr ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg ;
wire [31:0] \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \nios|cpu|d_writedata ;
wire [37:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr ;
wire [15:0] \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg ;
wire [5:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [103:0] \mm_interconnect_0|cmd_mux_004|src_data ;
wire [1:0] \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \leds|data_out ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [10:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg ;
wire [2:0] \sdram|i_refs ;
wire [0:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [1:0] \sdram|active_dqm ;
wire [1:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out ;
wire [7:0] \nios|cpu|av_ld_byte3_data ;
wire [25:0] \nios|cpu|F_pc ;
wire [0:0] \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata ;
wire [10:0] \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [31:0] \mm_interconnect_0|leds_s1_translator|av_readdata_pre ;
wire [31:0] \nios|cpu|E_src2 ;
wire [12:0] \sdram|i_addr ;
wire [3:0] \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg ;
wire [31:0] \nios|cpu|W_alu_result ;
wire [9:0] \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count ;
wire [7:0] \nios|cpu|av_ld_byte0_data ;
wire [31:0] \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre ;
wire [103:0] \mm_interconnect_0|cmd_mux_001|src_data ;
wire [4:0] \nios|cpu|E_shift_rot_cnt ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [3:0] \nios|cpu|d_byteenable ;
wire [7:0] \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_004|saved_grant ;
wire [1:0] \clocks|sys_pll|altera_pll_i|fboutclk_wire ;
wire [31:0] \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [37:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [7:0] \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [1:0] \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [27:0] \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base ;
wire [27:0] \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset ;
wire [0:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [2:0] \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr ;
wire [0:0] \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg ;
wire [1:0] \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg ;
wire [7:0] \nios|cpu|av_ld_byte1_data ;
wire [0:0] \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg ;
wire [31:0] \onchip|the_altsyncram|auto_generated|q_a ;
wire [1:0] \nios|cpu|av_ld_align_cycle ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata ;
wire [1:0] \nios|cpu|R_logic_op ;
wire [31:0] \nios|cpu|E_src1 ;
wire [2:0] \sdram|m_count ;
wire [31:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [12:0] \sdram|refresh_counter ;
wire [0:0] \mm_interconnect_0|sdram_s1_cmd_width_adapter|count ;
wire [31:0] \nios|cpu|W_control_rd_data ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [4:0] \nios|cpu|R_dst_regnum ;
wire [3:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable ;
wire [1:0] \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [15:0] \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg ;
wire [31:0] \nios|cpu|W_ienable_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [103:0] \mm_interconnect_0|cmd_mux_002|src_data ;
wire [28:0] \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset ;
wire [2:0] \sdram|i_count ;
wire [15:0] \sdram|active_data ;
wire [8:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|address ;
wire [1:0] \nios|cpu|R_compare_op ;
wire [1:0] \sdram|the_multicore_sdram_input_efifo_module|entries ;
wire [31:0] \nios|cpu|W_ipending_reg ;
wire [31:0] \nios|cpu|D_iw ;
wire [2:0] \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr ;
wire [7:0] \nios|cpu|av_ld_byte2_data ;
wire [1:0] \clocks|sys_pll|altera_pll_i|outclk_wire ;
wire [31:0] \leds|readdata ;

wire [39:0] \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [9:0] \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [7:0] \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \onchip|the_altsyncram|auto_generated|q_a [0] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \onchip|the_altsyncram|auto_generated|q_a [1] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \onchip|the_altsyncram|auto_generated|q_a [2] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \onchip|the_altsyncram|auto_generated|q_a [3] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \onchip|the_altsyncram|auto_generated|q_a [4] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \onchip|the_altsyncram|auto_generated|q_a [5] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \onchip|the_altsyncram|auto_generated|q_a [6] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \onchip|the_altsyncram|auto_generated|q_a [7] = \onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \onchip|the_altsyncram|auto_generated|q_a [24] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \onchip|the_altsyncram|auto_generated|q_a [25] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \onchip|the_altsyncram|auto_generated|q_a [26] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \onchip|the_altsyncram|auto_generated|q_a [27] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \onchip|the_altsyncram|auto_generated|q_a [28] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \onchip|the_altsyncram|auto_generated|q_a [29] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \onchip|the_altsyncram|auto_generated|q_a [30] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \onchip|the_altsyncram|auto_generated|q_a [31] = \onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

assign \onchip|the_altsyncram|auto_generated|q_a [16] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \onchip|the_altsyncram|auto_generated|q_a [17] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \onchip|the_altsyncram|auto_generated|q_a [18] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \onchip|the_altsyncram|auto_generated|q_a [19] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \onchip|the_altsyncram|auto_generated|q_a [20] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \onchip|the_altsyncram|auto_generated|q_a [21] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \onchip|the_altsyncram|auto_generated|q_a [22] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \onchip|the_altsyncram|auto_generated|q_a [23] = \onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \onchip|the_altsyncram|auto_generated|q_a [8] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \onchip|the_altsyncram|auto_generated|q_a [9] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \onchip|the_altsyncram|auto_generated|q_a [10] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \onchip|the_altsyncram|auto_generated|q_a [11] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \onchip|the_altsyncram|auto_generated|q_a [12] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \onchip|the_altsyncram|auto_generated|q_a [13] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \onchip|the_altsyncram|auto_generated|q_a [14] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \onchip|the_altsyncram|auto_generated|q_a [15] = \onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] = \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [0] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [1] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [2] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [3] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [4] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [5] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [6] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [7] = \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \led_export[0]~output (
	.i(\leds|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[0]),
	.obar());
// synopsys translate_off
defparam \led_export[0]~output .bus_hold = "false";
defparam \led_export[0]~output .open_drain_output = "false";
defparam \led_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \led_export[1]~output (
	.i(\leds|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[1]),
	.obar());
// synopsys translate_off
defparam \led_export[1]~output .bus_hold = "false";
defparam \led_export[1]~output .open_drain_output = "false";
defparam \led_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \led_export[2]~output (
	.i(\leds|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[2]),
	.obar());
// synopsys translate_off
defparam \led_export[2]~output .bus_hold = "false";
defparam \led_export[2]~output .open_drain_output = "false";
defparam \led_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \led_export[3]~output (
	.i(\leds|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[3]),
	.obar());
// synopsys translate_off
defparam \led_export[3]~output .bus_hold = "false";
defparam \led_export[3]~output .open_drain_output = "false";
defparam \led_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \led_export[4]~output (
	.i(\leds|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[4]),
	.obar());
// synopsys translate_off
defparam \led_export[4]~output .bus_hold = "false";
defparam \led_export[4]~output .open_drain_output = "false";
defparam \led_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \led_export[5]~output (
	.i(\leds|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[5]),
	.obar());
// synopsys translate_off
defparam \led_export[5]~output .bus_hold = "false";
defparam \led_export[5]~output .open_drain_output = "false";
defparam \led_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led_export[6]~output (
	.i(\leds|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[6]),
	.obar());
// synopsys translate_off
defparam \led_export[6]~output .bus_hold = "false";
defparam \led_export[6]~output .open_drain_output = "false";
defparam \led_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \led_export[7]~output (
	.i(\leds|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_export[7]),
	.obar());
// synopsys translate_off
defparam \led_export[7]~output .bus_hold = "false";
defparam \led_export[7]~output .open_drain_output = "false";
defparam \led_export[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \sdram_clk_clk~output (
	.i(\clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk_clk~output .bus_hold = "false";
defparam \sdram_clk_clk~output .open_drain_output = "false";
defparam \sdram_clk_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \sdram_wire_addr[0]~output (
	.i(\sdram|m_addr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[0]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[0]~output .bus_hold = "false";
defparam \sdram_wire_addr[0]~output .open_drain_output = "false";
defparam \sdram_wire_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \sdram_wire_addr[1]~output (
	.i(\sdram|m_addr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[1]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[1]~output .bus_hold = "false";
defparam \sdram_wire_addr[1]~output .open_drain_output = "false";
defparam \sdram_wire_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \sdram_wire_addr[2]~output (
	.i(\sdram|m_addr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[2]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[2]~output .bus_hold = "false";
defparam \sdram_wire_addr[2]~output .open_drain_output = "false";
defparam \sdram_wire_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \sdram_wire_addr[3]~output (
	.i(\sdram|m_addr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[3]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[3]~output .bus_hold = "false";
defparam \sdram_wire_addr[3]~output .open_drain_output = "false";
defparam \sdram_wire_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \sdram_wire_addr[4]~output (
	.i(\sdram|m_addr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[4]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[4]~output .bus_hold = "false";
defparam \sdram_wire_addr[4]~output .open_drain_output = "false";
defparam \sdram_wire_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \sdram_wire_addr[5]~output (
	.i(\sdram|m_addr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[5]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[5]~output .bus_hold = "false";
defparam \sdram_wire_addr[5]~output .open_drain_output = "false";
defparam \sdram_wire_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \sdram_wire_addr[6]~output (
	.i(\sdram|m_addr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[6]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[6]~output .bus_hold = "false";
defparam \sdram_wire_addr[6]~output .open_drain_output = "false";
defparam \sdram_wire_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \sdram_wire_addr[7]~output (
	.i(\sdram|m_addr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[7]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[7]~output .bus_hold = "false";
defparam \sdram_wire_addr[7]~output .open_drain_output = "false";
defparam \sdram_wire_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \sdram_wire_addr[8]~output (
	.i(\sdram|m_addr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[8]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[8]~output .bus_hold = "false";
defparam \sdram_wire_addr[8]~output .open_drain_output = "false";
defparam \sdram_wire_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \sdram_wire_addr[9]~output (
	.i(\sdram|m_addr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[9]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[9]~output .bus_hold = "false";
defparam \sdram_wire_addr[9]~output .open_drain_output = "false";
defparam \sdram_wire_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \sdram_wire_addr[10]~output (
	.i(\sdram|m_addr [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[10]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[10]~output .bus_hold = "false";
defparam \sdram_wire_addr[10]~output .open_drain_output = "false";
defparam \sdram_wire_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \sdram_wire_addr[11]~output (
	.i(\sdram|m_addr [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[11]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[11]~output .bus_hold = "false";
defparam \sdram_wire_addr[11]~output .open_drain_output = "false";
defparam \sdram_wire_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \sdram_wire_addr[12]~output (
	.i(\sdram|m_addr [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_addr[12]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_addr[12]~output .bus_hold = "false";
defparam \sdram_wire_addr[12]~output .open_drain_output = "false";
defparam \sdram_wire_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \sdram_wire_ba[0]~output (
	.i(\sdram|m_bank [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_ba[0]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ba[0]~output .bus_hold = "false";
defparam \sdram_wire_ba[0]~output .open_drain_output = "false";
defparam \sdram_wire_ba[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \sdram_wire_ba[1]~output (
	.i(\sdram|m_bank [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_ba[1]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ba[1]~output .bus_hold = "false";
defparam \sdram_wire_ba[1]~output .open_drain_output = "false";
defparam \sdram_wire_ba[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \sdram_wire_cas_n~output (
	.i(\sdram|m_cmd [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cas_n~output .bus_hold = "false";
defparam \sdram_wire_cas_n~output .open_drain_output = "false";
defparam \sdram_wire_cas_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \sdram_wire_cke~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_cke),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cke~output .bus_hold = "false";
defparam \sdram_wire_cke~output .open_drain_output = "false";
defparam \sdram_wire_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \sdram_wire_cs_n~output (
	.i(\sdram|m_cmd [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_wire_cs_n~output .bus_hold = "false";
defparam \sdram_wire_cs_n~output .open_drain_output = "false";
defparam \sdram_wire_cs_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \sdram_wire_dqm[0]~output (
	.i(\sdram|m_dqm [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dqm[0]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[0]~output .bus_hold = "false";
defparam \sdram_wire_dqm[0]~output .open_drain_output = "false";
defparam \sdram_wire_dqm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \sdram_wire_dqm[1]~output (
	.i(\sdram|m_dqm [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dqm[1]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dqm[1]~output .bus_hold = "false";
defparam \sdram_wire_dqm[1]~output .open_drain_output = "false";
defparam \sdram_wire_dqm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \sdram_wire_ras_n~output (
	.i(\sdram|m_cmd [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_wire_ras_n~output .bus_hold = "false";
defparam \sdram_wire_ras_n~output .open_drain_output = "false";
defparam \sdram_wire_ras_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \sdram_wire_we_n~output (
	.i(\sdram|m_cmd [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_we_n),
	.obar());
// synopsys translate_off
defparam \sdram_wire_we_n~output .bus_hold = "false";
defparam \sdram_wire_we_n~output .open_drain_output = "false";
defparam \sdram_wire_we_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \sdram_wire_dq[0]~output (
	.i(\sdram|m_data [0]),
	.oe(!\sdram|oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[0]~output .bus_hold = "false";
defparam \sdram_wire_dq[0]~output .open_drain_output = "false";
defparam \sdram_wire_dq[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \sdram_wire_dq[1]~output (
	.i(\sdram|m_data [1]),
	.oe(!\sdram|oe~_Duplicate_1_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[1]~output .bus_hold = "false";
defparam \sdram_wire_dq[1]~output .open_drain_output = "false";
defparam \sdram_wire_dq[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \sdram_wire_dq[2]~output (
	.i(\sdram|m_data [2]),
	.oe(!\sdram|oe~_Duplicate_2_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[2]~output .bus_hold = "false";
defparam \sdram_wire_dq[2]~output .open_drain_output = "false";
defparam \sdram_wire_dq[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \sdram_wire_dq[3]~output (
	.i(\sdram|m_data [3]),
	.oe(!\sdram|oe~_Duplicate_3_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[3]~output .bus_hold = "false";
defparam \sdram_wire_dq[3]~output .open_drain_output = "false";
defparam \sdram_wire_dq[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \sdram_wire_dq[4]~output (
	.i(\sdram|m_data [4]),
	.oe(!\sdram|oe~_Duplicate_4_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[4]~output .bus_hold = "false";
defparam \sdram_wire_dq[4]~output .open_drain_output = "false";
defparam \sdram_wire_dq[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \sdram_wire_dq[5]~output (
	.i(\sdram|m_data [5]),
	.oe(!\sdram|oe~_Duplicate_5_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[5]~output .bus_hold = "false";
defparam \sdram_wire_dq[5]~output .open_drain_output = "false";
defparam \sdram_wire_dq[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \sdram_wire_dq[6]~output (
	.i(\sdram|m_data [6]),
	.oe(!\sdram|oe~_Duplicate_6_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[6]~output .bus_hold = "false";
defparam \sdram_wire_dq[6]~output .open_drain_output = "false";
defparam \sdram_wire_dq[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \sdram_wire_dq[7]~output (
	.i(\sdram|m_data [7]),
	.oe(!\sdram|oe~_Duplicate_7_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[7]~output .bus_hold = "false";
defparam \sdram_wire_dq[7]~output .open_drain_output = "false";
defparam \sdram_wire_dq[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \sdram_wire_dq[8]~output (
	.i(\sdram|m_data [8]),
	.oe(!\sdram|oe~_Duplicate_8_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[8]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[8]~output .bus_hold = "false";
defparam \sdram_wire_dq[8]~output .open_drain_output = "false";
defparam \sdram_wire_dq[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \sdram_wire_dq[9]~output (
	.i(\sdram|m_data [9]),
	.oe(!\sdram|oe~_Duplicate_9_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[9]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[9]~output .bus_hold = "false";
defparam \sdram_wire_dq[9]~output .open_drain_output = "false";
defparam \sdram_wire_dq[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \sdram_wire_dq[10]~output (
	.i(\sdram|m_data [10]),
	.oe(!\sdram|oe~_Duplicate_10_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[10]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[10]~output .bus_hold = "false";
defparam \sdram_wire_dq[10]~output .open_drain_output = "false";
defparam \sdram_wire_dq[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \sdram_wire_dq[11]~output (
	.i(\sdram|m_data [11]),
	.oe(!\sdram|oe~_Duplicate_11_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[11]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[11]~output .bus_hold = "false";
defparam \sdram_wire_dq[11]~output .open_drain_output = "false";
defparam \sdram_wire_dq[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \sdram_wire_dq[12]~output (
	.i(\sdram|m_data [12]),
	.oe(!\sdram|oe~_Duplicate_12_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[12]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[12]~output .bus_hold = "false";
defparam \sdram_wire_dq[12]~output .open_drain_output = "false";
defparam \sdram_wire_dq[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \sdram_wire_dq[13]~output (
	.i(\sdram|m_data [13]),
	.oe(!\sdram|oe~_Duplicate_13_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[13]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[13]~output .bus_hold = "false";
defparam \sdram_wire_dq[13]~output .open_drain_output = "false";
defparam \sdram_wire_dq[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \sdram_wire_dq[14]~output (
	.i(\sdram|m_data [14]),
	.oe(!\sdram|oe~_Duplicate_14_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[14]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[14]~output .bus_hold = "false";
defparam \sdram_wire_dq[14]~output .open_drain_output = "false";
defparam \sdram_wire_dq[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \sdram_wire_dq[15]~output (
	.i(\sdram|m_data [15]),
	.oe(!\sdram|oe~_Duplicate_15_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wire_dq[15]),
	.obar());
// synopsys translate_off
defparam \sdram_wire_dq[15]~output .bus_hold = "false";
defparam \sdram_wire_dq[15]~output .open_drain_output = "false";
defparam \sdram_wire_dq[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(vcc),
	.cclk(vcc),
	.coreclkin(vcc),
	.extswitch(vcc),
	.iqtxrxclkin(vcc),
	.plliqclkin(vcc),
	.rxiqclkin(vcc),
	.clkin({vcc,vcc,vcc,\clk_clk~input_o }),
	.refiqclk(2'b11),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clocks|sys_pll|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(vcc),
	.fbclkfpll(vcc),
	.lvdsfbin(vcc),
	.nresync(!\reset_reset_n~input_o ),
	.pfden(vcc),
	.refclkin(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(vcc),
	.cntnen(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clocks|sys_pll|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "500.0 mhz";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 10;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 10;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(vcc),
	.clk(vcc),
	.cntnen(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(vcc),
	.iocsrclkin(vcc),
	.iocsrdatain(vcc),
	.iocsren(vcc),
	.iocsrrstn(vcc),
	.mdiodis(vcc),
	.phaseen(vcc),
	.read(vcc),
	.rstn(vcc),
	.scanen(vcc),
	.sershiftload(vcc),
	.shiftdonei(vcc),
	.updn(vcc),
	.write(vcc),
	.addr(6'b111111),
	.byteen(2'b11),
	.cntsel(5'b11111),
	.din(16'b1111111111111111),
	.mhi({\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(vcc),
	.nen0(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(vcc),
	.shiften(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clocks|sys_pll|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clocks|sys_pll|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N12
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0333033303330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0055005555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF5FFF5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1155115555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00330033FFCCFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hAAAAAAAAFAFAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\~GND~combout ),
	.datad(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 64'h3232277737372777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0005000505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \sdram|WideOr6 (
// Equation(s):
// \sdram|WideOr6~combout  = (!\sdram|i_state.011~q  & (\sdram|i_state.000~DUPLICATE_q  & !\sdram|i_state.101~q ))

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.000~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\sdram|i_state.101~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|WideOr6 .extended_lut = "off";
defparam \sdram|WideOr6 .lut_mask = 64'h2200220022002200;
defparam \sdram|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \sdram|i_next.000~0 (
// Equation(s):
// \sdram|i_next.000~0_combout  = (\sdram|i_next.000~q ) # (\sdram|WideOr6~combout )

	.dataa(gnd),
	.datab(!\sdram|WideOr6~combout ),
	.datac(gnd),
	.datad(!\sdram|i_next.000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|i_next.000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|i_next.000~0 .extended_lut = "off";
defparam \sdram|i_next.000~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \sdram|i_next.000~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N50
dffeas \sdram|i_next.000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_next.000 .is_wysiwyg = "true";
defparam \sdram|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \sdram|i_state.000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.000 .is_wysiwyg = "true";
defparam \sdram|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \sdram|i_count[0]~0 (
// Equation(s):
// \sdram|i_count[0]~0_combout  = ( \sdram|i_count [2] & ( (\sdram|i_state.000~q  & !\sdram|i_state.101~q ) ) ) # ( !\sdram|i_count [2] & ( (\sdram|i_state.000~q  & (!\sdram|i_state.101~q  & ((!\sdram|i_state.011~q ) # (\sdram|i_count [1])))) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_count [1]),
	.datac(!\sdram|i_state.000~q ),
	.datad(!\sdram|i_state.101~q ),
	.datae(gnd),
	.dataf(!\sdram|i_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|i_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|i_count[0]~0 .extended_lut = "off";
defparam \sdram|i_count[0]~0 .lut_mask = 64'h0B000B000F000F00;
defparam \sdram|i_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \sdram|i_count[0]~2 (
// Equation(s):
// \sdram|i_count[0]~2_combout  = ( \sdram|i_count[0]~0_combout  & ( (!\sdram|i_state.011~q  & (\sdram|i_state.010~q )) # (\sdram|i_state.011~q  & ((!\sdram|i_count [0]))) ) ) # ( !\sdram|i_count[0]~0_combout  & ( \sdram|i_count [0] ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.010~q ),
	.datac(gnd),
	.datad(!\sdram|i_count [0]),
	.datae(gnd),
	.dataf(!\sdram|i_count[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|i_count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|i_count[0]~2 .extended_lut = "off";
defparam \sdram|i_count[0]~2 .lut_mask = 64'h00FF00FF77227722;
defparam \sdram|i_count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \sdram|i_count[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|i_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_count[0] .is_wysiwyg = "true";
defparam \sdram|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \sdram|i_count[1]~1 (
// Equation(s):
// \sdram|i_count[1]~1_combout  = ( \sdram|i_count [0] & ( (!\sdram|i_state.011~q  & ((!\sdram|i_count[0]~0_combout  & ((\sdram|i_count [1]))) # (\sdram|i_count[0]~0_combout  & (\sdram|i_state.010~q )))) # (\sdram|i_state.011~q  & (((\sdram|i_count [1])))) ) 
// ) # ( !\sdram|i_count [0] & ( (!\sdram|i_count[0]~0_combout  & (((\sdram|i_count [1])))) # (\sdram|i_count[0]~0_combout  & ((!\sdram|i_state.011~q  & (\sdram|i_state.010~q )) # (\sdram|i_state.011~q  & ((!\sdram|i_count [1]))))) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.010~q ),
	.datac(!\sdram|i_count[0]~0_combout ),
	.datad(!\sdram|i_count [1]),
	.datae(gnd),
	.dataf(!\sdram|i_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|i_count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|i_count[1]~1 .extended_lut = "off";
defparam \sdram|i_count[1]~1 .lut_mask = 64'h07F207F202F702F7;
defparam \sdram|i_count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N22
dffeas \sdram|i_count[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|i_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_count[1] .is_wysiwyg = "true";
defparam \sdram|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N0
cyclonev_lcell_comb \sdram|Add0~9 (
// Equation(s):
// \sdram|Add0~9_sumout  = SUM(( \sdram|refresh_counter [0] ) + ( VCC ) + ( !VCC ))
// \sdram|Add0~10  = CARRY(( \sdram|refresh_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~9_sumout ),
	.cout(\sdram|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~9 .extended_lut = "off";
defparam \sdram|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \sdram|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N2
dffeas \sdram|refresh_counter[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[0] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N3
cyclonev_lcell_comb \sdram|Add0~5 (
// Equation(s):
// \sdram|Add0~5_sumout  = SUM(( \sdram|refresh_counter [1] ) + ( VCC ) + ( \sdram|Add0~10  ))
// \sdram|Add0~6  = CARRY(( \sdram|refresh_counter [1] ) + ( VCC ) + ( \sdram|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~5_sumout ),
	.cout(\sdram|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~5 .extended_lut = "off";
defparam \sdram|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \sdram|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N45
cyclonev_lcell_comb \sdram|refresh_counter~1 (
// Equation(s):
// \sdram|refresh_counter~1_combout  = ( !\sdram|Equal0~2_combout  & ( \sdram|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\sdram|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~1 .extended_lut = "off";
defparam \sdram|refresh_counter~1 .lut_mask = 64'h00FF00FF00000000;
defparam \sdram|refresh_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N47
dffeas \sdram|refresh_counter[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[1] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N6
cyclonev_lcell_comb \sdram|Add0~49 (
// Equation(s):
// \sdram|Add0~49_sumout  = SUM(( \sdram|refresh_counter [2] ) + ( VCC ) + ( \sdram|Add0~6  ))
// \sdram|Add0~50  = CARRY(( \sdram|refresh_counter [2] ) + ( VCC ) + ( \sdram|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~49_sumout ),
	.cout(\sdram|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~49 .extended_lut = "off";
defparam \sdram|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \sdram|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N7
dffeas \sdram|refresh_counter[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[2] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N9
cyclonev_lcell_comb \sdram|Add0~45 (
// Equation(s):
// \sdram|Add0~45_sumout  = SUM(( !\sdram|refresh_counter [3] ) + ( VCC ) + ( \sdram|Add0~50  ))
// \sdram|Add0~46  = CARRY(( !\sdram|refresh_counter [3] ) + ( VCC ) + ( \sdram|Add0~50  ))

	.dataa(!\sdram|refresh_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~45_sumout ),
	.cout(\sdram|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~45 .extended_lut = "off";
defparam \sdram|Add0~45 .lut_mask = 64'h000000000000AAAA;
defparam \sdram|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N54
cyclonev_lcell_comb \sdram|refresh_counter[3]~12 (
// Equation(s):
// \sdram|refresh_counter[3]~12_combout  = ( !\sdram|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter[3]~12 .extended_lut = "off";
defparam \sdram|refresh_counter[3]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdram|refresh_counter[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N56
dffeas \sdram|refresh_counter[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[3] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N12
cyclonev_lcell_comb \sdram|Add0~41 (
// Equation(s):
// \sdram|Add0~41_sumout  = SUM(( \sdram|refresh_counter [4] ) + ( VCC ) + ( \sdram|Add0~46  ))
// \sdram|Add0~42  = CARRY(( \sdram|refresh_counter [4] ) + ( VCC ) + ( \sdram|Add0~46  ))

	.dataa(gnd),
	.datab(!\sdram|refresh_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~41_sumout ),
	.cout(\sdram|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~41 .extended_lut = "off";
defparam \sdram|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \sdram|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N57
cyclonev_lcell_comb \sdram|refresh_counter~7 (
// Equation(s):
// \sdram|refresh_counter~7_combout  = ( \sdram|Add0~41_sumout  & ( !\sdram|Equal0~2_combout  ) )

	.dataa(!\sdram|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~7 .extended_lut = "off";
defparam \sdram|refresh_counter~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sdram|refresh_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N59
dffeas \sdram|refresh_counter[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[4] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N15
cyclonev_lcell_comb \sdram|Add0~37 (
// Equation(s):
// \sdram|Add0~37_sumout  = SUM(( \sdram|refresh_counter [5] ) + ( VCC ) + ( \sdram|Add0~42  ))
// \sdram|Add0~38  = CARRY(( \sdram|refresh_counter [5] ) + ( VCC ) + ( \sdram|Add0~42  ))

	.dataa(!\sdram|refresh_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~37_sumout ),
	.cout(\sdram|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~37 .extended_lut = "off";
defparam \sdram|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \sdram|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N51
cyclonev_lcell_comb \sdram|refresh_counter~6 (
// Equation(s):
// \sdram|refresh_counter~6_combout  = ( !\sdram|Equal0~2_combout  & ( \sdram|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~6 .extended_lut = "off";
defparam \sdram|refresh_counter~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sdram|refresh_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N53
dffeas \sdram|refresh_counter[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[5] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N18
cyclonev_lcell_comb \sdram|Add0~33 (
// Equation(s):
// \sdram|Add0~33_sumout  = SUM(( \sdram|refresh_counter [6] ) + ( VCC ) + ( \sdram|Add0~38  ))
// \sdram|Add0~34  = CARRY(( \sdram|refresh_counter [6] ) + ( VCC ) + ( \sdram|Add0~38  ))

	.dataa(gnd),
	.datab(!\sdram|refresh_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~33_sumout ),
	.cout(\sdram|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~33 .extended_lut = "off";
defparam \sdram|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \sdram|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N33
cyclonev_lcell_comb \sdram|refresh_counter~5 (
// Equation(s):
// \sdram|refresh_counter~5_combout  = ( !\sdram|Equal0~2_combout  & ( \sdram|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sdram|Equal0~2_combout ),
	.dataf(!\sdram|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~5 .extended_lut = "off";
defparam \sdram|refresh_counter~5 .lut_mask = 64'h00000000FFFF0000;
defparam \sdram|refresh_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N34
dffeas \sdram|refresh_counter[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[6] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N21
cyclonev_lcell_comb \sdram|Add0~1 (
// Equation(s):
// \sdram|Add0~1_sumout  = SUM(( !\sdram|refresh_counter [7] ) + ( VCC ) + ( \sdram|Add0~34  ))
// \sdram|Add0~2  = CARRY(( !\sdram|refresh_counter [7] ) + ( VCC ) + ( \sdram|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~1_sumout ),
	.cout(\sdram|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~1 .extended_lut = "off";
defparam \sdram|Add0~1 .lut_mask = 64'h000000000000F0F0;
defparam \sdram|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N42
cyclonev_lcell_comb \sdram|refresh_counter~0 (
// Equation(s):
// \sdram|refresh_counter~0_combout  = ( \sdram|Add0~1_sumout  & ( \sdram|Equal0~2_combout  ) ) # ( !\sdram|Add0~1_sumout  )

	.dataa(gnd),
	.datab(!\sdram|Equal0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sdram|Add0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~0 .extended_lut = "off";
defparam \sdram|refresh_counter~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \sdram|refresh_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N43
dffeas \sdram|refresh_counter[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[7] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N24
cyclonev_lcell_comb \sdram|Add0~29 (
// Equation(s):
// \sdram|Add0~29_sumout  = SUM(( !\sdram|refresh_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \sdram|Add0~2  ))
// \sdram|Add0~30  = CARRY(( !\sdram|refresh_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \sdram|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~29_sumout ),
	.cout(\sdram|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~29 .extended_lut = "off";
defparam \sdram|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \sdram|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N51
cyclonev_lcell_comb \sdram|refresh_counter[8]~11 (
// Equation(s):
// \sdram|refresh_counter[8]~11_combout  = ( !\sdram|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter[8]~11 .extended_lut = "off";
defparam \sdram|refresh_counter[8]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdram|refresh_counter[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N52
dffeas \sdram|refresh_counter[8]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|refresh_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N27
cyclonev_lcell_comb \sdram|Add0~25 (
// Equation(s):
// \sdram|Add0~25_sumout  = SUM(( !\sdram|refresh_counter [9] ) + ( VCC ) + ( \sdram|Add0~30  ))
// \sdram|Add0~26  = CARRY(( !\sdram|refresh_counter [9] ) + ( VCC ) + ( \sdram|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~25_sumout ),
	.cout(\sdram|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~25 .extended_lut = "off";
defparam \sdram|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \sdram|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N48
cyclonev_lcell_comb \sdram|refresh_counter[9]~10 (
// Equation(s):
// \sdram|refresh_counter[9]~10_combout  = !\sdram|Add0~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter[9]~10 .extended_lut = "off";
defparam \sdram|refresh_counter[9]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \sdram|refresh_counter[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N49
dffeas \sdram|refresh_counter[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[9] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N30
cyclonev_lcell_comb \sdram|Add0~21 (
// Equation(s):
// \sdram|Add0~21_sumout  = SUM(( \sdram|refresh_counter [10] ) + ( VCC ) + ( \sdram|Add0~26  ))
// \sdram|Add0~22  = CARRY(( \sdram|refresh_counter [10] ) + ( VCC ) + ( \sdram|Add0~26  ))

	.dataa(gnd),
	.datab(!\sdram|refresh_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~21_sumout ),
	.cout(\sdram|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~21 .extended_lut = "off";
defparam \sdram|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \sdram|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N57
cyclonev_lcell_comb \sdram|refresh_counter~4 (
// Equation(s):
// \sdram|refresh_counter~4_combout  = ( \sdram|Add0~21_sumout  & ( !\sdram|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(!\sdram|Equal0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~4 .extended_lut = "off";
defparam \sdram|refresh_counter~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sdram|refresh_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N58
dffeas \sdram|refresh_counter[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[10] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N40
dffeas \sdram|refresh_counter[12]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|refresh_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N33
cyclonev_lcell_comb \sdram|Add0~17 (
// Equation(s):
// \sdram|Add0~17_sumout  = SUM(( \sdram|refresh_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \sdram|Add0~22  ))
// \sdram|Add0~18  = CARRY(( \sdram|refresh_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \sdram|Add0~22  ))

	.dataa(!\sdram|refresh_counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~17_sumout ),
	.cout(\sdram|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~17 .extended_lut = "off";
defparam \sdram|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \sdram|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \sdram|refresh_counter~3 (
// Equation(s):
// \sdram|refresh_counter~3_combout  = ( \sdram|Add0~17_sumout  & ( !\sdram|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(!\sdram|Equal0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~3 .extended_lut = "off";
defparam \sdram|refresh_counter~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sdram|refresh_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N55
dffeas \sdram|refresh_counter[11]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|refresh_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N36
cyclonev_lcell_comb \sdram|Add0~13 (
// Equation(s):
// \sdram|Add0~13_sumout  = SUM(( !\sdram|refresh_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \sdram|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|refresh_counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sdram|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sdram|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Add0~13 .extended_lut = "off";
defparam \sdram|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \sdram|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N39
cyclonev_lcell_comb \sdram|refresh_counter~2 (
// Equation(s):
// \sdram|refresh_counter~2_combout  = (!\sdram|Add0~13_sumout ) # (\sdram|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Add0~13_sumout ),
	.datad(!\sdram|Equal0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_counter~2 .extended_lut = "off";
defparam \sdram|refresh_counter~2 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \sdram|refresh_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N41
dffeas \sdram|refresh_counter[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[12] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N56
dffeas \sdram|refresh_counter[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[11] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N53
dffeas \sdram|refresh_counter[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_counter[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_counter[8] .is_wysiwyg = "true";
defparam \sdram|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N36
cyclonev_lcell_comb \sdram|Equal0~0 (
// Equation(s):
// \sdram|Equal0~0_combout  = ( \sdram|refresh_counter [8] & ( (!\sdram|refresh_counter [10] & (\sdram|refresh_counter [12] & (!\sdram|refresh_counter [11] & \sdram|refresh_counter [9]))) ) )

	.dataa(!\sdram|refresh_counter [10]),
	.datab(!\sdram|refresh_counter [12]),
	.datac(!\sdram|refresh_counter [11]),
	.datad(!\sdram|refresh_counter [9]),
	.datae(gnd),
	.dataf(!\sdram|refresh_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal0~0 .extended_lut = "off";
defparam \sdram|Equal0~0 .lut_mask = 64'h0000000000200020;
defparam \sdram|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N42
cyclonev_lcell_comb \sdram|Equal0~1 (
// Equation(s):
// \sdram|Equal0~1_combout  = ( !\sdram|refresh_counter [5] & ( (!\sdram|refresh_counter [2] & (!\sdram|refresh_counter [6] & (\sdram|refresh_counter [3] & !\sdram|refresh_counter [4]))) ) )

	.dataa(!\sdram|refresh_counter [2]),
	.datab(!\sdram|refresh_counter [6]),
	.datac(!\sdram|refresh_counter [3]),
	.datad(!\sdram|refresh_counter [4]),
	.datae(gnd),
	.dataf(!\sdram|refresh_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal0~1 .extended_lut = "off";
defparam \sdram|Equal0~1 .lut_mask = 64'h0800080000000000;
defparam \sdram|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N48
cyclonev_lcell_comb \sdram|Equal0~2 (
// Equation(s):
// \sdram|Equal0~2_combout  = ( \sdram|Equal0~1_combout  & ( (\sdram|Equal0~0_combout  & (\sdram|refresh_counter [7] & (!\sdram|refresh_counter [0] & !\sdram|refresh_counter [1]))) ) )

	.dataa(!\sdram|Equal0~0_combout ),
	.datab(!\sdram|refresh_counter [7]),
	.datac(!\sdram|refresh_counter [0]),
	.datad(!\sdram|refresh_counter [1]),
	.datae(gnd),
	.dataf(!\sdram|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal0~2 .extended_lut = "off";
defparam \sdram|Equal0~2 .lut_mask = 64'h0000000010001000;
defparam \sdram|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \sdram|Selector7~0 (
// Equation(s):
// \sdram|Selector7~0_combout  = ( \sdram|i_state.000~q  & ( \sdram|Equal0~2_combout  & ( (!\sdram|i_state.011~q ) # (((\sdram|i_count [1]) # (\sdram|i_next.000~q )) # (\sdram|i_count [2])) ) ) ) # ( !\sdram|i_state.000~q  & ( \sdram|Equal0~2_combout  & ( 
// (!\sdram|i_state.011~q ) # (((\sdram|i_count [1]) # (\sdram|i_next.000~q )) # (\sdram|i_count [2])) ) ) ) # ( \sdram|i_state.000~q  & ( !\sdram|Equal0~2_combout  & ( (!\sdram|i_state.011~q ) # (((\sdram|i_count [1]) # (\sdram|i_next.000~q )) # 
// (\sdram|i_count [2])) ) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_count [2]),
	.datac(!\sdram|i_next.000~q ),
	.datad(!\sdram|i_count [1]),
	.datae(!\sdram|i_state.000~q ),
	.dataf(!\sdram|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector7~0 .extended_lut = "off";
defparam \sdram|Selector7~0 .lut_mask = 64'h0000BFFFBFFFBFFF;
defparam \sdram|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \sdram|i_state.000~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.000~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|i_state.000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \sdram|Selector6~0 (
// Equation(s):
// \sdram|Selector6~0_combout  = (!\sdram|i_state.010~q  & (\sdram|i_state.000~DUPLICATE_q  & \sdram|i_refs [0])) # (\sdram|i_state.010~q  & ((!\sdram|i_refs [0])))

	.dataa(!\sdram|i_state.010~q ),
	.datab(!\sdram|i_state.000~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\sdram|i_refs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector6~0 .extended_lut = "off";
defparam \sdram|Selector6~0 .lut_mask = 64'h5522552255225522;
defparam \sdram|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \sdram|i_refs[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_controller|r_sync_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_refs[0] .is_wysiwyg = "true";
defparam \sdram|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \sdram|Selector5~0 (
// Equation(s):
// \sdram|Selector5~0_combout  = ( \sdram|i_refs [1] & ( \sdram|i_refs [0] & ( (\sdram|i_state.000~DUPLICATE_q  & !\sdram|i_state.010~q ) ) ) ) # ( !\sdram|i_refs [1] & ( \sdram|i_refs [0] & ( \sdram|i_state.010~q  ) ) ) # ( \sdram|i_refs [1] & ( 
// !\sdram|i_refs [0] & ( (\sdram|i_state.010~q ) # (\sdram|i_state.000~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\sdram|i_state.000~DUPLICATE_q ),
	.datac(!\sdram|i_state.010~q ),
	.datad(gnd),
	.datae(!\sdram|i_refs [1]),
	.dataf(!\sdram|i_refs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector5~0 .extended_lut = "off";
defparam \sdram|Selector5~0 .lut_mask = 64'h00003F3F0F0F3030;
defparam \sdram|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas \sdram|i_refs[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_controller|r_sync_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_refs[1] .is_wysiwyg = "true";
defparam \sdram|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \sdram|Selector4~0 (
// Equation(s):
// \sdram|Selector4~0_combout  = ( \sdram|i_refs [1] & ( (!\sdram|i_state.010~q  & (\sdram|i_state.000~DUPLICATE_q  & ((\sdram|i_refs [2])))) # (\sdram|i_state.010~q  & ((!\sdram|i_refs [0] $ (!\sdram|i_refs [2])))) ) ) # ( !\sdram|i_refs [1] & ( 
// (\sdram|i_refs [2] & ((\sdram|i_state.000~DUPLICATE_q ) # (\sdram|i_state.010~q ))) ) )

	.dataa(!\sdram|i_state.010~q ),
	.datab(!\sdram|i_state.000~DUPLICATE_q ),
	.datac(!\sdram|i_refs [0]),
	.datad(!\sdram|i_refs [2]),
	.datae(gnd),
	.dataf(!\sdram|i_refs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector4~0 .extended_lut = "off";
defparam \sdram|Selector4~0 .lut_mask = 64'h0077007705720572;
defparam \sdram|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \sdram|i_refs[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst_controller|r_sync_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_refs[2] .is_wysiwyg = "true";
defparam \sdram|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N45
cyclonev_lcell_comb \sdram|Selector18~0 (
// Equation(s):
// \sdram|Selector18~0_combout  = ( !\sdram|i_refs [1] & ( (!\sdram|i_refs [2] & \sdram|i_refs [0]) ) )

	.dataa(!\sdram|i_refs [2]),
	.datab(gnd),
	.datac(!\sdram|i_refs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|i_refs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector18~0 .extended_lut = "off";
defparam \sdram|Selector18~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sdram|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \sdram|Selector8~0 (
// Equation(s):
// \sdram|Selector8~0_combout  = ( !\sdram|i_state.000~DUPLICATE_q  & ( \sdram|Equal0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|i_state.000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector8~0 .extended_lut = "off";
defparam \sdram|Selector8~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sdram|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N43
dffeas \sdram|i_state.001 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.001 .is_wysiwyg = "true";
defparam \sdram|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \sdram|Selector16~0 (
// Equation(s):
// \sdram|Selector16~0_combout  = ( \sdram|WideOr6~combout  & ( ((\sdram|i_state.010~q  & !\sdram|Selector18~0_combout )) # (\sdram|i_state.001~q ) ) ) # ( !\sdram|WideOr6~combout  & ( (((\sdram|i_state.010~q  & !\sdram|Selector18~0_combout )) # 
// (\sdram|i_state.001~q )) # (\sdram|i_next.010~q ) ) )

	.dataa(!\sdram|i_next.010~q ),
	.datab(!\sdram|i_state.010~q ),
	.datac(!\sdram|Selector18~0_combout ),
	.datad(!\sdram|i_state.001~q ),
	.datae(gnd),
	.dataf(!\sdram|WideOr6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector16~0 .extended_lut = "off";
defparam \sdram|Selector16~0 .lut_mask = 64'h75FF75FF30FF30FF;
defparam \sdram|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \sdram|i_next.010 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_next.010 .is_wysiwyg = "true";
defparam \sdram|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \sdram|Selector9~0 (
// Equation(s):
// \sdram|Selector9~0_combout  = ( !\sdram|i_count [1] & ( (\sdram|i_next.010~q  & (!\sdram|i_count [2] & \sdram|i_state.011~q )) ) )

	.dataa(!\sdram|i_next.010~q ),
	.datab(gnd),
	.datac(!\sdram|i_count [2]),
	.datad(!\sdram|i_state.011~q ),
	.datae(gnd),
	.dataf(!\sdram|i_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector9~0 .extended_lut = "off";
defparam \sdram|Selector9~0 .lut_mask = 64'h0050005000000000;
defparam \sdram|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N40
dffeas \sdram|i_state.010 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.010 .is_wysiwyg = "true";
defparam \sdram|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \sdram|Selector18~1 (
// Equation(s):
// \sdram|Selector18~1_combout  = ( \sdram|Selector18~0_combout  & ( ((!\sdram|WideOr6~combout  & \sdram|i_next.111~q )) # (\sdram|i_state.010~q ) ) ) # ( !\sdram|Selector18~0_combout  & ( (!\sdram|WideOr6~combout  & \sdram|i_next.111~q ) ) )

	.dataa(!\sdram|i_state.010~q ),
	.datab(gnd),
	.datac(!\sdram|WideOr6~combout ),
	.datad(!\sdram|i_next.111~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector18~1 .extended_lut = "off";
defparam \sdram|Selector18~1 .lut_mask = 64'h00F000F055F555F5;
defparam \sdram|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N5
dffeas \sdram|i_next.111 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_next.111 .is_wysiwyg = "true";
defparam \sdram|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \sdram|Selector12~0 (
// Equation(s):
// \sdram|Selector12~0_combout  = ( !\sdram|i_count [1] & ( (!\sdram|i_count [2] & (\sdram|i_state.011~q  & \sdram|i_next.111~q )) ) )

	.dataa(gnd),
	.datab(!\sdram|i_count [2]),
	.datac(!\sdram|i_state.011~q ),
	.datad(!\sdram|i_next.111~q ),
	.datae(gnd),
	.dataf(!\sdram|i_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector12~0 .extended_lut = "off";
defparam \sdram|Selector12~0 .lut_mask = 64'h000C000C00000000;
defparam \sdram|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \sdram|i_state.111 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.111 .is_wysiwyg = "true";
defparam \sdram|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \sdram|Selector10~0 (
// Equation(s):
// \sdram|Selector10~0_combout  = ( \sdram|i_state.011~q  & ( \sdram|i_state.001~q  ) ) # ( !\sdram|i_state.011~q  & ( \sdram|i_state.001~q  ) ) # ( \sdram|i_state.011~q  & ( !\sdram|i_state.001~q  & ( (((\sdram|i_count [2]) # (\sdram|i_state.010~q )) # 
// (\sdram|i_count [1])) # (\sdram|i_state.111~q ) ) ) ) # ( !\sdram|i_state.011~q  & ( !\sdram|i_state.001~q  & ( (\sdram|i_state.010~q ) # (\sdram|i_state.111~q ) ) ) )

	.dataa(!\sdram|i_state.111~q ),
	.datab(!\sdram|i_count [1]),
	.datac(!\sdram|i_state.010~q ),
	.datad(!\sdram|i_count [2]),
	.datae(!\sdram|i_state.011~q ),
	.dataf(!\sdram|i_state.001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector10~0 .extended_lut = "off";
defparam \sdram|Selector10~0 .lut_mask = 64'h5F5F7FFFFFFFFFFF;
defparam \sdram|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \sdram|i_state.011 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.011 .is_wysiwyg = "true";
defparam \sdram|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \sdram|Selector13~0 (
// Equation(s):
// \sdram|Selector13~0_combout  = ( \sdram|i_count [0] & ( \sdram|i_state.011~q  ) ) # ( !\sdram|i_count [0] & ( (\sdram|i_state.011~q  & \sdram|i_count [1]) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_count [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|i_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector13~0 .extended_lut = "off";
defparam \sdram|Selector13~0 .lut_mask = 64'h1111111155555555;
defparam \sdram|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \sdram|Selector13~1 (
// Equation(s):
// \sdram|Selector13~1_combout  = ( \sdram|i_state.000~DUPLICATE_q  & ( ((\sdram|i_count [2] & ((\sdram|Selector13~0_combout ) # (\sdram|i_state.101~q )))) # (\sdram|i_state.111~q ) ) ) # ( !\sdram|i_state.000~DUPLICATE_q  & ( (\sdram|i_state.111~q ) # 
// (\sdram|i_count [2]) ) )

	.dataa(!\sdram|i_state.101~q ),
	.datab(!\sdram|i_count [2]),
	.datac(!\sdram|Selector13~0_combout ),
	.datad(!\sdram|i_state.111~q ),
	.datae(gnd),
	.dataf(!\sdram|i_state.000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector13~1 .extended_lut = "off";
defparam \sdram|Selector13~1 .lut_mask = 64'h33FF33FF13FF13FF;
defparam \sdram|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \sdram|i_count[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_count[2] .is_wysiwyg = "true";
defparam \sdram|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \sdram|Selector17~0 (
// Equation(s):
// \sdram|Selector17~0_combout  = ((!\sdram|WideOr6~combout  & \sdram|i_next.101~q )) # (\sdram|i_state.111~q )

	.dataa(!\sdram|i_state.111~q ),
	.datab(!\sdram|WideOr6~combout ),
	.datac(gnd),
	.datad(!\sdram|i_next.101~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector17~0 .extended_lut = "off";
defparam \sdram|Selector17~0 .lut_mask = 64'h55DD55DD55DD55DD;
defparam \sdram|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N52
dffeas \sdram|i_next.101 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_next.101 .is_wysiwyg = "true";
defparam \sdram|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \sdram|i_state.101~0 (
// Equation(s):
// \sdram|i_state.101~0_combout  = ( \sdram|i_count [1] & ( \sdram|i_state.101~q  ) ) # ( !\sdram|i_count [1] & ( ((!\sdram|i_count [2] & (\sdram|i_next.101~q  & \sdram|i_state.011~q ))) # (\sdram|i_state.101~q ) ) )

	.dataa(!\sdram|i_state.101~q ),
	.datab(!\sdram|i_count [2]),
	.datac(!\sdram|i_next.101~q ),
	.datad(!\sdram|i_state.011~q ),
	.datae(gnd),
	.dataf(!\sdram|i_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|i_state.101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|i_state.101~0 .extended_lut = "off";
defparam \sdram|i_state.101~0 .lut_mask = 64'h555D555D55555555;
defparam \sdram|i_state.101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N46
dffeas \sdram|i_state.101 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_state.101 .is_wysiwyg = "true";
defparam \sdram|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \sdram|init_done~0 (
// Equation(s):
// \sdram|init_done~0_combout  = ( \sdram|init_done~q  & ( \sdram|i_state.101~q  ) ) # ( !\sdram|init_done~q  & ( \sdram|i_state.101~q  ) ) # ( \sdram|init_done~q  & ( !\sdram|i_state.101~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sdram|init_done~q ),
	.dataf(!\sdram|i_state.101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|init_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|init_done~0 .extended_lut = "off";
defparam \sdram|init_done~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \sdram|init_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N35
dffeas \sdram|init_done (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|init_done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|init_done .is_wysiwyg = "true";
defparam \sdram|init_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_address~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_address~0_combout  = ( \sdram|Selector41~0_combout  & ( !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  $ (!\sdram|f_pop~q ) ) ) # ( !\sdram|Selector41~0_combout  & ( 
// \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|f_pop~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address~0 .lut_mask = 64'h555555555A5A5A5A;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|the_multicore_sdram_input_efifo_module|rd_address~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \sdram_wire_dq[0]~input (
	.i(sdram_wire_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[0]~input .bus_hold = "false";
defparam \sdram_wire_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X24_Y0_N65
dffeas \sdram|za_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[0]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[0] .is_wysiwyg = "true";
defparam \sdram|za_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0_combout  = !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0_combout  = !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] $ (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N10
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1_combout  = !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] $ (((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]) # (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 .lut_mask = 64'h03FC03FC03FC03FC;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N7
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|saved_grant [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|saved_grant [1]

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder .lut_mask = 64'h5555555555555555;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|saved_grant [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|saved_grant [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N26
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder_combout  = \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N20
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_valid~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q  & ( \mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ( (\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q  & ( \mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & 
// \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q  & ( !\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ( ((\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & 
// (\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [0]))) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q  & ( 
// !\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & (\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & (\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout  & 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0]))) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datab(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86]~q ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h000255570A0A5F5F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [67] & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout  & ( !\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & ( (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \mm_interconnect_0|cmd_demux|src4_valid~1_combout )))) # (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & (((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \mm_interconnect_0|cmd_demux|src4_valid~1_combout )) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h0000111F00000000;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N47
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( \mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # 
// (!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( \mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (\mm_interconnect_0|sdram_s1_agent|cp_ready~combout  & 
// (((\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q )) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( 
// !\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( 
// !\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (\mm_interconnect_0|sdram_s1_agent|cp_ready~combout  & ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.dataf(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 .lut_mask = 64'h0707FCFC070FFCFC;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N37
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  = (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|count 
// [0]))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~q ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 .lut_mask = 64'h0003000300030003;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87]~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87]~q ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N11
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]) # (\mm_interconnect_0|sdram_s1_agent|comb~0_combout )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N50
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) # (\mm_interconnect_0|sdram_s1_agent|comb~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N47
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]) # (\mm_interconnect_0|sdram_s1_agent|comb~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N43
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N33
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]) # (\mm_interconnect_0|sdram_s1_agent|comb~0_combout )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N21
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]) # (\mm_interconnect_0|sdram_s1_agent|comb~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N52
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N9
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N46
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  = ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|rp_valid (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|rp_valid~combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|rp_valid .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|rp_valid .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N53
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & ( 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]) # ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ))) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & ( 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q  & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout ) # 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q )))) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 .lut_mask = 64'h0000FFFF0302FCFD;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \sdram_wire_dq[1]~input (
	.i(sdram_wire_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[1]~input .bus_hold = "false";
defparam \sdram_wire_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X26_Y0_N105
dffeas \sdram|za_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[1]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[1] .is_wysiwyg = "true";
defparam \sdram|za_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sdram_wire_dq[2]~input (
	.i(sdram_wire_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[2]~input .bus_hold = "false";
defparam \sdram_wire_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X28_Y0_N48
dffeas \sdram|za_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[2]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[2] .is_wysiwyg = "true";
defparam \sdram|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \sdram_wire_dq[3]~input (
	.i(sdram_wire_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[3]~input .bus_hold = "false";
defparam \sdram_wire_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X28_Y0_N65
dffeas \sdram|za_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[3]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[3] .is_wysiwyg = "true";
defparam \sdram|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \sdram_wire_dq[4]~input (
	.i(sdram_wire_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[4]~input .bus_hold = "false";
defparam \sdram_wire_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X30_Y0_N65
dffeas \sdram|za_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[4]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[4] .is_wysiwyg = "true";
defparam \sdram|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \sdram_wire_dq[5]~input (
	.i(sdram_wire_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[5]~input .bus_hold = "false";
defparam \sdram_wire_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X18_Y0_N88
dffeas \sdram|za_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[5]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[5] .is_wysiwyg = "true";
defparam \sdram|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \sdram_wire_dq[6]~input (
	.i(sdram_wire_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[6]~input .bus_hold = "false";
defparam \sdram_wire_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X34_Y0_N71
dffeas \sdram|za_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[6]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[6] .is_wysiwyg = "true";
defparam \sdram|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \sdram_wire_dq[7]~input (
	.i(sdram_wire_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[7]~input .bus_hold = "false";
defparam \sdram_wire_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X34_Y0_N54
dffeas \sdram|za_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[7]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[7] .is_wysiwyg = "true";
defparam \sdram|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \sdram_wire_dq[8]~input (
	.i(sdram_wire_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[8]~input .bus_hold = "false";
defparam \sdram_wire_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X34_Y0_N88
dffeas \sdram|za_data[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[8]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[8] .is_wysiwyg = "true";
defparam \sdram|za_data[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \sdram_wire_dq[9]~input (
	.i(sdram_wire_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[9]~input .bus_hold = "false";
defparam \sdram_wire_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X34_Y0_N105
dffeas \sdram|za_data[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[9]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[9] .is_wysiwyg = "true";
defparam \sdram|za_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \sdram_wire_dq[10]~input (
	.i(sdram_wire_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[10]~input .bus_hold = "false";
defparam \sdram_wire_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X30_Y0_N48
dffeas \sdram|za_data[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[10]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[10] .is_wysiwyg = "true";
defparam \sdram|za_data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \sdram_wire_dq[11]~input (
	.i(sdram_wire_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[11]~input .bus_hold = "false";
defparam \sdram_wire_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X18_Y0_N105
dffeas \sdram|za_data[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[11]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[11] .is_wysiwyg = "true";
defparam \sdram|za_data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \sdram_wire_dq[12]~input (
	.i(sdram_wire_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[12]~input .bus_hold = "false";
defparam \sdram_wire_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X32_Y0_N65
dffeas \sdram|za_data[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[12]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[12] .is_wysiwyg = "true";
defparam \sdram|za_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \sdram_wire_dq[13]~input (
	.i(sdram_wire_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[13]~input .bus_hold = "false";
defparam \sdram_wire_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X32_Y0_N48
dffeas \sdram|za_data[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[13]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[13] .is_wysiwyg = "true";
defparam \sdram|za_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \sdram_wire_dq[14]~input (
	.i(sdram_wire_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[14]~input .bus_hold = "false";
defparam \sdram_wire_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X26_Y0_N88
dffeas \sdram|za_data[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[14]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[14] .is_wysiwyg = "true";
defparam \sdram|za_data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \sdram_wire_dq[15]~input (
	.i(sdram_wire_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_wire_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_wire_dq[15]~input .bus_hold = "false";
defparam \sdram_wire_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X24_Y0_N48
dffeas \sdram|za_data[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram_wire_dq[15]~input_o ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_data[15] .is_wysiwyg = "true";
defparam \sdram|za_data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\sdram|za_data [15],\sdram|za_data [14],\sdram|za_data [13],\sdram|za_data [12],\sdram|za_data [11],\sdram|za_data [10],\sdram|za_data [9],\sdram|za_data [8],\sdram|za_data [7],\sdram|za_data [6],\sdram|za_data [5],\sdram|za_data [4],
\sdram|za_data [3],\sdram|za_data [2],\sdram|za_data [1],\sdram|za_data [0]}),
	.portaaddr({\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE_q ,\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1],\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout ,\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout ,\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [11])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout  = (!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N21
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[3]~0 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[3]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [11]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~0 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N59
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_controller|r_sync_rst_chain [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|always2~0 .extended_lut = "off";
defparam \rst_controller|always2~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N37
dffeas \rst_controller|r_early_rst (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hFFFF0000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h00000C0800050C08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000020000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h000E1F1F555F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 64'h000000AA000000AA;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 64'h2727272727272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 64'h0404040404040604;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 64'h5533553355335533;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .lut_mask = 64'h00FF00FF20000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h0000000000220000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 64'h2222222277777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 64'h000000000A0A0A0A;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56 .lut_mask = 64'h00000808F1F1F9F9;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & \altera_internal_jtag~TDIUTAP )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16 .lut_mask = 64'h0000000002020202;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15 .lut_mask = 64'h000600000F0F0000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [37] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14 .lut_mask = 64'h0000000000500050;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir .lut_mask = 64'h0011001100110011;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout ) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout  & 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56_combout ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [36]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17 .lut_mask = 64'h550055FF550F550F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \nios|cpu|d_writedata[0]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[0]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[0]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N8
dffeas \nios|cpu|d_writedata[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [0] ) )

	.dataa(!\nios|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N28
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0_combout  = ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 64'h00000000FFFF0000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0 .lut_mask = 64'h1111000011110000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [37] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout  & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [36]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [36]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [37]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1 .lut_mask = 64'h3030000030300000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \nios|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \nios|cpu|D_ctrl_alu_force_xor~1_combout  = ( \nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [13] & ( (!\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [11] & !\nios|cpu|D_iw [15])) ) ) ) # ( !\nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [13] & ( (!\nios|cpu|D_iw [12] & 
// (!\nios|cpu|D_iw [11] & \nios|cpu|D_iw [14])) ) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [15]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0808880000000000;
defparam \nios|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0_combout  = ((\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0])) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [0])

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \nios|cpu|F_iw[0]~0 (
// Equation(s):
// \nios|cpu|F_iw[0]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0])) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [0]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0]),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[0]~0 .extended_lut = "off";
defparam \nios|cpu|F_iw[0]~0 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|F_iw[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = ( \nios|cpu|hbreak_enabled~q  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|hbreak_enabled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \nios|cpu|Add0~101 (
// Equation(s):
// \nios|cpu|Add0~101_sumout  = SUM(( \nios|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \nios|cpu|Add0~102  = CARRY(( \nios|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~101_sumout ),
	.cout(\nios|cpu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~101 .extended_lut = "off";
defparam \nios|cpu|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \nios|cpu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [0] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [38] = ( \nios|cpu|W_alu_result [2] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) ) # ( !\nios|cpu|W_alu_result [2] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \nios|cpu|F_pc [0]) ) ) ) # ( \nios|cpu|W_alu_result [2] & ( !\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \nios|cpu|F_pc [0]) ) ) ) # ( 
// !\nios|cpu|W_alu_result [2] & ( !\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \nios|cpu|F_pc [0]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\nios|cpu|F_pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|W_alu_result [2]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 64'h111111111111FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [39] = ( \nios|cpu|W_alu_result [3] & ( ((\nios|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\nios|cpu|W_alu_result [3] & ( 
// (\nios|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [1]),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  = ( !\mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ( !\nios|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFF00FF0000000000;
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \nios|cpu|D_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|F_valid~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_valid .is_wysiwyg = "true";
defparam \nios|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \nios|cpu|R_valid~feeder (
// Equation(s):
// \nios|cpu|R_valid~feeder_combout  = ( \nios|cpu|D_valid~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_valid~feeder .extended_lut = "off";
defparam \nios|cpu|R_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|R_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N28
dffeas \nios|cpu|R_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_valid .is_wysiwyg = "true";
defparam \nios|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \nios|cpu|E_new_inst (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|R_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_new_inst .is_wysiwyg = "true";
defparam \nios|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \nios|cpu|D_ctrl_st~0 (
// Equation(s):
// \nios|cpu|D_ctrl_st~0_combout  = ( \nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw [1] & ((!\nios|cpu|D_iw[4]~DUPLICATE_q ) # (!\nios|cpu|D_iw[3]~DUPLICATE_q ))) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_st~0 .lut_mask = 64'h00000000AAA0AAA0;
defparam \nios|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \nios|cpu|R_ctrl_st (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|D_ctrl_st~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\nios|cpu|D_iw [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \nios|cpu|d_write_nxt~0 (
// Equation(s):
// \nios|cpu|d_write_nxt~0_combout  = ( \nios|cpu|R_ctrl_st~q  & ( \nios|cpu|E_new_inst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|E_new_inst~q ),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_st~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \nios|cpu|d_write_nxt~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \nios|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q  & ( (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & (((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout )))) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q  & ( (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ),
	.dataf(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datag(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0 .lut_mask = 64'h04040F0F040C0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|read (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & ( (\leds|always0~0_combout  & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout ) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))))) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & ( 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ))) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.dataf(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datag(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0 .lut_mask = 64'h01000F0F11000F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|write (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q )))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h00000000202F202F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N28
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ) # ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q  & ( ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q )) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|read~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFF5FFF5FFC5FFC5;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q  & ( !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \nios|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \nios|cpu|D_logic_op_raw[1]~0_combout  = (!\nios|cpu|Equal0~0_combout  & ((\nios|cpu|D_iw[4]~DUPLICATE_q ))) # (\nios|cpu|Equal0~0_combout  & (\nios|cpu|D_iw [15]))

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(!\nios|cpu|D_iw [15]),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \nios|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \nios|cpu|D_ctrl_alu_force_xor~0_combout  = ( \nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] $ (\nios|cpu|D_iw [2])))) ) ) ) # ( !\nios|cpu|D_iw [5] & ( 
// !\nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw [1] & (\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [2] & \nios|cpu|D_iw[3]~DUPLICATE_q ))) # (\nios|cpu|D_iw [1] & (\nios|cpu|D_iw [2] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  $ (\nios|cpu|D_iw[3]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h0421840000000000;
defparam \nios|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \nios|cpu|D_logic_op[1]~0 (
// Equation(s):
// \nios|cpu|D_logic_op[1]~0_combout  = ( \nios|cpu|D_ctrl_alu_force_xor~0_combout  ) # ( !\nios|cpu|D_ctrl_alu_force_xor~0_combout  & ( (((\nios|cpu|D_ctrl_alu_force_xor~1_combout  & \nios|cpu|Equal0~0_combout )) # (\nios|cpu|D_logic_op_raw[1]~0_combout )) 
// # (\nios|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\nios|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datab(!\nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datac(!\nios|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(!\nios|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \nios|cpu|D_logic_op[1]~0 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \nios|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N52
dffeas \nios|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~5_combout  = ( !\nios|cpu|D_iw [5] & ( \nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [2] & ((\nios|cpu|D_iw[4]~DUPLICATE_q ) # (\nios|cpu|D_iw[3]~DUPLICATE_q )))) ) ) ) # ( !\nios|cpu|D_iw [5] & ( 
// !\nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [2] & ((\nios|cpu|D_iw[4]~DUPLICATE_q ) # (\nios|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~5 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 64'h1050000020A00000;
defparam \nios|cpu|D_ctrl_force_src2_zero~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \nios|cpu|Equal0~9 (
// Equation(s):
// \nios|cpu|Equal0~9_combout  = ( \nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw [1] & ( (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [0] & \nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [0]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~9 .extended_lut = "off";
defparam \nios|cpu|Equal0~9 .lut_mask = 64'h0000008000000000;
defparam \nios|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \nios|cpu|Equal0~8 (
// Equation(s):
// \nios|cpu|Equal0~8_combout  = ( !\nios|cpu|D_iw[3]~DUPLICATE_q  & ( \nios|cpu|D_iw [1] & ( (!\nios|cpu|D_iw [5] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [0] & !\nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [0]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~8 .extended_lut = "off";
defparam \nios|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \nios|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \nios|cpu|Equal0~10 (
// Equation(s):
// \nios|cpu|Equal0~10_combout  = ( \nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw [2] & ( (\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [0] & \nios|cpu|D_iw [1]))) ) ) )

	.dataa(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [0]),
	.datad(!\nios|cpu|D_iw [1]),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~10 .extended_lut = "off";
defparam \nios|cpu|Equal0~10 .lut_mask = 64'h0000004000000000;
defparam \nios|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~4_combout  = ( \nios|cpu|D_iw [0] & ( \nios|cpu|D_iw [5] & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & !\nios|cpu|D_iw [2])) ) ) ) # ( !\nios|cpu|D_iw [0] & ( \nios|cpu|D_iw [5] & ( (\nios|cpu|D_iw [1] & 
// (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & !\nios|cpu|D_iw [2]))) ) ) ) # ( \nios|cpu|D_iw [0] & ( !\nios|cpu|D_iw [5] & ( (\nios|cpu|D_iw[4]~DUPLICATE_q  & (\nios|cpu|D_iw[3]~DUPLICATE_q  & \nios|cpu|D_iw [2])) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw [0]),
	.dataf(!\nios|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~4 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 64'h0000000340008800;
defparam \nios|cpu|D_ctrl_force_src2_zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~6_combout  = ( \nios|cpu|D_iw [5] & ( \nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw[4]~DUPLICATE_q  & ((!\nios|cpu|D_iw [2] & (!\nios|cpu|D_iw [1])) # (\nios|cpu|D_iw [2] & ((\nios|cpu|D_iw[3]~DUPLICATE_q ))))) ) ) ) # ( 
// \nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw[3]~DUPLICATE_q  & (\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] $ (\nios|cpu|D_iw [2])))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~6 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 64'h00000021000000A3;
defparam \nios|cpu|D_ctrl_force_src2_zero~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\nios|cpu|D_ctrl_force_src2_zero~4_combout  & ( !\nios|cpu|D_ctrl_force_src2_zero~6_combout  & ( (!\nios|cpu|D_ctrl_force_src2_zero~5_combout  & (!\nios|cpu|Equal0~9_combout  & 
// (!\nios|cpu|Equal0~8_combout  & !\nios|cpu|Equal0~10_combout ))) ) ) )

	.dataa(!\nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datab(!\nios|cpu|Equal0~9_combout ),
	.datac(!\nios|cpu|Equal0~8_combout ),
	.datad(!\nios|cpu|Equal0~10_combout ),
	.datae(!\nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.dataf(!\nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000000000000000;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( !\nios|cpu|D_iw [14] & ( \nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [15] & (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [11] & \nios|cpu|D_iw [13]))) ) ) ) # ( \nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [12] & ( 
// (!\nios|cpu|D_iw [15] & (\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [11] & \nios|cpu|D_iw [13]))) ) ) ) # ( !\nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [15] & (\nios|cpu|D_iw [16] & \nios|cpu|D_iw [13])) ) ) )

	.dataa(!\nios|cpu|D_iw [15]),
	.datab(!\nios|cpu|D_iw [16]),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h0022002000020000;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \nios|cpu|Equal0~7 (
// Equation(s):
// \nios|cpu|Equal0~7_combout  = ( !\nios|cpu|D_iw [2] & ( !\nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] & !\nios|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw [5]),
	.datae(!\nios|cpu|D_iw [2]),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~7 .extended_lut = "off";
defparam \nios|cpu|Equal0~7 .lut_mask = 64'h8000000000000000;
defparam \nios|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \nios|cpu|D_iw[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \nios|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \nios|cpu|D_ctrl_b_is_dst~0_combout  = ( \nios|cpu|D_iw [5] & ( \nios|cpu|D_iw [4] & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw [3]) # (\nios|cpu|D_iw [2])))) # (\nios|cpu|D_iw [1] & (\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw [2]) # 
// (!\nios|cpu|D_iw [3])))) ) ) ) # ( !\nios|cpu|D_iw [5] & ( \nios|cpu|D_iw [4] & ( (!\nios|cpu|D_iw [1] & (((!\nios|cpu|D_iw [0])))) # (\nios|cpu|D_iw [1] & (\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw [2]) # (!\nios|cpu|D_iw [3])))) ) ) ) # ( \nios|cpu|D_iw 
// [5] & ( !\nios|cpu|D_iw [4] & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw [2]) # (\nios|cpu|D_iw [3])))) # (\nios|cpu|D_iw [1] & (((\nios|cpu|D_iw [0])))) ) ) ) # ( !\nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw [4] & ( (!\nios|cpu|D_iw [1] 
// & ((!\nios|cpu|D_iw [0]) # ((!\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [3])))) # (\nios|cpu|D_iw [1] & (((\nios|cpu|D_iw [0])))) ) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(!\nios|cpu|D_iw [1]),
	.datac(!\nios|cpu|D_iw [3]),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hCCB38C33CC32C432;
defparam \nios|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \nios|cpu|d_writedata[16]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[16]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|sdram_s1_agent|rp_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 64'h0000000000AA00AA;
defparam \mm_interconnect_0|rsp_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt~20 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt~20_combout  = ( \nios|cpu|Add2~69_sumout  & ( ((\nios|cpu|F_pc_sel_nxt.01~0_combout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout )) # (\nios|cpu|Add0~69_sumout ) ) ) # ( !\nios|cpu|Add2~69_sumout  & ( ((\nios|cpu|Add0~69_sumout  & 
// !\nios|cpu|F_pc_sel_nxt.10~1_combout )) # (\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\nios|cpu|Add0~69_sumout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt~20 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt~20 .lut_mask = 64'h4F4F4F4F7F7F7F7F;
defparam \nios|cpu|F_pc_no_crst_nxt~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \nios|cpu|F_pc[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|R_ctrl_exception~q ),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \nios|cpu|Add0~1 (
// Equation(s):
// \nios|cpu|Add0~1_sumout  = SUM(( \nios|cpu|F_pc [2] ) + ( GND ) + ( \nios|cpu|Add0~98  ))
// \nios|cpu|Add0~2  = CARRY(( \nios|cpu|F_pc [2] ) + ( GND ) + ( \nios|cpu|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~1_sumout ),
	.cout(\nios|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~1 .extended_lut = "off";
defparam \nios|cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \nios|cpu|Add0~69 (
// Equation(s):
// \nios|cpu|Add0~69_sumout  = SUM(( \nios|cpu|F_pc [3] ) + ( GND ) + ( \nios|cpu|Add0~2  ))
// \nios|cpu|Add0~70  = CARRY(( \nios|cpu|F_pc [3] ) + ( GND ) + ( \nios|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~69_sumout ),
	.cout(\nios|cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~69 .extended_lut = "off";
defparam \nios|cpu|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \nios|cpu|Add0~73 (
// Equation(s):
// \nios|cpu|Add0~73_sumout  = SUM(( \nios|cpu|F_pc [4] ) + ( GND ) + ( \nios|cpu|Add0~70  ))
// \nios|cpu|Add0~74  = CARRY(( \nios|cpu|F_pc [4] ) + ( GND ) + ( \nios|cpu|Add0~70  ))

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~73_sumout ),
	.cout(\nios|cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~73 .extended_lut = "off";
defparam \nios|cpu|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \nios|cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = ( \nios|cpu|d_writedata [8] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h00AA00AA00000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 64'h000000000000FFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N16
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h0A000A0000000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 64'h000000000F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24] & ( 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h0CFF0CFF0CCC0CCC;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34] & ( ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout )) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38 .lut_mask = 64'h000A000A555F555F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19 .lut_mask = 64'h000E00000F0F0000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N47
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address 
// [2] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [41] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [3] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [5]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [3] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|W_alu_result [5]),
	.datab(!\nios|cpu|F_pc [3]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_001|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \nios|cpu|E_src2[6]~feeder (
// Equation(s):
// \nios|cpu|E_src2[6]~feeder_combout  = ( \nios|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \nios|cpu|R_dst_regnum[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_dst_regnum[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \nios|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N3
cyclonev_lcell_comb \nios|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \nios|cpu|R_ctrl_br_nxt~0_combout  = ( !\nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw [5]) # ((!\nios|cpu|D_iw[4]~DUPLICATE_q ) # (!\nios|cpu|D_iw[3]~DUPLICATE_q )) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \nios|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'hFFFAFFFA00000000;
defparam \nios|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \nios|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \nios|cpu|R_ctrl_br_nxt~1_combout  = (\nios|cpu|D_iw [1] & \nios|cpu|D_iw [2])

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_ctrl_br_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br_nxt~1 .extended_lut = "off";
defparam \nios|cpu|R_ctrl_br_nxt~1 .lut_mask = 64'h0505050505050505;
defparam \nios|cpu|R_ctrl_br_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \nios|cpu|R_ctrl_br_nxt~2 (
// Equation(s):
// \nios|cpu|R_ctrl_br_nxt~2_combout  = ( \nios|cpu|R_ctrl_br_nxt~1_combout  & ( \nios|cpu|R_ctrl_br_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_ctrl_br_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br_nxt~2 .extended_lut = "off";
defparam \nios|cpu|R_ctrl_br_nxt~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios|cpu|R_ctrl_br_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N56
dffeas \nios|cpu|R_ctrl_br (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|R_ctrl_br_nxt~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~0_combout  = ( !\nios|cpu|D_ctrl_force_src2_zero~5_combout  & ( (!\nios|cpu|D_ctrl_force_src2_zero~4_combout  & (!\nios|cpu|D_ctrl_force_src2_zero~6_combout  & !\nios|cpu|Equal0~10_combout )) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datac(!\nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datad(!\nios|cpu|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'hC000C00000000000;
defparam \nios|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \nios|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \nios|cpu|D_ctrl_retaddr~2_combout  = ( \nios|cpu|D_iw [16] & ( (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [15] & (!\nios|cpu|D_iw [12] & \nios|cpu|D_iw [13]))) ) ) # ( !\nios|cpu|D_iw [16] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [15] & (!\nios|cpu|D_iw 
// [12] & \nios|cpu|D_iw [13]))) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [15]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0010001000400040;
defparam \nios|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \nios|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \nios|cpu|D_ctrl_retaddr~0_combout  = ( \nios|cpu|D_ctrl_retaddr~2_combout  & ( (!\nios|cpu|Equal0~0_combout  & (!\nios|cpu|Equal0~7_combout  & !\nios|cpu|Equal0~8_combout )) ) ) # ( !\nios|cpu|D_ctrl_retaddr~2_combout  & ( (!\nios|cpu|Equal0~7_combout  & 
// !\nios|cpu|Equal0~8_combout ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|Equal0~7_combout ),
	.datad(!\nios|cpu|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_retaddr~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hF000F000A000A000;
defparam \nios|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \nios|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \nios|cpu|D_ctrl_retaddr~3_combout  = ( \nios|cpu|D_iw [15] & ( \nios|cpu|D_iw [14] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [11] & !\nios|cpu|D_iw [12]))) ) ) ) # ( \nios|cpu|D_iw [15] & ( !\nios|cpu|D_iw [14] & ( (\nios|cpu|D_iw 
// [16] & (\nios|cpu|D_iw [13] & !\nios|cpu|D_iw [12])) ) ) ) # ( !\nios|cpu|D_iw [15] & ( !\nios|cpu|D_iw [14] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & ((!\nios|cpu|D_iw [12]) # (\nios|cpu|D_iw [11])))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|D_iw [12]),
	.datae(!\nios|cpu|D_iw [15]),
	.dataf(!\nios|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h1101110000000100;
defparam \nios|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \nios|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \nios|cpu|D_ctrl_retaddr~1_combout  = ( \nios|cpu|Equal0~9_combout  & ( \nios|cpu|D_ctrl_retaddr~3_combout  ) ) # ( !\nios|cpu|Equal0~9_combout  & ( \nios|cpu|D_ctrl_retaddr~3_combout  & ( (!\nios|cpu|D_ctrl_force_src2_zero~0_combout ) # 
// ((!\nios|cpu|D_ctrl_retaddr~0_combout ) # (\nios|cpu|Equal0~0_combout )) ) ) ) # ( \nios|cpu|Equal0~9_combout  & ( !\nios|cpu|D_ctrl_retaddr~3_combout  ) ) # ( !\nios|cpu|Equal0~9_combout  & ( !\nios|cpu|D_ctrl_retaddr~3_combout  & ( 
// (!\nios|cpu|D_ctrl_force_src2_zero~0_combout ) # ((!\nios|cpu|D_ctrl_retaddr~0_combout ) # ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & \nios|cpu|Equal0~0_combout ))) ) ) )

	.dataa(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(!\nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(!\nios|cpu|D_ctrl_retaddr~0_combout ),
	.datae(!\nios|cpu|Equal0~9_combout ),
	.dataf(!\nios|cpu|D_ctrl_retaddr~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFCDFFFFFFCFFFFF;
defparam \nios|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \nios|cpu|R_ctrl_retaddr (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N57
cyclonev_lcell_comb \nios|cpu|R_src1~0 (
// Equation(s):
// \nios|cpu|R_src1~0_combout  = ( \nios|cpu|R_ctrl_retaddr~q  & ( ((\nios|cpu|E_valid_from_R~q  & \nios|cpu|R_ctrl_br~q )) # (\nios|cpu|R_valid~q ) ) ) # ( !\nios|cpu|R_ctrl_retaddr~q  & ( (\nios|cpu|E_valid_from_R~q  & \nios|cpu|R_ctrl_br~q ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_valid_from_R~q ),
	.datac(!\nios|cpu|R_valid~q ),
	.datad(!\nios|cpu|R_ctrl_br~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1~0 .extended_lut = "off";
defparam \nios|cpu|R_src1~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \nios|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \nios|cpu|E_src2[7]~feeder (
// Equation(s):
// \nios|cpu|E_src2[7]~feeder_combout  = ( \nios|cpu|D_iw [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \nios|cpu|Add0~77 (
// Equation(s):
// \nios|cpu|Add0~77_sumout  = SUM(( \nios|cpu|F_pc [5] ) + ( GND ) + ( \nios|cpu|Add0~74  ))
// \nios|cpu|Add0~78  = CARRY(( \nios|cpu|F_pc [5] ) + ( GND ) + ( \nios|cpu|Add0~74  ))

	.dataa(!\nios|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~77_sumout ),
	.cout(\nios|cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~77 .extended_lut = "off";
defparam \nios|cpu|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \nios|cpu|Add0~81 (
// Equation(s):
// \nios|cpu|Add0~81_sumout  = SUM(( \nios|cpu|F_pc [6] ) + ( GND ) + ( \nios|cpu|Add0~78  ))
// \nios|cpu|Add0~82  = CARRY(( \nios|cpu|F_pc [6] ) + ( GND ) + ( \nios|cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~81_sumout ),
	.cout(\nios|cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~81 .extended_lut = "off";
defparam \nios|cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \nios|cpu|E_src2[9]~feeder (
// Equation(s):
// \nios|cpu|E_src2[9]~feeder_combout  = \nios|cpu|D_iw [15]

	.dataa(!\nios|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \nios|cpu|Equal62~6 (
// Equation(s):
// \nios|cpu|Equal62~6_combout  = ( \nios|cpu|D_iw [16] & ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [14] & !\nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~6 .extended_lut = "off";
defparam \nios|cpu|Equal62~6 .lut_mask = 64'h0000000000008000;
defparam \nios|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \nios|cpu|Equal0~1 (
// Equation(s):
// \nios|cpu|Equal0~1_combout  = ( !\nios|cpu|D_iw [1] & ( \nios|cpu|D_iw[3]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [5] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [0]))) ) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(!\nios|cpu|D_iw [1]),
	.dataf(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~1 .extended_lut = "off";
defparam \nios|cpu|Equal0~1 .lut_mask = 64'h0000000080000000;
defparam \nios|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \nios|cpu|Equal0~6 (
// Equation(s):
// \nios|cpu|Equal0~6_combout  = ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( !\nios|cpu|D_iw [5] & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [0] & (!\nios|cpu|D_iw [2] & !\nios|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw [0]),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~6 .extended_lut = "off";
defparam \nios|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \nios|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \nios|cpu|Equal0~4 (
// Equation(s):
// \nios|cpu|Equal0~4_combout  = ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( !\nios|cpu|D_iw [0] & ( (!\nios|cpu|D_iw [5] & (\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] & !\nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~4 .extended_lut = "off";
defparam \nios|cpu|Equal0~4 .lut_mask = 64'h0000200000000000;
defparam \nios|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \nios|cpu|Equal0~5 (
// Equation(s):
// \nios|cpu|Equal0~5_combout  = ( \nios|cpu|D_iw [5] & ( !\nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [0] & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & !\nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw [0]),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw [5]),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~5 .extended_lut = "off";
defparam \nios|cpu|Equal0~5 .lut_mask = 64'h0000800000000000;
defparam \nios|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \nios|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \nios|cpu|D_ctrl_br_cmp~0_combout  = ( !\nios|cpu|Equal0~4_combout  & ( !\nios|cpu|Equal0~5_combout  & ( (!\nios|cpu|Equal0~1_combout  & (!\nios|cpu|Equal0~6_combout  & ((!\nios|cpu|R_ctrl_br_nxt~0_combout ) # (!\nios|cpu|R_ctrl_br_nxt~1_combout )))) ) ) 
// )

	.dataa(!\nios|cpu|Equal0~1_combout ),
	.datab(!\nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\nios|cpu|Equal0~6_combout ),
	.datad(!\nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datae(!\nios|cpu|Equal0~4_combout ),
	.dataf(!\nios|cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'hA080000000000000;
defparam \nios|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \nios|cpu|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout  = ( !\nios|cpu|D_iw [0] & ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [2] & \nios|cpu|D_iw [5]))) ) ) ) # ( !\nios|cpu|D_iw [0] & ( 
// !\nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] & (\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [2] & \nios|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [5]),
	.datae(!\nios|cpu|D_iw [0]),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h0020000000800000;
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \nios|cpu|Equal62~5 (
// Equation(s):
// \nios|cpu|Equal62~5_combout  = ( !\nios|cpu|D_iw [14] & ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~5 .extended_lut = "off";
defparam \nios|cpu|Equal62~5 .lut_mask = 64'h0000000080000000;
defparam \nios|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N24
cyclonev_lcell_comb \nios|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \nios|cpu|D_ctrl_br_cmp~1_combout  = ( \nios|cpu|D_ctrl_alu_force_xor~1_combout  & ( \nios|cpu|Equal62~5_combout  & ( (!\nios|cpu|D_ctrl_br_cmp~0_combout ) # ((\nios|cpu|Equal0~0_combout ) # (\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout )) ) ) ) # ( 
// !\nios|cpu|D_ctrl_alu_force_xor~1_combout  & ( \nios|cpu|Equal62~5_combout  & ( (!\nios|cpu|D_ctrl_br_cmp~0_combout ) # ((\nios|cpu|Equal0~0_combout ) # (\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout )) ) ) ) # ( \nios|cpu|D_ctrl_alu_force_xor~1_combout  & 
// ( !\nios|cpu|Equal62~5_combout  & ( (!\nios|cpu|D_ctrl_br_cmp~0_combout ) # ((\nios|cpu|Equal0~0_combout ) # (\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout )) ) ) ) # ( !\nios|cpu|D_ctrl_alu_force_xor~1_combout  & ( !\nios|cpu|Equal62~5_combout  & ( 
// (!\nios|cpu|D_ctrl_br_cmp~0_combout ) # (((\nios|cpu|Equal62~6_combout  & \nios|cpu|Equal0~0_combout )) # (\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout )) ) ) )

	.dataa(!\nios|cpu|Equal62~6_combout ),
	.datab(!\nios|cpu|D_ctrl_br_cmp~0_combout ),
	.datac(!\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datad(!\nios|cpu|Equal0~0_combout ),
	.datae(!\nios|cpu|D_ctrl_alu_force_xor~1_combout ),
	.dataf(!\nios|cpu|Equal62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hCFDFCFFFCFFFCFFF;
defparam \nios|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \nios|cpu|R_ctrl_br_cmp (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_br_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \nios|cpu|Equal62~4 (
// Equation(s):
// \nios|cpu|Equal62~4_combout  = ( !\nios|cpu|D_iw [15] & ( \nios|cpu|D_iw [12] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [11] & !\nios|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|D_iw [14]),
	.datae(!\nios|cpu|D_iw [15]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~4 .extended_lut = "off";
defparam \nios|cpu|Equal62~4 .lut_mask = 64'h0000000010000000;
defparam \nios|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \nios|cpu|D_op_rdctl (
// Equation(s):
// \nios|cpu|D_op_rdctl~combout  = ( \nios|cpu|Equal0~0_combout  & ( \nios|cpu|Equal62~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|Equal0~0_combout ),
	.dataf(!\nios|cpu|Equal62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_op_rdctl .extended_lut = "off";
defparam \nios|cpu|D_op_rdctl .lut_mask = 64'h000000000000FFFF;
defparam \nios|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \nios|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \nios|cpu|Add0~85 (
// Equation(s):
// \nios|cpu|Add0~85_sumout  = SUM(( \nios|cpu|F_pc [7] ) + ( GND ) + ( \nios|cpu|Add0~82  ))
// \nios|cpu|Add0~86  = CARRY(( \nios|cpu|F_pc [7] ) + ( GND ) + ( \nios|cpu|Add0~82  ))

	.dataa(!\nios|cpu|F_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~85_sumout ),
	.cout(\nios|cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~85 .extended_lut = "off";
defparam \nios|cpu|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[7]~24 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[7]~24_combout  = ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  & ( \nios|cpu|Add2~85_sumout  & ( (\nios|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios|cpu|Add0~85_sumout ) ) ) ) # ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  & ( 
// !\nios|cpu|Add2~85_sumout  & ( (\nios|cpu|Add0~85_sumout  & !\nios|cpu|F_pc_sel_nxt.10~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Add0~85_sumout ),
	.datac(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.dataf(!\nios|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[7]~24 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[7]~24 .lut_mask = 64'h303000003F3F0000;
defparam \nios|cpu|F_pc_no_crst_nxt[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \nios|cpu|F_pc[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \nios|cpu|Add0~65 (
// Equation(s):
// \nios|cpu|Add0~65_sumout  = SUM(( \nios|cpu|F_pc [8] ) + ( GND ) + ( \nios|cpu|Add0~86  ))
// \nios|cpu|Add0~66  = CARRY(( \nios|cpu|F_pc [8] ) + ( GND ) + ( \nios|cpu|Add0~86  ))

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~65_sumout ),
	.cout(\nios|cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~65 .extended_lut = "off";
defparam \nios|cpu|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \nios|cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \nios|cpu|E_src2[10]~feeder (
// Equation(s):
// \nios|cpu|E_src2[10]~feeder_combout  = \nios|cpu|D_iw [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[10]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \nios|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[14]~2 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[14]~2_combout  = ( \nios|cpu|E_shift_rot_result [13] & ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [15] ) ) ) # ( !\nios|cpu|E_shift_rot_result [13] & ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( 
// \nios|cpu|E_shift_rot_result [15] ) ) ) # ( \nios|cpu|E_shift_rot_result [13] & ( !\nios|cpu|R_ctrl_shift_rot_right~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [13]),
	.dataf(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[14]~2 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[14]~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \nios|cpu|E_shift_rot_result_nxt[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [6])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \nios|cpu|F_iw[6]~63 (
// Equation(s):
// \nios|cpu|F_iw[6]~63_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [6]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[6]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[6]~63 .extended_lut = "off";
defparam \nios|cpu|F_iw[6]~63 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|F_iw[6]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [43] = ( \nios|cpu|F_pc [5] & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|W_alu_result [7])) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [5] & ( 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|W_alu_result [7]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\nios|cpu|W_alu_result [7]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .lut_mask = 64'h111111111F1F1F1F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5] ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5] ) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h333300003333FFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[5]~17 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[5]~17_combout  = ( \nios|cpu|E_shift_rot_result [6] & ( (\nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ) # (\nios|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios|cpu|E_shift_rot_result [6] & ( 
// (!\nios|cpu|R_ctrl_shift_rot_right~q  & \nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[5]~17 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[5]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|E_shift_rot_result_nxt[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N28
dffeas \nios|cpu|E_shift_rot_result[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[5]~17_combout ),
	.asdata(\nios|cpu|E_src1 [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[6]~18 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[6]~18_combout  = ( \nios|cpu|E_shift_rot_result [5] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [7]) ) ) # ( !\nios|cpu|E_shift_rot_result [5] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [7]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[6]~18 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[6]~18 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|E_shift_rot_result_nxt[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \nios|cpu|E_shift_rot_result[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[6]~18_combout ),
	.asdata(\nios|cpu|E_src1 [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[7]~19 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[7]~19_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [6]))) # (\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [8]))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [8]),
	.datac(!\nios|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[7]~19 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[7]~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios|cpu|E_shift_rot_result_nxt[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \nios|cpu|E_shift_rot_result[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[7]~19_combout ),
	.asdata(\nios|cpu|E_src1 [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [45] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [9]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|W_alu_result [9]),
	.datab(!\nios|cpu|F_pc [7]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_001|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34  ))
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~6  = CARRY(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5_sumout ),
	.cout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N52
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|address 
// [7]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [7]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [32] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\nios|cpu|d_byteenable [0]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\nios|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [0] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [0] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [0] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [0]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [32] = ((\nios|cpu|d_byteenable [0] & \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1])

	.dataa(!\nios|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 64'h05FF05FF05FF05FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = ( \nios|cpu|d_writedata[1]~DUPLICATE_q  & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata[1]~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \nios|cpu|d_writedata[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N19
dffeas \nios|cpu|d_writedata[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \nios|cpu|Add0~89 (
// Equation(s):
// \nios|cpu|Add0~89_sumout  = SUM(( \nios|cpu|F_pc [9] ) + ( GND ) + ( \nios|cpu|Add0~66  ))
// \nios|cpu|Add0~90  = CARRY(( \nios|cpu|F_pc [9] ) + ( GND ) + ( \nios|cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~89_sumout ),
	.cout(\nios|cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~89 .extended_lut = "off";
defparam \nios|cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \nios|cpu|Add0~93 (
// Equation(s):
// \nios|cpu|Add0~93_sumout  = SUM(( !\nios|cpu|F_pc [10] ) + ( GND ) + ( \nios|cpu|Add0~90  ))
// \nios|cpu|Add0~94  = CARRY(( !\nios|cpu|F_pc [10] ) + ( GND ) + ( \nios|cpu|Add0~90  ))

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~93_sumout ),
	.cout(\nios|cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~93 .extended_lut = "off";
defparam \nios|cpu|Add0~93 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \nios|cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \nios|cpu|E_mem_byte_en[1]~0 (
// Equation(s):
// \nios|cpu|E_mem_byte_en[1]~0_combout  = ( \nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|Add2~105_sumout ) # (!\nios|cpu|D_ctrl_mem16~1_combout  $ (!\nios|cpu|D_ctrl_mem8~1_combout )) ) ) # ( !\nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem16~1_combout  
// & (\nios|cpu|D_ctrl_mem8~1_combout )) # (\nios|cpu|D_ctrl_mem16~1_combout  & ((!\nios|cpu|D_ctrl_mem8~1_combout ) # (!\nios|cpu|Add2~105_sumout ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios|cpu|Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_mem_byte_en[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_mem_byte_en[1]~0 .extended_lut = "off";
defparam \nios|cpu|E_mem_byte_en[1]~0 .lut_mask = 64'h3F3C3F3CFF3CFF3C;
defparam \nios|cpu|E_mem_byte_en[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \nios|cpu|d_byteenable[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_mem_byte_en[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \nios|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [33] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\nios|cpu|d_byteenable [1]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_byteenable [1]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N20
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [1] ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [1] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N28
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55 .lut_mask = 64'h0000000055555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N58
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q  ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N52
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [15]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// )) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [15])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [15]))) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg 
// [15])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [15]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44 .lut_mask = 64'h04048C8C3737BFBF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21 .lut_mask = 64'h0E0F0E0F00000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16]

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [16]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \nios|cpu|d_writedata[10]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[10]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N28
dffeas \nios|cpu|d_writedata[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout )) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13])))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [10]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [10]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \nios|cpu|d_writedata[12]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[12]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal4~0_combout  = (!\nios|cpu|W_alu_result [3] & \nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [3]),
	.datad(!\nios|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h00F000F000F000F0;
defparam \mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~3 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~3_combout  = (\mm_interconnect_0|router|Equal3~2_combout  & !\nios|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datad(!\nios|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~3 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~3 .lut_mask = 64'h0F000F000F000F00;
defparam \mm_interconnect_0|router|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|leds_s1_agent|m0_write~0_combout  = (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_agent|m0_write~0 .lut_mask = 64'h00F000F000F000F0;
defparam \mm_interconnect_0|leds_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0_combout  = ( \mm_interconnect_0|leds_s1_translator|wait_latency_counter [1] & ( \mm_interconnect_0|leds_s1_agent|m0_write~0_combout  & ( 
// (!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & (!\nios|cpu|W_alu_result [4] & \mm_interconnect_0|router|Equal3~2_combout )) ) ) ) # ( !\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1] & ( 
// \mm_interconnect_0|leds_s1_agent|m0_write~0_combout  & ( (\leds|always0~0_combout  & (\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & (!\nios|cpu|W_alu_result [4] & \mm_interconnect_0|router|Equal3~2_combout ))) ) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.datac(!\nios|cpu|W_alu_result [4]),
	.datad(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datae(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1]),
	.dataf(!\mm_interconnect_0|leds_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000001000C0;
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N19
dffeas \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1_combout  = ( !\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & ( \mm_interconnect_0|leds_s1_agent|m0_write~0_combout  & ( (!\nios|cpu|W_alu_result [4] & 
// (\mm_interconnect_0|router|Equal3~2_combout  & ((!\leds|always0~0_combout ) # (\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1])))) ) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1]),
	.datac(!\nios|cpu|W_alu_result [4]),
	.datad(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datae(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.dataf(!\mm_interconnect_0|leds_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000000B00000;
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N13
dffeas \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// !\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] $ ((((!\mm_interconnect_0|router|Equal3~2_combout ) # (!\leds|always0~0_combout )) # (\nios|cpu|W_alu_result [4]))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] ) ) )

	.dataa(!\nios|cpu|W_alu_result [4]),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.datad(!\leds|always0~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.dataf(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0F0F0F2D0F0F0F0F;
defparam \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \leds|always0~4 (
// Equation(s):
// \leds|always0~4_combout  = ( !\nios|cpu|W_alu_result [4] & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1] & \mm_interconnect_0|router|Equal3~2_combout )) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1]),
	.datad(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|always0~4 .extended_lut = "off";
defparam \leds|always0~4 .lut_mask = 64'h0050005000000000;
defparam \leds|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|uav_read~0 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  = ( !\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & ( \nios|cpu|d_read~DUPLICATE_q  ) )

	.dataa(!\nios|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|uav_read~0 .lut_mask = 64'h5555555500000000;
defparam \mm_interconnect_0|nios_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2_combout  = ( !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & (\leds|always0~4_combout  & 
// \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\leds|always0~4_combout ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h0003000300000000;
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N34
dffeas \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) # (((\leds|always0~4_combout  & \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )) # (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( (\leds|always0~4_combout  & (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )) ) ) ) # ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0] & ( !\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datab(!\leds|always0~4_combout ),
	.datac(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datae(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000AFAF0030AFBF;
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & (\leds|always0~4_combout  & (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ))) ) ) ) # ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datab(!\leds|always0~4_combout ),
	.datac(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datae(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FAFA0002FAFA;
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \leds|always0~1 (
// Equation(s):
// \leds|always0~1_combout  = ( \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( !\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1] ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|always0~1 .extended_lut = "off";
defparam \leds|always0~1 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \leds|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & ( \leds|always0~1_combout  & ( (\mm_interconnect_0|router|Equal3~3_combout  & 
// (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ) # (!\leds|always0~0_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & ( \leds|always0~1_combout  & ( (\mm_interconnect_0|router|Equal3~3_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & 
// (\leds|always0~0_combout  & !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal3~3_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datac(!\leds|always0~0_combout ),
	.datad(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.dataf(!\leds|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000001005400;
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  = ( \mm_interconnect_0|nios_data_master_translator|read_accepted~q  & ( \mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) # ( 
// !\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & ( \mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\nios|cpu|d_read~DUPLICATE_q  & (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// ((!\mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # (\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout )))) ) ) )

	.dataa(!\nios|cpu|d_read~DUPLICATE_q ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datae(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.dataf(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|read_accepted~0 .lut_mask = 64'h000000001101FFFF;
defparam \mm_interconnect_0|nios_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N49
dffeas \mm_interconnect_0|nios_data_master_translator|read_accepted (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\nios|cpu|d_read~DUPLICATE_q  & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ))

	.dataa(!\nios|cpu|d_read~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 64'h0404040404040404;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N20
dffeas \nios|cpu|d_write (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_write .is_wysiwyg = "true";
defparam \nios|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~0_combout  = ( \mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ( \nios|cpu|d_write~q  & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\nios|cpu|d_read~DUPLICATE_q  & !\jtag_uart_0|av_waitrequest~DUPLICATE_q ))) ) ) ) # ( !\mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ( \nios|cpu|d_write~q  & ( 
// (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\jtag_uart_0|av_waitrequest~DUPLICATE_q ) ) ) ) # ( \mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ( !\nios|cpu|d_write~q  & ( 
// (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\nios|cpu|d_read~DUPLICATE_q  & !\jtag_uart_0|av_waitrequest~DUPLICATE_q ))) ) ) ) # ( 
// !\mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ( !\nios|cpu|d_write~q  & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// (\nios|cpu|d_read~DUPLICATE_q  & !\jtag_uart_0|av_waitrequest~DUPLICATE_q ))) ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(!\nios|cpu|d_read~DUPLICATE_q ),
	.datad(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.dataf(!\nios|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~0 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~0 .lut_mask = 64'h0400040055000400;
defparam \jtag_uart_0|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] ) ) # 
// ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h00F000F000FF00FF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout  = ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// ((\mm_interconnect_0|router|Equal3~2_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & \mm_interconnect_0|router|Equal4~0_combout ))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) ) )

	.dataa(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datae(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h0F0F0F1F0F0F0F0F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h000000000000CCCC;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h5550555055505550;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout  = ( \mm_interconnect_0|router|Equal4~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & \mm_interconnect_0|router|Equal3~2_combout ))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|router|Equal4~0_combout  & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N22
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~1_combout  = ( \mm_interconnect_0|router|Equal4~0_combout  & ( (\jtag_uart_0|av_waitrequest~0_combout  & (\mm_interconnect_0|router|Equal3~2_combout  & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [1])) ) )

	.dataa(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~1 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~1 .lut_mask = 64'h0000000005000500;
defparam \jtag_uart_0|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N4
dffeas \jtag_uart_0|av_waitrequest~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|av_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|router|Equal3~2_combout  & 
// (\mm_interconnect_0|router|Equal4~0_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & \jtag_uart_0|av_waitrequest~DUPLICATE_q ))) ) )

	.dataa(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datab(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datad(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 .lut_mask = 64'h0001000100000000;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N28
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = ( \nios|cpu|d_read~DUPLICATE_q  & ( \mm_interconnect_0|router|Equal4~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|router|Equal3~2_combout  & (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|nios_data_master_translator|read_accepted~q ))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datae(!\nios|cpu|d_read~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 64'h0000000000000200;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \jtag_uart_0|av_waitrequest (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest .is_wysiwyg = "true";
defparam \jtag_uart_0|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N6
cyclonev_lcell_comb \jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \jtag_uart_0|fifo_rd~0_combout  = ( !\nios|cpu|W_alu_result [2] & ( !\jtag_uart_0|av_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|av_waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \jtag_uart_0|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & ( !\jtag_uart_0|wr_rfifo~combout  $ 
// (((!\jtag_uart_0|fifo_rd~0_combout ) # (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & ( 
// \jtag_uart_0|wr_rfifo~combout  ) )

	.dataa(!\jtag_uart_0|fifo_rd~0_combout ),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\jtag_uart_0|wr_rfifo~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N2
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|rvalid~0 (
// Equation(s):
// \jtag_uart_0|rvalid~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  & ( \mm_interconnect_0|router|Equal4~0_combout  & ( (\jtag_uart_0|fifo_rd~0_combout  & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|router|Equal3~2_combout  & \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) ) ) )

	.dataa(!\jtag_uart_0|fifo_rd~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|rvalid~0 .lut_mask = 64'h0000000000000004;
defparam \jtag_uart_0|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N5
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N8
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N11
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N14
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) 
// + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \jtag_uart_0|wr_rfifo~combout  ) # ( !\jtag_uart_0|wr_rfifo~combout  & ( 
// (((\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0302000503020000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 64'h0010FAFA0000FFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hFFDFFFDFFF00FF00;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .lut_mask = 64'h00000C0C0000CCCC;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N52
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N31
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .lut_mask = 64'h0000000000000400;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N34
dffeas \jtag_uart_0|t_dav (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|t_dav .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h30FF30FF30333033;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000000000000040;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N22
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.dataf(!\jtag_uart_0|t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h0004005500000055;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N50
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (((\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q )) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) ) # ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// (((!\jtag_uart_0|rvalid~0_combout ) # ((\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ) # 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\jtag_uart_0|rvalid~0_combout ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datag(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "on";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h3F3FFBFF3F3FFFFF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q  & ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000000000FF00FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000000001;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( \jtag_uart_0|fifo_rd~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) # (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) ) ) ) # ( 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( \jtag_uart_0|fifo_rd~0_combout  & ( (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ) # 
// (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) ) ) ) # ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|fifo_rd~0_combout  ) ) 
// # ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|fifo_rd~0_combout  & ( (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|fifo_rd~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h000FFFFF000EEEEE;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \jtag_uart_0|wr_rfifo (
// Equation(s):
// \jtag_uart_0|wr_rfifo~combout  = ( \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q  & ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|wr_rfifo .extended_lut = "off";
defparam \jtag_uart_0|wr_rfifo .lut_mask = 64'h00000000AAAAAAAA;
defparam \jtag_uart_0|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N4
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N10
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N15
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N16
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N32
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N34
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N43
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N46
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|rvalid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \jtag_uart_0|av_waitrequest~2 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~2_combout  = ( \mm_interconnect_0|router|Equal4~0_combout  & ( (\mm_interconnect_0|router|Equal3~2_combout  & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~2 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~2 .lut_mask = 64'h0000000030303030;
defparam \jtag_uart_0|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N5
dffeas \jtag_uart_0|r_val (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|r_val~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|r_val .is_wysiwyg = "true";
defparam \jtag_uart_0|r_val .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 64'h0000000000F000F0;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h303030300000F0A0;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(!\jtag_uart_0|r_val~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h0055005500550055;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N32
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N34
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N37
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N46
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N40
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [8])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N44
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[0]~5 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[0]~5_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [8]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~5 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~5 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [35] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|d_byteenable [3]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\nios|cpu|d_byteenable [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85]~q  ) ) # ( !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][85]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h5555555500FF00FF;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \nios|cpu|E_src2[12]~feeder (
// Equation(s):
// \nios|cpu|E_src2[12]~feeder_combout  = ( \nios|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \nios|cpu|Equal62~9 (
// Equation(s):
// \nios|cpu|Equal62~9_combout  = ( !\nios|cpu|D_iw [12] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [14] & !\nios|cpu|D_iw [11]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [11]),
	.datae(!\nios|cpu|D_iw [12]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~9 .extended_lut = "off";
defparam \nios|cpu|Equal62~9 .lut_mask = 64'h0000000010000000;
defparam \nios|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \nios|cpu|Equal62~10 (
// Equation(s):
// \nios|cpu|Equal62~10_combout  = ( \nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [16] & ( (!\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [12] & \nios|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [15]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~10 .extended_lut = "off";
defparam \nios|cpu|Equal62~10 .lut_mask = 64'h0000000000000020;
defparam \nios|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \nios|cpu|Equal62~11 (
// Equation(s):
// \nios|cpu|Equal62~11_combout  = ( !\nios|cpu|D_iw [12] & ( \nios|cpu|D_iw [11] & ( (\nios|cpu|D_iw [15] & (\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [16] & \nios|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios|cpu|D_iw [15]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [14]),
	.datae(!\nios|cpu|D_iw [12]),
	.dataf(!\nios|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~11 .extended_lut = "off";
defparam \nios|cpu|Equal62~11 .lut_mask = 64'h0000000000010000;
defparam \nios|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \nios|cpu|Equal62~14 (
// Equation(s):
// \nios|cpu|Equal62~14_combout  = ( !\nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [14] & \nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~14 .extended_lut = "off";
defparam \nios|cpu|Equal62~14 .lut_mask = 64'h0002000000000000;
defparam \nios|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \nios|cpu|Equal62~13 (
// Equation(s):
// \nios|cpu|Equal62~13_combout  = ( \nios|cpu|D_iw [13] & ( !\nios|cpu|D_iw [14] & ( (!\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [15]),
	.datae(!\nios|cpu|D_iw [13]),
	.dataf(!\nios|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~13 .extended_lut = "off";
defparam \nios|cpu|Equal62~13 .lut_mask = 64'h0000200000000000;
defparam \nios|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\nios|cpu|Equal62~14_combout  & ( !\nios|cpu|Equal62~13_combout  & ( (!\nios|cpu|Equal62~9_combout  & (!\nios|cpu|Equal62~10_combout  & !\nios|cpu|Equal62~11_combout )) ) ) )

	.dataa(!\nios|cpu|Equal62~9_combout ),
	.datab(!\nios|cpu|Equal62~10_combout ),
	.datac(!\nios|cpu|Equal62~11_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|Equal62~14_combout ),
	.dataf(!\nios|cpu|Equal62~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'h8080000000000000;
defparam \nios|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \nios|cpu|Equal62~7 (
// Equation(s):
// \nios|cpu|Equal62~7_combout  = ( !\nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [12] & ( (\nios|cpu|D_iw [15] & (\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [14] & \nios|cpu|D_iw [16]))) ) ) )

	.dataa(!\nios|cpu|D_iw [15]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [16]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~7 .extended_lut = "off";
defparam \nios|cpu|Equal62~7 .lut_mask = 64'h0000000000010000;
defparam \nios|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & \nios|cpu|D_iw [16])) ) ) ) # ( !\nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [16] & 
// ((!\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [13])) # (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [12])))) ) ) ) # ( \nios|cpu|D_iw [11] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [16] & 
// \nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000106040202;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [16])) ) ) ) # ( !\nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [14] & 
// (!\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [16] & \nios|cpu|D_iw [13]))) ) ) ) # ( \nios|cpu|D_iw [11] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [16] & \nios|cpu|D_iw [13]))) ) ) ) # ( !\nios|cpu|D_iw [11] & 
// ( !\nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [14] $ (\nios|cpu|D_iw [12])))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h9000001000808080;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [16] & !\nios|cpu|D_iw [13]))) ) ) ) # ( \nios|cpu|D_iw [11] & ( !\nios|cpu|D_iw [15] & ( 
// (\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [13] & ((!\nios|cpu|D_iw [14]) # (\nios|cpu|D_iw [12])))) ) ) ) # ( !\nios|cpu|D_iw [11] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [16] & !\nios|cpu|D_iw [13])) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h03000B0000004000;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \nios|cpu|Equal62~8 (
// Equation(s):
// \nios|cpu|Equal62~8_combout  = ( \nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [16] & \nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~8 .extended_lut = "off";
defparam \nios|cpu|Equal62~8 .lut_mask = 64'h0000000000000001;
defparam \nios|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( !\nios|cpu|Equal62~8_combout  & ( (!\nios|cpu|Equal62~7_combout  & (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & 
// !\nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ))) ) )

	.dataa(!\nios|cpu|Equal62~7_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h8000800000000000;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \nios|cpu|Equal62~16 (
// Equation(s):
// \nios|cpu|Equal62~16_combout  = ( \nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [13] & ( (!\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [15] & !\nios|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|D_iw [12]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~16 .extended_lut = "off";
defparam \nios|cpu|Equal62~16 .lut_mask = 64'h0000200000000000;
defparam \nios|cpu|Equal62~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \nios|cpu|Equal0~11 (
// Equation(s):
// \nios|cpu|Equal0~11_combout  = ( \nios|cpu|D_iw [0] & ( !\nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [5]),
	.datae(!\nios|cpu|D_iw [0]),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~11 .extended_lut = "off";
defparam \nios|cpu|Equal0~11 .lut_mask = 64'h0000800000000000;
defparam \nios|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \nios|cpu|Equal62~15 (
// Equation(s):
// \nios|cpu|Equal62~15_combout  = ( !\nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [14] & !\nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~15 .extended_lut = "off";
defparam \nios|cpu|Equal62~15 .lut_mask = 64'h2000000000000000;
defparam \nios|cpu|Equal62~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N21
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~2_combout  = ( \nios|cpu|Equal62~15_combout  & ( (!\nios|cpu|Equal0~11_combout  & !\nios|cpu|Equal0~0_combout ) ) ) # ( !\nios|cpu|Equal62~15_combout  & ( (!\nios|cpu|Equal0~11_combout  & ((!\nios|cpu|Equal62~16_combout ) 
// # (!\nios|cpu|Equal0~0_combout ))) ) )

	.dataa(!\nios|cpu|Equal62~16_combout ),
	.datab(!\nios|cpu|Equal0~11_combout ),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hC8C8C8C8C0C0C0C0;
defparam \nios|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \nios|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \nios|cpu|D_ctrl_force_src2_zero~3_combout  = ( \nios|cpu|D_ctrl_force_src2_zero~2_combout  & ( \nios|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\nios|cpu|D_ctrl_retaddr~0_combout ) # ((\nios|cpu|Equal0~0_combout  & 
// ((!\nios|cpu|D_ctrl_force_src2_zero~1_combout ) # (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) ) # ( !\nios|cpu|D_ctrl_force_src2_zero~2_combout  & ( \nios|cpu|D_ctrl_force_src2_zero~0_combout  ) ) # ( 
// \nios|cpu|D_ctrl_force_src2_zero~2_combout  & ( !\nios|cpu|D_ctrl_force_src2_zero~0_combout  ) ) # ( !\nios|cpu|D_ctrl_force_src2_zero~2_combout  & ( !\nios|cpu|D_ctrl_force_src2_zero~0_combout  ) )

	.dataa(!\nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(!\nios|cpu|D_ctrl_retaddr~0_combout ),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.dataf(!\nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFFFFFFFFFFFFCFCE;
defparam \nios|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \nios|cpu|R_ctrl_force_src2_zero (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \nios|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \nios|cpu|D_iw [16] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [15] & !\nios|cpu|D_iw [11])) ) ) # ( !\nios|cpu|D_iw [16] & ( (!\nios|cpu|D_iw [11] & ((!\nios|cpu|D_iw [14]) # (\nios|cpu|D_iw [15]))) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [15]),
	.datac(gnd),
	.datad(!\nios|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hBB00BB0011001100;
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \nios|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & ( (\nios|cpu|D_iw [12] & (\nios|cpu|Equal0~0_combout  & !\nios|cpu|D_iw [13])) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(gnd),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000005000500;
defparam \nios|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N49
dffeas \nios|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \nios|cpu|E_src2[5]~0 (
// Equation(s):
// \nios|cpu|E_src2[5]~0_combout  = ((\nios|cpu|R_ctrl_hi_imm16~q ) # (\nios|cpu|R_ctrl_src_imm5_shift_rot~q )) # (\nios|cpu|R_ctrl_force_src2_zero~q )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[5]~0 .extended_lut = "off";
defparam \nios|cpu|E_src2[5]~0 .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \nios|cpu|E_src2[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \nios|cpu|R_src2_use_imm~5 (
// Equation(s):
// \nios|cpu|R_src2_use_imm~5_combout  = ( \nios|cpu|D_iw [2] & ( (!\nios|cpu|D_iw [1] & (\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw[4]~DUPLICATE_q ) # (!\nios|cpu|D_iw[3]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \nios|cpu|R_src2_use_imm~5 .lut_mask = 64'h0000000000A800A8;
defparam \nios|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \nios|cpu|R_src2_use_imm~1 (
// Equation(s):
// \nios|cpu|R_src2_use_imm~1_combout  = ( !\nios|cpu|D_iw [14] & ( (!\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [13] & \nios|cpu|Equal0~0_combout )))) ) ) # ( \nios|cpu|D_iw [14] & ( (!\nios|cpu|D_iw [11] & 
// (\nios|cpu|D_iw [12] & (\nios|cpu|D_iw [15] & (!\nios|cpu|D_iw [13] & \nios|cpu|Equal0~0_combout )))) ) )

	.dataa(!\nios|cpu|D_iw [11]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(!\nios|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \nios|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000020000200;
defparam \nios|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \nios|cpu|R_src2_use_imm~0 (
// Equation(s):
// \nios|cpu|R_src2_use_imm~0_combout  = ( \nios|cpu|R_ctrl_br_nxt~2_combout  & ( \nios|cpu|R_src2_use_imm~1_combout  ) ) # ( !\nios|cpu|R_ctrl_br_nxt~2_combout  & ( \nios|cpu|R_src2_use_imm~1_combout  ) ) # ( \nios|cpu|R_ctrl_br_nxt~2_combout  & ( 
// !\nios|cpu|R_src2_use_imm~1_combout  & ( ((\nios|cpu|R_src2_use_imm~5_combout ) # (\nios|cpu|D_ctrl_b_is_dst~0_combout )) # (\nios|cpu|R_valid~q ) ) ) ) # ( !\nios|cpu|R_ctrl_br_nxt~2_combout  & ( !\nios|cpu|R_src2_use_imm~1_combout  & ( 
// (\nios|cpu|R_src2_use_imm~5_combout ) # (\nios|cpu|D_ctrl_b_is_dst~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_valid~q ),
	.datac(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\nios|cpu|R_src2_use_imm~5_combout ),
	.datae(!\nios|cpu|R_ctrl_br_nxt~2_combout ),
	.dataf(!\nios|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \nios|cpu|R_src2_use_imm~0 .lut_mask = 64'h0FFF3FFFFFFFFFFF;
defparam \nios|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \nios|cpu|R_src2_use_imm (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \nios|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \nios|cpu|E_src2[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[12]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \nios|cpu|E_logic_result[12]~23 (
// Equation(s):
// \nios|cpu|E_logic_result[12]~23_combout  = ( \nios|cpu|E_src2 [12] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [12]))) ) ) # ( !\nios|cpu|E_src2 [12] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [12])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [12]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[12]~23 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[12]~23 .lut_mask = 64'h8383838336363636;
defparam \nios|cpu|E_logic_result[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \nios|cpu|E_alu_result[12]~24 (
// Equation(s):
// \nios|cpu|E_alu_result[12]~24_combout  = ( \nios|cpu|Add2~93_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((!\nios|cpu|R_ctrl_logic~q )) # (\nios|cpu|E_logic_result[12]~23_combout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) ) # ( !\nios|cpu|Add2~93_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_logic_result[12]~23_combout  & (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|E_logic_result[12]~23_combout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(!\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[12]~24 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[12]~24 .lut_mask = 64'h04370437C4F7C4F7;
defparam \nios|cpu|E_alu_result[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \nios|cpu|E_alu_result~1 (
// Equation(s):
// \nios|cpu|E_alu_result~1_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( \nios|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result~1 .extended_lut = "off";
defparam \nios|cpu|E_alu_result~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N56
dffeas \nios|cpu|W_alu_result[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[12]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~3 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~3_combout  = ( !\nios|cpu|W_alu_result [13] & ( \nios|cpu|W_alu_result [12] ) )

	.dataa(!\nios|cpu|W_alu_result [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~3 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~3 .lut_mask = 64'h5555555500000000;
defparam \mm_interconnect_0|router|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~4 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~4_combout  = ( \mm_interconnect_0|router|Equal1~1_combout  & ( \mm_interconnect_0|router|Equal1~2_combout  & ( (\mm_interconnect_0|router|Equal1~3_combout  & \mm_interconnect_0|router|Equal1~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~3_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~4 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~4 .lut_mask = 64'h0000000000000505;
defparam \mm_interconnect_0|router|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src2_valid~0_combout  = ( \nios|cpu|W_alu_result [3] & ( \mm_interconnect_0|router|Equal3~2_combout  & ( (!\mm_interconnect_0|router|Equal2~1_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & (\mm_interconnect_0|router|Equal1~4_combout  & \nios|cpu|W_alu_result [4]))) ) ) ) # ( \nios|cpu|W_alu_result [3] & ( !\mm_interconnect_0|router|Equal3~2_combout  & 
// ( (!\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & \mm_interconnect_0|router|Equal1~4_combout )) ) ) ) # ( !\nios|cpu|W_alu_result [3] & ( 
// !\mm_interconnect_0|router|Equal3~2_combout  & ( (!\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & \mm_interconnect_0|router|Equal1~4_combout )) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~4_combout ),
	.datad(!\nios|cpu|W_alu_result [4]),
	.datae(!\nios|cpu|W_alu_result [3]),
	.dataf(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 64'h0202020200000002;
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0] & ( (!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg [0]) # 
// (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h00000000FF0FFF0F;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) # ( 
// !\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) # ( \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & ( 
// !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout  & ( (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout  & (((\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datae(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h00000313FFFFFFFF;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]) # (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )

	.dataa(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ) # 
// (!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q )))

	.dataa(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ),
	.datab(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 64'h3322332233223322;
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \nios|cpu|d_writedata[13]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[13]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \nios|cpu|d_writedata[15]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[15]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = ( \nios|cpu|d_writedata [24] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [28]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [25] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [25] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [25]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \mm_interconnect_0|sdram_s1_agent|rp_valid~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h00F000F000000000;
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[28] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [28] = ( \onchip|the_altsyncram|auto_generated|q_a [28] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [28] & ( 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout 
// )))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_mux|src_payload~0_combout ))) ) ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [28] & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & 
// (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_payload~0_combout ))) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [28] & ( 
// !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_payload~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datac(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [28]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[28] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[28] .lut_mask = 64'h053705370537FFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \nios|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \nios|cpu|D_ctrl_mem16~0_combout  = ( \nios|cpu|D_iw [1] & ( (\nios|cpu|D_iw [0] & \nios|cpu|D_iw[3]~DUPLICATE_q ) ) ) # ( !\nios|cpu|D_iw [1] & ( (\nios|cpu|D_iw [0] & (\nios|cpu|D_iw[3]~DUPLICATE_q  & \nios|cpu|D_iw [2])) ) )

	.dataa(!\nios|cpu|D_iw [0]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0101010111111111;
defparam \nios|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9_combout  = ((\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15])) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [15])

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N49
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[7]~4 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[7]~4_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15])) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [15]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15]),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~4 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~4 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|d_writedata [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\nios|cpu|d_writedata [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[30] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [30] = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [30])) # (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [30])) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [30])) # (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [30]) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [30]),
	.datae(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[30] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[30] .lut_mask = 64'h000F333F555F777F;
defparam \mm_interconnect_0|rsp_mux|src_data[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \nios|cpu|av_ld_aligning_data (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \nios|cpu|av_ld_align_cycle[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \nios|cpu|d_read (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_read .is_wysiwyg = "true";
defparam \nios|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \nios|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \nios|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \mm_interconnect_0|rsp_mux|WideOr1~combout  & ( !\nios|cpu|av_ld_align_cycle [0] $ (!\nios|cpu|av_ld_align_cycle [1]) ) ) # ( !\mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (!\nios|cpu|d_read~q  & 
// (!\nios|cpu|av_ld_align_cycle [0] $ (!\nios|cpu|av_ld_align_cycle [1]))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|av_ld_align_cycle [0]),
	.datac(!\nios|cpu|d_read~q ),
	.datad(!\nios|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h30C030C033CC33CC;
defparam \nios|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N22
dffeas \nios|cpu|av_ld_align_cycle[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \nios|cpu|av_ld_rshift8~0 (
// Equation(s):
// \nios|cpu|av_ld_rshift8~0_combout  = ( \nios|cpu|av_ld_align_cycle [1] & ( (\nios|cpu|av_ld_aligning_data~q  & (!\nios|cpu|av_ld_align_cycle [0] & (\nios|cpu|W_alu_result [0] & \nios|cpu|W_alu_result [1]))) ) ) # ( !\nios|cpu|av_ld_align_cycle [1] & ( 
// (\nios|cpu|av_ld_aligning_data~q  & (((!\nios|cpu|av_ld_align_cycle [0] & \nios|cpu|W_alu_result [0])) # (\nios|cpu|W_alu_result [1]))) ) )

	.dataa(!\nios|cpu|av_ld_aligning_data~q ),
	.datab(!\nios|cpu|av_ld_align_cycle [0]),
	.datac(!\nios|cpu|W_alu_result [0]),
	.datad(!\nios|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_rshift8~0 .lut_mask = 64'h0455045500040004;
defparam \nios|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \nios|cpu|av_ld_byte3_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [30]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|fifo_wr~q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N37
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N40
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|fifo_wr~q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N43
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) 
// + ( !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N46
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N34
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|Add1~5 (
// Equation(s):
// \jtag_uart_0|Add1~5_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|Add1~6  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~5_sumout ),
	.cout(\jtag_uart_0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~5 .extended_lut = "off";
defparam \jtag_uart_0|Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \jtag_uart_0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \jtag_uart_0|Add1~1 (
// Equation(s):
// \jtag_uart_0|Add1~1_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))
// \jtag_uart_0|Add1~2  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~1_sumout ),
	.cout(\jtag_uart_0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~1 .extended_lut = "off";
defparam \jtag_uart_0|Add1~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|Add1~17 (
// Equation(s):
// \jtag_uart_0|Add1~17_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~2  ))
// \jtag_uart_0|Add1~18  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~17_sumout ),
	.cout(\jtag_uart_0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~17 .extended_lut = "off";
defparam \jtag_uart_0|Add1~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \jtag_uart_0|Add1~21 (
// Equation(s):
// \jtag_uart_0|Add1~21_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))
// \jtag_uart_0|Add1~22  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~21_sumout ),
	.cout(\jtag_uart_0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~21 .extended_lut = "off";
defparam \jtag_uart_0|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|Add1~25 (
// Equation(s):
// \jtag_uart_0|Add1~25_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~22  ))
// \jtag_uart_0|Add1~26  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~22  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~25_sumout ),
	.cout(\jtag_uart_0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~25 .extended_lut = "off";
defparam \jtag_uart_0|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \jtag_uart_0|Add1~13 (
// Equation(s):
// \jtag_uart_0|Add1~13_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~26  ))
// \jtag_uart_0|Add1~14  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~26  ))

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~13_sumout ),
	.cout(\jtag_uart_0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~13 .extended_lut = "off";
defparam \jtag_uart_0|Add1~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|Add1~9 (
// Equation(s):
// \jtag_uart_0|Add1~9_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add1~14  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~9 .extended_lut = "off";
defparam \jtag_uart_0|Add1~9 .lut_mask = 64'h000000000000CCCC;
defparam \jtag_uart_0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \jtag_uart_0|fifo_rd~1_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|router|Equal3~2_combout  & (\mm_interconnect_0|router|Equal4~0_combout  & (\jtag_uart_0|fifo_rd~0_combout  & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ))) ) )

	.dataa(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datab(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datac(!\jtag_uart_0|fifo_rd~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~1 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~1 .lut_mask = 64'h0001000100000000;
defparam \jtag_uart_0|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N26
dffeas \jtag_uart_0|read_0 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|fifo_rd~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|read_0 .is_wysiwyg = "true";
defparam \jtag_uart_0|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~9_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[6]~3 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[6]~3_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [22] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\onchip|the_altsyncram|auto_generated|q_a [22])))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [22])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\onchip|the_altsyncram|auto_generated|q_a [22])))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [22])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\onchip|the_altsyncram|auto_generated|q_a [22])))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [22])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [22]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~3 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~3 .lut_mask = 64'h053705370537FFFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[6]~24 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[6]~24_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( (((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & ((\mm_interconnect_0|rsp_mux|src_payload~0_combout )))) # 
// (\nios|cpu|av_ld_byte2_data_nxt[6]~3_combout )) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( (((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [6]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout )) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6]),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [6]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[6]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~24 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~24 .lut_mask = 64'h0F0F03FF5F5F03FF;
defparam \nios|cpu|av_ld_byte2_data_nxt[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \nios|cpu|av_ld_byte2_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14]) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[6]~3 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[6]~3_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~3 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~3 .lut_mask = 64'h0303030303FF03FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [33] = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|d_byteenable [1]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\nios|cpu|d_byteenable [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \nios|cpu|d_writedata[9]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[9]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N46
dffeas \nios|cpu|d_writedata[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [9]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\nios|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \nios|cpu|d_writedata[11]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[11]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[15]~9 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[15]~9_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte1_data [7] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [15])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte1_data [7]),
	.datad(!\nios|cpu|W_alu_result [15]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[15]~9 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[15]~9 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios|cpu|W_rf_wr_data[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[24] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [24] = ( \onchip|the_altsyncram|auto_generated|q_a [24] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8]) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a 
// [24] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload 
// [8]) ) ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [24] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [24] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [24]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[24] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[24] .lut_mask = 64'h00330F3F55775F7F;
defparam \mm_interconnect_0|rsp_mux|src_data[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N55
dffeas \nios|cpu|av_ld_byte3_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [24]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \nios|cpu|d_writedata[17]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[17]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = ( \nios|cpu|d_writedata [4] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = ( \nios|cpu|d_writedata [5] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [5]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N10
dffeas \nios|cpu|d_writedata[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = ( \nios|cpu|d_writedata [7] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \onchip|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\onchip|wren~0_combout ),
	.portare(\onchip|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [32]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .init_file = "multicore_onchip.hex";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated|ALTSYNCRAM";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [2]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [4]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [4]) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~31_combout  = ( \nios|cpu|d_writedata [6] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .lut_mask = 64'h0000333300003333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [6]) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [6]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [6]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41 .lut_mask = 64'h00330033CCFFCCFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8] & ( 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42 .lut_mask = 64'h22220A0077775F55;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N11
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7] 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [12] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [10])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [12] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [10]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [10]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [10]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9 .lut_mask = 64'h0F0F0F0F0D0D0D0D;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10 .lut_mask = 64'h0044004444444444;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [11] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [9])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [11] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [9]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [9]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [10]

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [9] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [7]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [9] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [7])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [7]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8] 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N46
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [10] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [8]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [10] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [8])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [8]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [6] ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [6]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30 .lut_mask = 64'h55550F0F55550F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|d_writedata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\nios|cpu|d_writedata [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N16
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [7]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [7]) 
// ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [7]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = ( \nios|cpu|d_writedata [16] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [16]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [16] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [16]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = ( \nios|cpu|d_writedata [17] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [17]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [17]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \nios|cpu|d_writedata[20]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[20]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[17]~5 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[17]~5_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [16])) # (\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [18])))

	.dataa(!\nios|cpu|E_shift_rot_result [16]),
	.datab(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\nios|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[17]~5 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[17]~5 .lut_mask = 64'h4747474747474747;
defparam \nios|cpu|E_shift_rot_result_nxt[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [27] ) )

	.dataa(!\nios|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N58
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [27] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [27] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [27]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~30_combout  = ( \nios|cpu|d_writedata [28] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [28] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [28] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [28]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[2]~25 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[2]~25_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [1]))) # (\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_shift_rot_result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[2]~25 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[2]~25 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios|cpu|E_shift_rot_result_nxt[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \nios|cpu|E_shift_rot_result[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[2]~25_combout ),
	.asdata(\nios|cpu|E_src1 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[1]~27 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[1]~27_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [0])) # (\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [2])))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [0]),
	.datac(gnd),
	.datad(!\nios|cpu|E_shift_rot_result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[1]~27 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[1]~27 .lut_mask = 64'h2277227722772277;
defparam \nios|cpu|E_shift_rot_result_nxt[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \nios|cpu|E_shift_rot_result[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[1]~27_combout ),
	.asdata(\nios|cpu|E_src1 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[0]~28 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[0]~28_combout  = ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [1] ) ) # ( !\nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_fill_bit~0_combout  ) )

	.dataa(!\nios|cpu|E_shift_rot_result [1]),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[0]~28 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[0]~28 .lut_mask = 64'h0F0F0F0F55555555;
defparam \nios|cpu|E_shift_rot_result_nxt[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \nios|cpu|E_shift_rot_result[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.asdata(\nios|cpu|E_src1 [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_logical~0_combout  = ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [16] & !\nios|cpu|D_iw [13]))) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0000000020002000;
defparam \nios|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \nios|cpu|Equal62~0 (
// Equation(s):
// \nios|cpu|Equal62~0_combout  = ( !\nios|cpu|D_iw [11] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [16]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [16]),
	.datae(!\nios|cpu|D_iw [11]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~0 .extended_lut = "off";
defparam \nios|cpu|Equal62~0 .lut_mask = 64'h0000000004000000;
defparam \nios|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \nios|cpu|Equal62~2 (
// Equation(s):
// \nios|cpu|Equal62~2_combout  = ( \nios|cpu|D_iw [12] & ( !\nios|cpu|D_iw [13] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [15] & !\nios|cpu|D_iw [16]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|D_iw [16]),
	.datae(!\nios|cpu|D_iw [12]),
	.dataf(!\nios|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~2 .extended_lut = "off";
defparam \nios|cpu|Equal62~2 .lut_mask = 64'h0000010000000000;
defparam \nios|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_logical~1_combout  = ( \nios|cpu|Equal62~2_combout  & ( \nios|cpu|Equal0~0_combout  ) ) # ( !\nios|cpu|Equal62~2_combout  & ( (\nios|cpu|Equal0~0_combout  & ((\nios|cpu|Equal62~0_combout ) # (\nios|cpu|D_ctrl_shift_logical~0_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(!\nios|cpu|D_ctrl_shift_logical~0_combout ),
	.datad(!\nios|cpu|Equal62~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_logical~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_logical~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_logical~1 .lut_mask = 64'h0333033333333333;
defparam \nios|cpu|D_ctrl_shift_logical~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N49
dffeas \nios|cpu|R_ctrl_shift_logical (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_shift_logical~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \nios|cpu|Equal62~1 (
// Equation(s):
// \nios|cpu|Equal62~1_combout  = ( !\nios|cpu|D_iw [15] & ( \nios|cpu|D_iw [11] & ( (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [16] & \nios|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [12]),
	.datae(!\nios|cpu|D_iw [15]),
	.dataf(!\nios|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~1 .extended_lut = "off";
defparam \nios|cpu|Equal62~1 .lut_mask = 64'h0000000000400000;
defparam \nios|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \nios|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \nios|cpu|R_ctrl_rot_right_nxt~combout  = (\nios|cpu|Equal0~0_combout  & \nios|cpu|Equal62~1_combout )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(!\nios|cpu|Equal62~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \nios|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h0303030303030303;
defparam \nios|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \nios|cpu|R_ctrl_rot_right (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \nios|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \nios|cpu|E_shift_rot_fill_bit~0_combout  = ( \nios|cpu|R_ctrl_rot_right~q  & ( (\nios|cpu|E_shift_rot_result [0] & !\nios|cpu|R_ctrl_shift_logical~q ) ) ) # ( !\nios|cpu|R_ctrl_rot_right~q  & ( (!\nios|cpu|R_ctrl_shift_logical~q  & 
// \nios|cpu|E_shift_rot_result [31]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_result [0]),
	.datac(!\nios|cpu|R_ctrl_shift_logical~q ),
	.datad(!\nios|cpu|E_shift_rot_result [31]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h00F000F030303030;
defparam \nios|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[31]~30 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[31]~30_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [30]))) # (\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(!\nios|cpu|E_shift_rot_result [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[31]~30 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[31]~30 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios|cpu|E_shift_rot_result_nxt[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \nios|cpu|R_src2_hi[4]~12 (
// Equation(s):
// \nios|cpu|R_src2_hi[4]~12_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [10]))) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( 
// (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [10]))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\nios|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[4]~12 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[4]~12 .lut_mask = 64'h0C3F0C3F44774477;
defparam \nios|cpu|R_src2_hi[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \nios|cpu|D_ctrl_logic~2 (
// Equation(s):
// \nios|cpu|D_ctrl_logic~2_combout  = ( !\nios|cpu|D_iw [0] & ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] & (\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [5])) ) ) ) # ( !\nios|cpu|D_iw [0] & ( !\nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [1] 
// & (\nios|cpu|D_iw[3]~DUPLICATE_q  & (\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [5]),
	.datae(!\nios|cpu|D_iw [0]),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_logic~2 .lut_mask = 64'h020000000A000000;
defparam \nios|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N6
cyclonev_lcell_comb \nios|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \nios|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \nios|cpu|R_src2_use_imm~1_combout  ) # ( !\nios|cpu|R_src2_use_imm~1_combout  & ( (\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) # (\nios|cpu|D_ctrl_logic~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|D_ctrl_logic~2_combout ),
	.datad(!\nios|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \nios|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \nios|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \nios|cpu|R_src2_hi~1 (
// Equation(s):
// \nios|cpu|R_src2_hi~1_combout  = ( \nios|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\nios|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \nios|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \nios|cpu|E_src2[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[19]~7 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[19]~7_combout  = ( \nios|cpu|Add2~49_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~49_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~49_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~49_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[19]~7 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[19]~7 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \nios|cpu|F_pc[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[19]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[19] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = ( \nios|cpu|d_writedata [12] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [12]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = ( \nios|cpu|d_writedata [13] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \nios|cpu|d_writedata[14]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[14]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[22]~17 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[22]~17_combout  = ( \nios|cpu|W_alu_result [22] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data [6])))) ) ) # ( 
// !\nios|cpu|W_alu_result [22] & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte2_data [6]) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|R_ctrl_ld~q ),
	.datad(!\nios|cpu|av_ld_byte2_data [6]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[22]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[22]~17 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[22]~17 .lut_mask = 64'h000F000F808F808F;
defparam \nios|cpu|W_rf_wr_data[22]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \nios|cpu|R_src2_hi[8]~6 (
// Equation(s):
// \nios|cpu|R_src2_hi[8]~6_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [14]))) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q 
//  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [14]))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\nios|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[8]~6 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[8]~6 .lut_mask = 64'h0C3F0C3F44774477;
defparam \nios|cpu|R_src2_hi[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \nios|cpu|E_src2[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[26]~13 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[26]~13_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte3_data [2] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [26])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte3_data [2]),
	.datad(!\nios|cpu|W_alu_result [26]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[26]~13 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[26]~13 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios|cpu|W_rf_wr_data[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \nios|cpu|R_src2_hi[11]~3 (
// Equation(s):
// \nios|cpu|R_src2_hi[11]~3_combout  = ( \nios|cpu|D_iw [17] & ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( ((!\nios|cpu|R_src2_use_imm~q ) # (\nios|cpu|R_ctrl_hi_imm16~q )) # (\nios|cpu|D_iw [21]) ) ) ) # ( 
// !\nios|cpu|D_iw [17] & ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_use_imm~q ) # (\nios|cpu|D_iw [21]))) ) ) ) # ( \nios|cpu|D_iw [17] & ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( ((\nios|cpu|D_iw [21] & \nios|cpu|R_src2_use_imm~q )) # (\nios|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\nios|cpu|D_iw [17] & ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (\nios|cpu|D_iw [21] & (!\nios|cpu|R_ctrl_hi_imm16~q  & \nios|cpu|R_src2_use_imm~q )) ) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\nios|cpu|R_src2_use_imm~q ),
	.datae(!\nios|cpu|D_iw [17]),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[11]~3 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[11]~3 .lut_mask = 64'h00500F5FF050FF5F;
defparam \nios|cpu|R_src2_hi[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \nios|cpu|E_src2[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \nios|cpu|R_src2_hi[12]~16 (
// Equation(s):
// \nios|cpu|R_src2_hi[12]~16_combout  = ( \nios|cpu|D_iw [21] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (((\nios|cpu|R_src2_use_imm~q )) # (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [18])))) ) ) # ( !\nios|cpu|D_iw [21] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ((!\nios|cpu|R_src2_use_imm~q )))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [18])))) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(!\nios|cpu|D_iw [18]),
	.datac(!\nios|cpu|R_src2_use_imm~q ),
	.datad(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[12]~16 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[12]~16 .lut_mask = 64'h503350335F335F33;
defparam \nios|cpu|R_src2_hi[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \nios|cpu|E_src2[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \nios|cpu|d_writedata[18]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[18]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \nios|cpu|Equal0~12 (
// Equation(s):
// \nios|cpu|Equal0~12_combout  = ( !\nios|cpu|D_iw[3]~DUPLICATE_q  & ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( (!\nios|cpu|D_iw [5] & (!\nios|cpu|D_iw [0] & (\nios|cpu|D_iw [1] & \nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(!\nios|cpu|D_iw [0]),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~12 .extended_lut = "off";
defparam \nios|cpu|Equal0~12 .lut_mask = 64'h0000000000080000;
defparam \nios|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \nios|cpu|Equal62~3 (
// Equation(s):
// \nios|cpu|Equal62~3_combout  = ( !\nios|cpu|D_iw [15] & ( \nios|cpu|D_iw [14] & ( (!\nios|cpu|D_iw [16] & (!\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [13] & !\nios|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [13]),
	.datad(!\nios|cpu|D_iw [12]),
	.datae(!\nios|cpu|D_iw [15]),
	.dataf(!\nios|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~3 .extended_lut = "off";
defparam \nios|cpu|Equal62~3 .lut_mask = 64'h0000000080000000;
defparam \nios|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \nios|cpu|Equal0~2 (
// Equation(s):
// \nios|cpu|Equal0~2_combout  = ( \nios|cpu|D_iw [2] & ( !\nios|cpu|D_iw [5] & ( (\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (\nios|cpu|D_iw [1] & !\nios|cpu|D_iw [0]))) ) ) )

	.dataa(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(!\nios|cpu|D_iw [2]),
	.dataf(!\nios|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~2 .extended_lut = "off";
defparam \nios|cpu|Equal0~2 .lut_mask = 64'h0000040000000000;
defparam \nios|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N9
cyclonev_lcell_comb \nios|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \nios|cpu|E_invert_arith_src_msb~0_combout  = ( !\nios|cpu|Equal0~2_combout  & ( (!\nios|cpu|Equal0~1_combout  & ((!\nios|cpu|Equal0~0_combout ) # ((!\nios|cpu|Equal62~5_combout  & !\nios|cpu|Equal62~3_combout )))) ) )

	.dataa(!\nios|cpu|Equal0~1_combout ),
	.datab(!\nios|cpu|Equal62~5_combout ),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(!\nios|cpu|Equal62~3_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \nios|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hA8A0A8A000000000;
defparam \nios|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N33
cyclonev_lcell_comb \nios|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \nios|cpu|E_invert_arith_src_msb~1_combout  = ( \nios|cpu|R_valid~q  & ( \nios|cpu|Equal0~6_combout  ) ) # ( \nios|cpu|R_valid~q  & ( !\nios|cpu|Equal0~6_combout  & ( (!\nios|cpu|E_invert_arith_src_msb~0_combout ) # (\nios|cpu|Equal0~12_combout ) ) ) )

	.dataa(!\nios|cpu|Equal0~12_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|E_invert_arith_src_msb~0_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|R_valid~q ),
	.dataf(!\nios|cpu|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \nios|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h0000F5F50000FFFF;
defparam \nios|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N34
dffeas \nios|cpu|E_invert_arith_src_msb (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \nios|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\nios|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios|cpu|W_rf_wr_data[31]~27_combout ,\nios|cpu|W_rf_wr_data[30]~28_combout ,\nios|cpu|W_rf_wr_data[29]~29_combout ,\nios|cpu|W_rf_wr_data[28]~30_combout ,\nios|cpu|W_rf_wr_data[27]~12_combout ,\nios|cpu|W_rf_wr_data[26]~13_combout ,
\nios|cpu|W_rf_wr_data[25]~14_combout ,\nios|cpu|W_rf_wr_data[24]~15_combout ,\nios|cpu|W_rf_wr_data[23]~10_combout ,\nios|cpu|W_rf_wr_data[22]~17_combout ,\nios|cpu|W_rf_wr_data[21]~18_combout ,\nios|cpu|W_rf_wr_data[20]~21_combout ,
\nios|cpu|W_rf_wr_data[19]~20_combout ,\nios|cpu|W_rf_wr_data[18]~19_combout ,\nios|cpu|W_rf_wr_data[17]~11_combout ,\nios|cpu|W_rf_wr_data[16]~16_combout ,\nios|cpu|W_rf_wr_data[15]~9_combout ,\nios|cpu|W_rf_wr_data[14]~8_combout ,
\nios|cpu|W_rf_wr_data[13]~7_combout ,\nios|cpu|W_rf_wr_data[12]~26_combout ,\nios|cpu|W_rf_wr_data[11]~25_combout ,\nios|cpu|W_rf_wr_data[10]~22_combout ,\nios|cpu|W_rf_wr_data[9]~24_combout ,\nios|cpu|W_rf_wr_data[8]~23_combout ,
\nios|cpu|W_rf_wr_data[7]~6_combout ,\nios|cpu|W_rf_wr_data[6]~5_combout ,\nios|cpu|W_rf_wr_data[5]~4_combout ,\nios|cpu|W_rf_wr_data[4]~3_combout ,\nios|cpu|W_rf_wr_data[3]~2_combout ,\nios|cpu|W_rf_wr_data[2]~1_combout ,\nios|cpu|W_rf_wr_data[1]~0_combout ,
\nios|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\nios|cpu|R_dst_regnum [4],\nios|cpu|R_dst_regnum [3],\nios|cpu|R_dst_regnum [2],\nios|cpu|R_dst_regnum [1],\nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\nios|cpu|D_iw [26],\nios|cpu|D_iw [25],\nios|cpu|D_iw [24],\nios|cpu|D_iw [23],\nios|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_b_module:multicore_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \nios|cpu|R_src2_hi[15]~13 (
// Equation(s):
// \nios|cpu|R_src2_hi[15]~13_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (\nios|cpu|D_iw [21] & !\nios|cpu|R_src2_hi~1_combout ) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_src2_hi~1_combout  & ((!\nios|cpu|R_ctrl_hi_imm16~q  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\nios|cpu|R_src2_hi~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[15]~13 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[15]~13 .lut_mask = 64'h1D001D0055005500;
defparam \nios|cpu|R_src2_hi[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \nios|cpu|E_src2[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\nios|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios|cpu|W_rf_wr_data[31]~27_combout ,\nios|cpu|W_rf_wr_data[30]~28_combout ,\nios|cpu|W_rf_wr_data[29]~29_combout ,\nios|cpu|W_rf_wr_data[28]~30_combout ,\nios|cpu|W_rf_wr_data[27]~12_combout ,\nios|cpu|W_rf_wr_data[26]~13_combout ,
\nios|cpu|W_rf_wr_data[25]~14_combout ,\nios|cpu|W_rf_wr_data[24]~15_combout ,\nios|cpu|W_rf_wr_data[23]~10_combout ,\nios|cpu|W_rf_wr_data[22]~17_combout ,\nios|cpu|W_rf_wr_data[21]~18_combout ,\nios|cpu|W_rf_wr_data[20]~21_combout ,
\nios|cpu|W_rf_wr_data[19]~20_combout ,\nios|cpu|W_rf_wr_data[18]~19_combout ,\nios|cpu|W_rf_wr_data[17]~11_combout ,\nios|cpu|W_rf_wr_data[16]~16_combout ,\nios|cpu|W_rf_wr_data[15]~9_combout ,\nios|cpu|W_rf_wr_data[14]~8_combout ,
\nios|cpu|W_rf_wr_data[13]~7_combout ,\nios|cpu|W_rf_wr_data[12]~26_combout ,\nios|cpu|W_rf_wr_data[11]~25_combout ,\nios|cpu|W_rf_wr_data[10]~22_combout ,\nios|cpu|W_rf_wr_data[9]~24_combout ,\nios|cpu|W_rf_wr_data[8]~23_combout ,
\nios|cpu|W_rf_wr_data[7]~6_combout ,\nios|cpu|W_rf_wr_data[6]~5_combout ,\nios|cpu|W_rf_wr_data[5]~4_combout ,\nios|cpu|W_rf_wr_data[4]~3_combout ,\nios|cpu|W_rf_wr_data[3]~2_combout ,\nios|cpu|W_rf_wr_data[2]~1_combout ,\nios|cpu|W_rf_wr_data[1]~0_combout ,
\nios|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\nios|cpu|R_dst_regnum [4],\nios|cpu|R_dst_regnum [3],\nios|cpu|R_dst_regnum [2],\nios|cpu|R_dst_regnum [1],\nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\nios|cpu|D_iw [31],\nios|cpu|D_iw [30],\nios|cpu|D_iw [29],\nios|cpu|D_iw [28],\nios|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_register_bank_a_module:multicore_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \nios|cpu|R_src1[30]~31 (
// Equation(s):
// \nios|cpu|R_src1[30]~31_combout  = ( !\nios|cpu|R_src1~0_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ( !\nios|cpu|R_src1~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|R_src1~0_combout ),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[30]~31 .extended_lut = "off";
defparam \nios|cpu|R_src1[30]~31 .lut_mask = 64'h00000000CCCC0000;
defparam \nios|cpu|R_src1[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \nios|cpu|E_src1[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \nios|cpu|R_src1[29]~32 (
// Equation(s):
// \nios|cpu|R_src1[29]~32_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ( (!\nios|cpu|R_src1~1_combout  & !\nios|cpu|R_src1~0_combout ) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[29]~32 .extended_lut = "off";
defparam \nios|cpu|R_src1[29]~32 .lut_mask = 64'h0000000088888888;
defparam \nios|cpu|R_src1[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \nios|cpu|E_src1[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[29]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \nios|cpu|R_src2_hi[9]~5 (
// Equation(s):
// \nios|cpu|R_src2_hi[9]~5_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [15]))) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q 
//  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [15])) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[9]~5 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[9]~5 .lut_mask = 64'h03CF03CF47474747;
defparam \nios|cpu|R_src2_hi[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \nios|cpu|E_src2[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[9]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \nios|cpu|Add0~49 (
// Equation(s):
// \nios|cpu|Add0~49_sumout  = SUM(( \nios|cpu|F_pc [19] ) + ( GND ) + ( \nios|cpu|Add0~62  ))
// \nios|cpu|Add0~50  = CARRY(( \nios|cpu|F_pc [19] ) + ( GND ) + ( \nios|cpu|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~49_sumout ),
	.cout(\nios|cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~49 .extended_lut = "off";
defparam \nios|cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \nios|cpu|Add0~45 (
// Equation(s):
// \nios|cpu|Add0~45_sumout  = SUM(( \nios|cpu|F_pc [20] ) + ( GND ) + ( \nios|cpu|Add0~50  ))
// \nios|cpu|Add0~46  = CARRY(( \nios|cpu|F_pc [20] ) + ( GND ) + ( \nios|cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~45_sumout ),
	.cout(\nios|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~45 .extended_lut = "off";
defparam \nios|cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[20]~8 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[20]~8_combout  = ( \nios|cpu|Add2~45_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~45_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~45_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~45_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[20]~8 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[20]~8 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N49
dffeas \nios|cpu|F_pc[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[20]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[20] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N33
cyclonev_lcell_comb \nios|cpu|Add0~17 (
// Equation(s):
// \nios|cpu|Add0~17_sumout  = SUM(( \nios|cpu|F_pc [21] ) + ( GND ) + ( \nios|cpu|Add0~46  ))
// \nios|cpu|Add0~18  = CARRY(( \nios|cpu|F_pc [21] ) + ( GND ) + ( \nios|cpu|Add0~46  ))

	.dataa(!\nios|cpu|F_pc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~17_sumout ),
	.cout(\nios|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~17 .extended_lut = "off";
defparam \nios|cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \nios|cpu|R_src1[23]~6 (
// Equation(s):
// \nios|cpu|R_src1[23]~6_combout  = ( \nios|cpu|D_iw [27] & ( \nios|cpu|Add0~17_sumout  & ( ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]) # (\nios|cpu|R_src1~0_combout )) # (\nios|cpu|R_src1~1_combout ) ) ) ) # ( 
// !\nios|cpu|D_iw [27] & ( \nios|cpu|Add0~17_sumout  & ( ((!\nios|cpu|R_src1~1_combout  & \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23])) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( \nios|cpu|D_iw [27] & ( 
// !\nios|cpu|Add0~17_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]) # (\nios|cpu|R_src1~1_combout ))) ) ) ) # ( !\nios|cpu|D_iw [27] & ( !\nios|cpu|Add0~17_sumout  & ( 
// (!\nios|cpu|R_src1~1_combout  & (!\nios|cpu|R_src1~0_combout  & \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23])) ) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datad(gnd),
	.datae(!\nios|cpu|D_iw [27]),
	.dataf(!\nios|cpu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[23]~6 .extended_lut = "off";
defparam \nios|cpu|R_src1[23]~6 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \nios|cpu|R_src1[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N22
dffeas \nios|cpu|E_src1[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[23]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \nios|cpu|R_src2_hi[6]~8 (
// Equation(s):
// \nios|cpu|R_src2_hi[6]~8_combout  = ( \nios|cpu|D_iw [12] & ( ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))) # (\nios|cpu|R_src2_use_imm~q  & (\nios|cpu|D_iw [21]))) # 
// (\nios|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))) # (\nios|cpu|R_src2_use_imm~q  & 
// (\nios|cpu|D_iw [21])))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\nios|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[6]~8 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[6]~8 .lut_mask = 64'h0C440C443F773F77;
defparam \nios|cpu|R_src2_hi[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \nios|cpu|E_src2[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N9
cyclonev_lcell_comb \nios|cpu|R_src1[22]~13 (
// Equation(s):
// \nios|cpu|R_src1[22]~13_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ( \nios|cpu|D_iw [26] & ( (!\nios|cpu|R_src1~0_combout ) # (\nios|cpu|Add0~45_sumout ) ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ( \nios|cpu|D_iw [26] & ( (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|R_src1~1_combout )) # (\nios|cpu|R_src1~0_combout  & ((\nios|cpu|Add0~45_sumout ))) ) ) ) # ( 
// \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ( !\nios|cpu|D_iw [26] & ( (!\nios|cpu|R_src1~0_combout  & (!\nios|cpu|R_src1~1_combout )) # (\nios|cpu|R_src1~0_combout  & ((\nios|cpu|Add0~45_sumout ))) ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ( !\nios|cpu|D_iw [26] & ( (\nios|cpu|Add0~45_sumout  & \nios|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|Add0~45_sumout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.dataf(!\nios|cpu|D_iw [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[22]~13 .extended_lut = "off";
defparam \nios|cpu|R_src1[22]~13 .lut_mask = 64'h000FAA0F550FFF0F;
defparam \nios|cpu|R_src1[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N10
dffeas \nios|cpu|E_src1[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[22]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \nios|cpu|R_src2_hi[5]~9 (
// Equation(s):
// \nios|cpu|R_src2_hi[5]~9_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [11]))) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q 
//  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [11]))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(!\nios|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[5]~9 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[5]~9 .lut_mask = 64'h0C3F0C3F44774477;
defparam \nios|cpu|R_src2_hi[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N35
dffeas \nios|cpu|E_src2[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \nios|cpu|R_src1[19]~16 (
// Equation(s):
// \nios|cpu|R_src1[19]~16_combout  = ( \nios|cpu|Add0~57_sumout  & ( ((!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]))) # (\nios|cpu|R_src1~1_combout  & (\nios|cpu|D_iw [23]))) # 
// (\nios|cpu|R_src1~0_combout ) ) ) # ( !\nios|cpu|Add0~57_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]))) # (\nios|cpu|R_src1~1_combout  & 
// (\nios|cpu|D_iw [23])))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|D_iw [23]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[19]~16 .extended_lut = "off";
defparam \nios|cpu|R_src1[19]~16 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|R_src1[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N59
dffeas \nios|cpu|E_src1[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[19]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \nios|cpu|R_src2_hi[3]~11 (
// Equation(s):
// \nios|cpu|R_src2_hi[3]~11_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (((!\nios|cpu|R_src2_use_imm~q )) # (\nios|cpu|D_iw [21]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [9])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21] & ((\nios|cpu|R_src2_use_imm~q )))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [9])))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|D_iw [9]),
	.datad(!\nios|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[3]~11 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[3]~11 .lut_mask = 64'h03470347CF47CF47;
defparam \nios|cpu|R_src2_hi[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N41
dffeas \nios|cpu|E_src2[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N39
cyclonev_lcell_comb \nios|cpu|R_src2_hi[0]~7 (
// Equation(s):
// \nios|cpu|R_src2_hi[0]~7_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (((!\nios|cpu|R_src2_use_imm~q ) # (\nios|cpu|D_iw [21])))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (\nios|cpu|D_iw [6])) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (((\nios|cpu|D_iw [21] & \nios|cpu|R_src2_use_imm~q )))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (\nios|cpu|D_iw [6])) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|D_iw [6]),
	.datac(!\nios|cpu|D_iw [21]),
	.datad(!\nios|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[0]~7 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[0]~7 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \nios|cpu|R_src2_hi[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \nios|cpu|E_src2[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \nios|cpu|R_src1[16]~12 (
// Equation(s):
// \nios|cpu|R_src1[16]~12_combout  = ( \nios|cpu|D_iw [20] & ( (!\nios|cpu|R_src1~0_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16])) # (\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~41_sumout )))) ) ) # ( !\nios|cpu|D_iw [20] & ( (!\nios|cpu|R_src1~0_combout  & (!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~41_sumout )))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datac(!\nios|cpu|Add0~41_sumout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[16]~12 .extended_lut = "off";
defparam \nios|cpu|R_src1[16]~12 .lut_mask = 64'h220F220F770F770F;
defparam \nios|cpu|R_src1[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N52
dffeas \nios|cpu|E_src1[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[16]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \nios|cpu|Add0~5 (
// Equation(s):
// \nios|cpu|Add0~5_sumout  = SUM(( \nios|cpu|F_pc [11] ) + ( GND ) + ( \nios|cpu|Add0~94  ))
// \nios|cpu|Add0~6  = CARRY(( \nios|cpu|F_pc [11] ) + ( GND ) + ( \nios|cpu|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~5_sumout ),
	.cout(\nios|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~5 .extended_lut = "off";
defparam \nios|cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \nios|cpu|Add0~9 (
// Equation(s):
// \nios|cpu|Add0~9_sumout  = SUM(( \nios|cpu|F_pc [12] ) + ( GND ) + ( \nios|cpu|Add0~6  ))
// \nios|cpu|Add0~10  = CARRY(( \nios|cpu|F_pc [12] ) + ( GND ) + ( \nios|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~9_sumout ),
	.cout(\nios|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~9 .extended_lut = "off";
defparam \nios|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N9
cyclonev_lcell_comb \nios|cpu|Add0~13 (
// Equation(s):
// \nios|cpu|Add0~13_sumout  = SUM(( \nios|cpu|F_pc [13] ) + ( GND ) + ( \nios|cpu|Add0~10  ))
// \nios|cpu|Add0~14  = CARRY(( \nios|cpu|F_pc [13] ) + ( GND ) + ( \nios|cpu|Add0~10  ))

	.dataa(!\nios|cpu|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~13_sumout ),
	.cout(\nios|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~13 .extended_lut = "off";
defparam \nios|cpu|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \nios|cpu|R_src1[15]~5 (
// Equation(s):
// \nios|cpu|R_src1[15]~5_combout  = ( \nios|cpu|D_iw [19] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~13_sumout  ) ) ) # ( !\nios|cpu|D_iw [19] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~13_sumout  ) ) ) # ( \nios|cpu|D_iw [19] & ( 
// !\nios|cpu|R_src1~0_combout  & ( (\nios|cpu|R_src1~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]) ) ) ) # ( !\nios|cpu|D_iw [19] & ( !\nios|cpu|R_src1~0_combout  & ( 
// (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] & !\nios|cpu|R_src1~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(!\nios|cpu|Add0~13_sumout ),
	.datae(!\nios|cpu|D_iw [19]),
	.dataf(!\nios|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[15]~5 .extended_lut = "off";
defparam \nios|cpu|R_src1[15]~5 .lut_mask = 64'h30303F3F00FF00FF;
defparam \nios|cpu|R_src1[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \nios|cpu|E_src1[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \nios|cpu|E_src2[13]~feeder (
// Equation(s):
// \nios|cpu|E_src2[13]~feeder_combout  = ( \nios|cpu|D_iw [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N4
dffeas \nios|cpu|E_src2[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[13]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \nios|cpu|R_src1[10]~18 (
// Equation(s):
// \nios|cpu|R_src1[10]~18_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout ) # ((\nios|cpu|D_iw [14])))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~65_sumout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|R_src1~1_combout  & (\nios|cpu|D_iw [14]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~65_sumout )))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[10]~18 .extended_lut = "off";
defparam \nios|cpu|R_src1[10]~18 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|R_src1[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \nios|cpu|E_src1[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[10]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \nios|cpu|R_src1[9]~23 (
// Equation(s):
// \nios|cpu|R_src1[9]~23_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\nios|cpu|R_src1~0_combout  & (((!\nios|cpu|R_src1~1_combout )) # (\nios|cpu|D_iw [13]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~85_sumout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|D_iw [13] & (\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~85_sumout )))) ) )

	.dataa(!\nios|cpu|D_iw [13]),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(!\nios|cpu|Add0~85_sumout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[9]~23 .extended_lut = "off";
defparam \nios|cpu|R_src1[9]~23 .lut_mask = 64'h110FDD0F110FDD0F;
defparam \nios|cpu|R_src1[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \nios|cpu|E_src1[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \nios|cpu|E_src2[8]~feeder (
// Equation(s):
// \nios|cpu|E_src2[8]~feeder_combout  = \nios|cpu|D_iw [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \nios|cpu|E_src2[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[8]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \nios|cpu|E_src2[5]~feeder (
// Equation(s):
// \nios|cpu|E_src2[5]~feeder_combout  = ( \nios|cpu|D_iw [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N16
dffeas \nios|cpu|E_src2[5]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[5]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \nios|cpu|R_src2_lo~0 (
// Equation(s):
// \nios|cpu|R_src2_lo~0_combout  = ( !\nios|cpu|R_src2_use_imm~q  & ( !\nios|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \nios|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \nios|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \nios|cpu|R_src2_lo[4]~1_combout  = ( \nios|cpu|R_src2_lo~0_combout  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) ) ) # ( 
// !\nios|cpu|R_src2_lo~0_combout  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & \nios|cpu|D_iw [10])) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo[4]~1 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo[4]~1 .lut_mask = 64'h0088008808080808;
defparam \nios|cpu|R_src2_lo[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N49
dffeas \nios|cpu|E_src2[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_lo[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \nios|cpu|R_src1[3]~26 (
// Equation(s):
// \nios|cpu|R_src1[3]~26_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~97_sumout  ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~97_sumout  ) ) ) # ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( 
// !\nios|cpu|R_src1~0_combout  & ( (!\nios|cpu|R_src1~1_combout ) # (\nios|cpu|D_iw [7]) ) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( !\nios|cpu|R_src1~0_combout  & ( (\nios|cpu|R_src1~1_combout  & 
// \nios|cpu|D_iw [7]) ) ) )

	.dataa(!\nios|cpu|Add0~97_sumout ),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(!\nios|cpu|D_iw [7]),
	.datad(gnd),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.dataf(!\nios|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[3]~26 .extended_lut = "off";
defparam \nios|cpu|R_src1[3]~26 .lut_mask = 64'h0303CFCF55555555;
defparam \nios|cpu|R_src1[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \nios|cpu|E_src1[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[3]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \nios|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \nios|cpu|R_src2_lo[3]~2_combout  = ( \nios|cpu|R_src2_lo~0_combout  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) ) ) # ( 
// !\nios|cpu|R_src2_lo~0_combout  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & \nios|cpu|D_iw [9])) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios|cpu|D_iw [9]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo[3]~2 .lut_mask = 64'h0808080800880088;
defparam \nios|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N53
dffeas \nios|cpu|E_src2[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \nios|cpu|R_src2_lo[2]~3 (
// Equation(s):
// \nios|cpu|R_src2_lo[2]~3_combout  = ( !\nios|cpu|R_ctrl_force_src2_zero~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_lo~0_combout  & (\nios|cpu|D_iw [8])) # (\nios|cpu|R_src2_lo~0_combout  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]))))) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|R_src2_lo~0_combout ),
	.datac(!\nios|cpu|D_iw [8]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo[2]~3 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo[2]~3 .lut_mask = 64'h082A082A00000000;
defparam \nios|cpu|R_src2_lo[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \nios|cpu|E_src2[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_lo[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N21
cyclonev_lcell_comb \nios|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \nios|cpu|R_src2_lo[1]~4_combout  = ( \nios|cpu|D_iw [7] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & ((!\nios|cpu|R_src2_lo~0_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [1])))) ) ) # ( !\nios|cpu|D_iw [7] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|R_src2_lo~0_combout  & (!\nios|cpu|R_ctrl_force_src2_zero~q  & \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|R_src2_lo~0_combout ),
	.datac(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo[1]~4 .lut_mask = 64'h0020002080A080A0;
defparam \nios|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N22
dffeas \nios|cpu|E_src2[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \nios|cpu|Add2~118 (
// Equation(s):
// \nios|cpu|Add2~118_cout  = CARRY(( \nios|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nios|cpu|Add2~118_cout ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~118 .extended_lut = "off";
defparam \nios|cpu|Add2~118 .lut_mask = 64'h0000000000003333;
defparam \nios|cpu|Add2~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \nios|cpu|Add2~109 (
// Equation(s):
// \nios|cpu|Add2~109_sumout  = SUM(( \nios|cpu|E_src1 [0] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [0]) ) + ( \nios|cpu|Add2~118_cout  ))
// \nios|cpu|Add2~110  = CARRY(( \nios|cpu|E_src1 [0] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [0]) ) + ( \nios|cpu|Add2~118_cout  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [0]),
	.datad(!\nios|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~109_sumout ),
	.cout(\nios|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~109 .extended_lut = "off";
defparam \nios|cpu|Add2~109 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \nios|cpu|Add2~105 (
// Equation(s):
// \nios|cpu|Add2~105_sumout  = SUM(( \nios|cpu|E_src1 [1] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [1]) ) + ( \nios|cpu|Add2~110  ))
// \nios|cpu|Add2~106  = CARRY(( \nios|cpu|E_src1 [1] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [1]) ) + ( \nios|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~105_sumout ),
	.cout(\nios|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~105 .extended_lut = "off";
defparam \nios|cpu|Add2~105 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \nios|cpu|Add2~101 (
// Equation(s):
// \nios|cpu|Add2~101_sumout  = SUM(( \nios|cpu|E_src1 [2] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [2]) ) + ( \nios|cpu|Add2~106  ))
// \nios|cpu|Add2~102  = CARRY(( \nios|cpu|E_src1 [2] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [2]) ) + ( \nios|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~101_sumout ),
	.cout(\nios|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~101 .extended_lut = "off";
defparam \nios|cpu|Add2~101 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \nios|cpu|Add2~97 (
// Equation(s):
// \nios|cpu|Add2~97_sumout  = SUM(( \nios|cpu|E_src1 [3] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [3]) ) + ( \nios|cpu|Add2~102  ))
// \nios|cpu|Add2~98  = CARRY(( \nios|cpu|E_src1 [3] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [3]) ) + ( \nios|cpu|Add2~102  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [3]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~97_sumout ),
	.cout(\nios|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~97 .extended_lut = "off";
defparam \nios|cpu|Add2~97 .lut_mask = 64'h0000CC33000000FF;
defparam \nios|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \nios|cpu|Add2~1 (
// Equation(s):
// \nios|cpu|Add2~1_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [4]) ) + ( \nios|cpu|E_src1 [4] ) + ( \nios|cpu|Add2~98  ))
// \nios|cpu|Add2~2  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [4]) ) + ( \nios|cpu|E_src1 [4] ) + ( \nios|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [4]),
	.datad(!\nios|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~1_sumout ),
	.cout(\nios|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~1 .extended_lut = "off";
defparam \nios|cpu|Add2~1 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \nios|cpu|Add2~69 (
// Equation(s):
// \nios|cpu|Add2~69_sumout  = SUM(( \nios|cpu|E_src1 [5] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2[5]~DUPLICATE_q ) ) + ( \nios|cpu|Add2~2  ))
// \nios|cpu|Add2~70  = CARRY(( \nios|cpu|E_src1 [5] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2[5]~DUPLICATE_q ) ) + ( \nios|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\nios|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~69_sumout ),
	.cout(\nios|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~69 .extended_lut = "off";
defparam \nios|cpu|Add2~69 .lut_mask = 64'h0000CC33000000FF;
defparam \nios|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \nios|cpu|Add2~73 (
// Equation(s):
// \nios|cpu|Add2~73_sumout  = SUM(( \nios|cpu|E_src1 [6] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [6]) ) + ( \nios|cpu|Add2~70  ))
// \nios|cpu|Add2~74  = CARRY(( \nios|cpu|E_src1 [6] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [6]) ) + ( \nios|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [6]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~73_sumout ),
	.cout(\nios|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~73 .extended_lut = "off";
defparam \nios|cpu|Add2~73 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \nios|cpu|Add2~77 (
// Equation(s):
// \nios|cpu|Add2~77_sumout  = SUM(( \nios|cpu|E_src1 [7] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [7]) ) + ( \nios|cpu|Add2~74  ))
// \nios|cpu|Add2~78  = CARRY(( \nios|cpu|E_src1 [7] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [7]) ) + ( \nios|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~77_sumout ),
	.cout(\nios|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~77 .extended_lut = "off";
defparam \nios|cpu|Add2~77 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \nios|cpu|Add2~81 (
// Equation(s):
// \nios|cpu|Add2~81_sumout  = SUM(( \nios|cpu|E_src1 [8] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [8]) ) + ( \nios|cpu|Add2~78  ))
// \nios|cpu|Add2~82  = CARRY(( \nios|cpu|E_src1 [8] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [8]) ) + ( \nios|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [8]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~81_sumout ),
	.cout(\nios|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~81 .extended_lut = "off";
defparam \nios|cpu|Add2~81 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \nios|cpu|Add2~85 (
// Equation(s):
// \nios|cpu|Add2~85_sumout  = SUM(( \nios|cpu|E_src1 [9] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [9]) ) + ( \nios|cpu|Add2~82  ))
// \nios|cpu|Add2~86  = CARRY(( \nios|cpu|E_src1 [9] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [9]) ) + ( \nios|cpu|Add2~82  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [9]),
	.datad(!\nios|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~85_sumout ),
	.cout(\nios|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~85 .extended_lut = "off";
defparam \nios|cpu|Add2~85 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \nios|cpu|Add2~65 (
// Equation(s):
// \nios|cpu|Add2~65_sumout  = SUM(( \nios|cpu|E_src1 [10] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [10]) ) + ( \nios|cpu|Add2~86  ))
// \nios|cpu|Add2~66  = CARRY(( \nios|cpu|E_src1 [10] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [10]) ) + ( \nios|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [10]),
	.datad(!\nios|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~65_sumout ),
	.cout(\nios|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~65 .extended_lut = "off";
defparam \nios|cpu|Add2~65 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \nios|cpu|Add2~89 (
// Equation(s):
// \nios|cpu|Add2~89_sumout  = SUM(( \nios|cpu|E_src1 [11] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [11]) ) + ( \nios|cpu|Add2~66  ))
// \nios|cpu|Add2~90  = CARRY(( \nios|cpu|E_src1 [11] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [11]) ) + ( \nios|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~89_sumout ),
	.cout(\nios|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~89 .extended_lut = "off";
defparam \nios|cpu|Add2~89 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \nios|cpu|Add2~93 (
// Equation(s):
// \nios|cpu|Add2~93_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [12]) ) + ( \nios|cpu|E_src1 [12] ) + ( \nios|cpu|Add2~90  ))
// \nios|cpu|Add2~94  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [12]) ) + ( \nios|cpu|E_src1 [12] ) + ( \nios|cpu|Add2~90  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [12]),
	.datad(!\nios|cpu|E_src2 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~93_sumout ),
	.cout(\nios|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~93 .extended_lut = "off";
defparam \nios|cpu|Add2~93 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \nios|cpu|Add2~5 (
// Equation(s):
// \nios|cpu|Add2~5_sumout  = SUM(( \nios|cpu|E_src1 [13] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [13]) ) + ( \nios|cpu|Add2~94  ))
// \nios|cpu|Add2~6  = CARRY(( \nios|cpu|E_src1 [13] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [13]) ) + ( \nios|cpu|Add2~94  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~5_sumout ),
	.cout(\nios|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~5 .extended_lut = "off";
defparam \nios|cpu|Add2~5 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \nios|cpu|Add2~9 (
// Equation(s):
// \nios|cpu|Add2~9_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [14]) ) + ( \nios|cpu|E_src1 [14] ) + ( \nios|cpu|Add2~6  ))
// \nios|cpu|Add2~10  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [14]) ) + ( \nios|cpu|E_src1 [14] ) + ( \nios|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~9_sumout ),
	.cout(\nios|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~9 .extended_lut = "off";
defparam \nios|cpu|Add2~9 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \nios|cpu|Add2~13 (
// Equation(s):
// \nios|cpu|Add2~13_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [15]) ) + ( \nios|cpu|E_src1 [15] ) + ( \nios|cpu|Add2~10  ))
// \nios|cpu|Add2~14  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [15]) ) + ( \nios|cpu|E_src1 [15] ) + ( \nios|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~13_sumout ),
	.cout(\nios|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~13 .extended_lut = "off";
defparam \nios|cpu|Add2~13 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \nios|cpu|Add2~41 (
// Equation(s):
// \nios|cpu|Add2~41_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [16]) ) + ( \nios|cpu|E_src1 [16] ) + ( \nios|cpu|Add2~14  ))
// \nios|cpu|Add2~42  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [16]) ) + ( \nios|cpu|E_src1 [16] ) + ( \nios|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~41_sumout ),
	.cout(\nios|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~41 .extended_lut = "off";
defparam \nios|cpu|Add2~41 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \nios|cpu|Add2~21 (
// Equation(s):
// \nios|cpu|Add2~21_sumout  = SUM(( \nios|cpu|E_src1 [17] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [17]) ) + ( \nios|cpu|Add2~42  ))
// \nios|cpu|Add2~22  = CARRY(( \nios|cpu|E_src1 [17] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [17]) ) + ( \nios|cpu|Add2~42  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(!\nios|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~21_sumout ),
	.cout(\nios|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~21 .extended_lut = "off";
defparam \nios|cpu|Add2~21 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \nios|cpu|Add0~41 (
// Equation(s):
// \nios|cpu|Add0~41_sumout  = SUM(( \nios|cpu|F_pc [14] ) + ( GND ) + ( \nios|cpu|Add0~14  ))
// \nios|cpu|Add0~42  = CARRY(( \nios|cpu|F_pc [14] ) + ( GND ) + ( \nios|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~41_sumout ),
	.cout(\nios|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~41 .extended_lut = "off";
defparam \nios|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \nios|cpu|Add0~21 (
// Equation(s):
// \nios|cpu|Add0~21_sumout  = SUM(( \nios|cpu|F_pc [15] ) + ( GND ) + ( \nios|cpu|Add0~42  ))
// \nios|cpu|Add0~22  = CARRY(( \nios|cpu|F_pc [15] ) + ( GND ) + ( \nios|cpu|Add0~42  ))

	.dataa(!\nios|cpu|F_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~21_sumout ),
	.cout(\nios|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~21 .extended_lut = "off";
defparam \nios|cpu|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[15]~11 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[15]~11_combout  = ( \nios|cpu|Add0~21_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios|cpu|Add2~21_sumout ))) ) ) # ( !\nios|cpu|Add0~21_sumout  & ( 
// (\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add2~21_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[15]~11 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[15]~11 .lut_mask = 64'h0044004488CC88CC;
defparam \nios|cpu|F_pc_no_crst_nxt[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \nios|cpu|F_pc[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[15]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \nios|cpu|Add0~53 (
// Equation(s):
// \nios|cpu|Add0~53_sumout  = SUM(( \nios|cpu|F_pc [16] ) + ( GND ) + ( \nios|cpu|Add0~22  ))
// \nios|cpu|Add0~54  = CARRY(( \nios|cpu|F_pc [16] ) + ( GND ) + ( \nios|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~53_sumout ),
	.cout(\nios|cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~53 .extended_lut = "off";
defparam \nios|cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \nios|cpu|R_src1[18]~15 (
// Equation(s):
// \nios|cpu|R_src1[18]~15_combout  = ( \nios|cpu|Add0~53_sumout  & ( ((!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18])) # (\nios|cpu|R_src1~1_combout  & ((\nios|cpu|D_iw [22])))) # 
// (\nios|cpu|R_src1~0_combout ) ) ) # ( !\nios|cpu|Add0~53_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18])) # (\nios|cpu|R_src1~1_combout  & 
// ((\nios|cpu|D_iw [22]))))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datad(!\nios|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[18]~15 .extended_lut = "off";
defparam \nios|cpu|R_src1[18]~15 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|R_src1[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \nios|cpu|E_src1[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[18]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \nios|cpu|Add2~53 (
// Equation(s):
// \nios|cpu|Add2~53_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [18]) ) + ( \nios|cpu|E_src1 [18] ) + ( \nios|cpu|Add2~22  ))
// \nios|cpu|Add2~54  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [18]) ) + ( \nios|cpu|E_src1 [18] ) + ( \nios|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~53_sumout ),
	.cout(\nios|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~53 .extended_lut = "off";
defparam \nios|cpu|Add2~53 .lut_mask = 64'h0000FF00000033CC;
defparam \nios|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \nios|cpu|Add2~57 (
// Equation(s):
// \nios|cpu|Add2~57_sumout  = SUM(( \nios|cpu|E_src1 [19] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [19]) ) + ( \nios|cpu|Add2~54  ))
// \nios|cpu|Add2~58  = CARRY(( \nios|cpu|E_src1 [19] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [19]) ) + ( \nios|cpu|Add2~54  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~57_sumout ),
	.cout(\nios|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~57 .extended_lut = "off";
defparam \nios|cpu|Add2~57 .lut_mask = 64'h0000AA5500000F0F;
defparam \nios|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \nios|cpu|Add2~61 (
// Equation(s):
// \nios|cpu|Add2~61_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [20]) ) + ( \nios|cpu|E_src1 [20] ) + ( \nios|cpu|Add2~58  ))
// \nios|cpu|Add2~62  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [20]) ) + ( \nios|cpu|E_src1 [20] ) + ( \nios|cpu|Add2~58  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~61_sumout ),
	.cout(\nios|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~61 .extended_lut = "off";
defparam \nios|cpu|Add2~61 .lut_mask = 64'h0000FF0000005A5A;
defparam \nios|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \nios|cpu|Add2~49 (
// Equation(s):
// \nios|cpu|Add2~49_sumout  = SUM(( \nios|cpu|E_src1 [21] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [21]) ) + ( \nios|cpu|Add2~62  ))
// \nios|cpu|Add2~50  = CARRY(( \nios|cpu|E_src1 [21] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [21]) ) + ( \nios|cpu|Add2~62  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~49_sumout ),
	.cout(\nios|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~49 .extended_lut = "off";
defparam \nios|cpu|Add2~49 .lut_mask = 64'h0000AA5500000F0F;
defparam \nios|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \nios|cpu|Add2~45 (
// Equation(s):
// \nios|cpu|Add2~45_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [22]) ) + ( \nios|cpu|E_src1 [22] ) + ( \nios|cpu|Add2~50  ))
// \nios|cpu|Add2~46  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [22]) ) + ( \nios|cpu|E_src1 [22] ) + ( \nios|cpu|Add2~50  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~45_sumout ),
	.cout(\nios|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~45 .extended_lut = "off";
defparam \nios|cpu|Add2~45 .lut_mask = 64'h0000FF0000005A5A;
defparam \nios|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \nios|cpu|Add2~17 (
// Equation(s):
// \nios|cpu|Add2~17_sumout  = SUM(( \nios|cpu|E_src1 [23] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [23]) ) + ( \nios|cpu|Add2~46  ))
// \nios|cpu|Add2~18  = CARRY(( \nios|cpu|E_src1 [23] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [23]) ) + ( \nios|cpu|Add2~46  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [23]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~17_sumout ),
	.cout(\nios|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~17 .extended_lut = "off";
defparam \nios|cpu|Add2~17 .lut_mask = 64'h0000AA5500000F0F;
defparam \nios|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \nios|cpu|Add2~37 (
// Equation(s):
// \nios|cpu|Add2~37_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [24]) ) + ( \nios|cpu|E_src1 [24] ) + ( \nios|cpu|Add2~18  ))
// \nios|cpu|Add2~38  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [24]) ) + ( \nios|cpu|E_src1 [24] ) + ( \nios|cpu|Add2~18  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [24]),
	.datad(!\nios|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~37_sumout ),
	.cout(\nios|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~37 .extended_lut = "off";
defparam \nios|cpu|Add2~37 .lut_mask = 64'h0000F0F0000055AA;
defparam \nios|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \nios|cpu|Add2~33 (
// Equation(s):
// \nios|cpu|Add2~33_sumout  = SUM(( \nios|cpu|E_src1 [25] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [25]) ) + ( \nios|cpu|Add2~38  ))
// \nios|cpu|Add2~34  = CARRY(( \nios|cpu|E_src1 [25] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [25]) ) + ( \nios|cpu|Add2~38  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~33_sumout ),
	.cout(\nios|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~33 .extended_lut = "off";
defparam \nios|cpu|Add2~33 .lut_mask = 64'h0000AA5500000F0F;
defparam \nios|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \nios|cpu|Add2~29 (
// Equation(s):
// \nios|cpu|Add2~29_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [26]) ) + ( \nios|cpu|E_src1 [26] ) + ( \nios|cpu|Add2~34  ))
// \nios|cpu|Add2~30  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [26]) ) + ( \nios|cpu|E_src1 [26] ) + ( \nios|cpu|Add2~34  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~29_sumout ),
	.cout(\nios|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~29 .extended_lut = "off";
defparam \nios|cpu|Add2~29 .lut_mask = 64'h0000FF0000005A5A;
defparam \nios|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \nios|cpu|Add2~25 (
// Equation(s):
// \nios|cpu|Add2~25_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [27]) ) + ( \nios|cpu|E_src1 [27] ) + ( \nios|cpu|Add2~30  ))
// \nios|cpu|Add2~26  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [27]) ) + ( \nios|cpu|E_src1 [27] ) + ( \nios|cpu|Add2~30  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|E_src2 [27]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~25_sumout ),
	.cout(\nios|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~25 .extended_lut = "off";
defparam \nios|cpu|Add2~25 .lut_mask = 64'h0000FF00000055AA;
defparam \nios|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \nios|cpu|Add2~133 (
// Equation(s):
// \nios|cpu|Add2~133_sumout  = SUM(( \nios|cpu|E_src1 [28] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [28]) ) + ( \nios|cpu|Add2~26  ))
// \nios|cpu|Add2~134  = CARRY(( \nios|cpu|E_src1 [28] ) + ( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [28]) ) + ( \nios|cpu|Add2~26  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [28]),
	.datad(!\nios|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~133_sumout ),
	.cout(\nios|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~133 .extended_lut = "off";
defparam \nios|cpu|Add2~133 .lut_mask = 64'h0000A5A5000000FF;
defparam \nios|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \nios|cpu|Add2~129 (
// Equation(s):
// \nios|cpu|Add2~129_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [29]) ) + ( \nios|cpu|E_src1 [29] ) + ( \nios|cpu|Add2~134  ))
// \nios|cpu|Add2~130  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [29]) ) + ( \nios|cpu|E_src1 [29] ) + ( \nios|cpu|Add2~134  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~129_sumout ),
	.cout(\nios|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~129 .extended_lut = "off";
defparam \nios|cpu|Add2~129 .lut_mask = 64'h0000FF0000005A5A;
defparam \nios|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \nios|cpu|Add2~125 (
// Equation(s):
// \nios|cpu|Add2~125_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [30]) ) + ( \nios|cpu|E_src1 [30] ) + ( \nios|cpu|Add2~130  ))
// \nios|cpu|Add2~126  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_src2 [30]) ) + ( \nios|cpu|E_src1 [30] ) + ( \nios|cpu|Add2~130  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(\nios|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~125_sumout ),
	.cout(\nios|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~125 .extended_lut = "off";
defparam \nios|cpu|Add2~125 .lut_mask = 64'h0000FF0000005A5A;
defparam \nios|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \nios|cpu|Add2~121 (
// Equation(s):
// \nios|cpu|Add2~121_sumout  = SUM(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_invert_arith_src_msb~q  $ (\nios|cpu|E_src2 [31])) ) + ( !\nios|cpu|E_src1 [31] $ (!\nios|cpu|E_invert_arith_src_msb~q ) ) + ( \nios|cpu|Add2~126  ))
// \nios|cpu|Add2~122  = CARRY(( !\nios|cpu|E_alu_sub~q  $ (!\nios|cpu|E_invert_arith_src_msb~q  $ (\nios|cpu|E_src2 [31])) ) + ( !\nios|cpu|E_src1 [31] $ (!\nios|cpu|E_invert_arith_src_msb~q ) ) + ( \nios|cpu|Add2~126  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(!\nios|cpu|E_src1 [31]),
	.datac(!\nios|cpu|E_invert_arith_src_msb~q ),
	.datad(!\nios|cpu|E_src2 [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~121_sumout ),
	.cout(\nios|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~121 .extended_lut = "off";
defparam \nios|cpu|Add2~121 .lut_mask = 64'h0000C3C300005AA5;
defparam \nios|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \nios|cpu|E_logic_result[31]~28 (
// Equation(s):
// \nios|cpu|E_logic_result[31]~28_combout  = ( \nios|cpu|E_src1 [31] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [31]))) ) ) # ( !\nios|cpu|E_src1 [31] & ( (!\nios|cpu|E_src2 [31] & (!\nios|cpu|R_logic_op 
// [0] & !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src2 [31] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src2 [31]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[31]~28 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[31]~28 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \nios|cpu|E_logic_result[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \nios|cpu|E_alu_result[31]~29 (
// Equation(s):
// \nios|cpu|E_alu_result[31]~29_combout  = ( \nios|cpu|E_logic_result[31]~28_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~121_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [31])))) ) ) # ( !\nios|cpu|E_logic_result[31]~28_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~121_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result [31]),
	.datad(!\nios|cpu|Add2~121_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[31]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[31]~29 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[31]~29 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|E_alu_result[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N22
dffeas \nios|cpu|W_alu_result[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[31]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[31]~27 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[31]~27_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte3_data [7] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & \nios|cpu|W_alu_result [31])) ) )

	.dataa(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte3_data [7]),
	.datad(!\nios|cpu|W_alu_result [31]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[31]~27 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[31]~27 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios|cpu|W_rf_wr_data[31]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \nios|cpu|R_src2_hi[14]~14 (
// Equation(s):
// \nios|cpu|R_src2_hi[14]~14_combout  = ( \nios|cpu|D_iw [20] & ( ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))) # (\nios|cpu|R_src2_use_imm~q  & (\nios|cpu|D_iw [21]))) # 
// (\nios|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios|cpu|D_iw [20] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))) # (\nios|cpu|R_src2_use_imm~q  & 
// (\nios|cpu|D_iw [21])))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|R_src2_use_imm~q ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[14]~14 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[14]~14 .lut_mask = 64'h04C404C437F737F7;
defparam \nios|cpu|R_src2_hi[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \nios|cpu|E_src2[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \nios|cpu|E_logic_result[30]~29 (
// Equation(s):
// \nios|cpu|E_logic_result[30]~29_combout  = ( \nios|cpu|E_src2 [30] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [30]))) ) ) # ( !\nios|cpu|E_src2 [30] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [30])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [30]))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[30]~29 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[30]~29 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios|cpu|E_logic_result[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \nios|cpu|E_alu_result[30]~30 (
// Equation(s):
// \nios|cpu|E_alu_result[30]~30_combout  = ( \nios|cpu|E_logic_result[30]~29_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~125_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [30])))) ) ) # ( !\nios|cpu|E_logic_result[30]~29_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~125_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [30])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result [30]),
	.datad(!\nios|cpu|Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[30]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[30]~30 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[30]~30 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|E_alu_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \nios|cpu|W_alu_result[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[30]~28 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[30]~28_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte3_data [6] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & \nios|cpu|W_alu_result [30])) ) )

	.dataa(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|W_alu_result [30]),
	.datad(!\nios|cpu|av_ld_byte3_data [6]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[30]~28 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[30]~28 .lut_mask = 64'h0808080800FF00FF;
defparam \nios|cpu|W_rf_wr_data[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \nios|cpu|E_st_data[23]~0 (
// Equation(s):
// \nios|cpu|E_st_data[23]~0_combout  = ( \nios|cpu|D_ctrl_mem16~0_combout  & ( \nios|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\nios|cpu|D_ctrl_mem16~0_combout  & ( (!\nios|cpu|D_ctrl_mem8~0_combout ) # (\nios|cpu|D_iw[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\nios|cpu|D_ctrl_mem8~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \nios|cpu|E_st_data[23]~0 .lut_mask = 64'hFF33FF3333333333;
defparam \nios|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \nios|cpu|d_writedata[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = ( \nios|cpu|d_writedata [18] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [18]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \nios|cpu|d_writedata[19]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[19]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \nios|cpu|d_writedata[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [19] ) )

	.dataa(!\nios|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [20] ) )

	.dataa(!\nios|cpu|d_writedata [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \nios|cpu|d_writedata[21]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[21]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \nios|cpu|d_writedata[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = ( \nios|cpu|d_writedata [21] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \nios|cpu|d_writedata[22]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[22]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N4
dffeas \nios|cpu|d_writedata[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [22] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \nios|cpu|d_writedata[23]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[23]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \nios|cpu|d_writedata[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = ( \nios|cpu|d_writedata [23] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \onchip|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\onchip|wren~0_combout ),
	.portare(\onchip|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~15_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [34]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .init_file = "multicore_onchip.hex";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated|ALTSYNCRAM";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \nios|cpu|F_iw[19]~42 (
// Equation(s):
// \nios|cpu|F_iw[19]~42_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [19] & ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [19] & ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  
// & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]) ) ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [19] & ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [19] & ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(gnd),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [19]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[19]~42 .extended_lut = "off";
defparam \nios|cpu|F_iw[19]~42 .lut_mask = 64'h030303030303FFFF;
defparam \nios|cpu|F_iw[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \nios|cpu|F_iw[19]~43 (
// Equation(s):
// \nios|cpu|F_iw[19]~43_combout  = (!\nios|cpu|D_iw[15]~0_combout ) # (((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3])) # (\nios|cpu|F_iw[19]~42_combout ))

	.dataa(!\nios|cpu|D_iw[15]~0_combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3]),
	.datad(!\nios|cpu|F_iw[19]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[19]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[19]~43 .extended_lut = "off";
defparam \nios|cpu|F_iw[19]~43 .lut_mask = 64'hABFFABFFABFFABFF;
defparam \nios|cpu|F_iw[19]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \nios|cpu|D_iw[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[19]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \nios|cpu|R_src2_hi[13]~15 (
// Equation(s):
// \nios|cpu|R_src2_hi[13]~15_combout  = ( \nios|cpu|D_iw [19] & ( ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) # (\nios|cpu|R_src2_use_imm~q  & (\nios|cpu|D_iw [21]))) # 
// (\nios|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios|cpu|D_iw [19] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) # (\nios|cpu|R_src2_use_imm~q  & 
// (\nios|cpu|D_iw [21])))) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|R_src2_use_imm~q ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[13]~15 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[13]~15 .lut_mask = 64'h04C404C437F737F7;
defparam \nios|cpu|R_src2_hi[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N47
dffeas \nios|cpu|E_src2[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \nios|cpu|E_logic_result[29]~30 (
// Equation(s):
// \nios|cpu|E_logic_result[29]~30_combout  = ( \nios|cpu|E_src2 [29] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|E_src1 [29]) # (!\nios|cpu|R_logic_op [0]))) ) ) # ( !\nios|cpu|E_src2 [29] & ( (!\nios|cpu|E_src1 [29] & (!\nios|cpu|R_logic_op 
// [0] & !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [29] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\nios|cpu|E_src1 [29]),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[29]~30 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[29]~30 .lut_mask = 64'h8855885511EE11EE;
defparam \nios|cpu|E_logic_result[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \nios|cpu|E_alu_result[29]~31 (
// Equation(s):
// \nios|cpu|E_alu_result[29]~31_combout  = ( \nios|cpu|E_logic_result[29]~30_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~129_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [29])))) ) ) # ( !\nios|cpu|E_logic_result[29]~30_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~129_sumout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [29])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~129_sumout ),
	.datad(!\nios|cpu|E_shift_rot_result [29]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[29]~31 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[29]~31 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|E_alu_result[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N37
dffeas \nios|cpu|W_alu_result[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[29]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[29]~29 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[29]~29_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|W_alu_result [29] & ( \nios|cpu|av_ld_byte3_data [5] ) ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|W_alu_result [29] & ( (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & 
// !\nios|cpu|R_ctrl_br_cmp~q ) ) ) ) # ( \nios|cpu|R_ctrl_ld~q  & ( !\nios|cpu|W_alu_result [29] & ( \nios|cpu|av_ld_byte3_data [5] ) ) )

	.dataa(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte3_data [5]),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_ld~q ),
	.dataf(!\nios|cpu|W_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[29]~29 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[29]~29 .lut_mask = 64'h00000F0F88880F0F;
defparam \nios|cpu|W_rf_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \nios|cpu|R_src1[28]~33 (
// Equation(s):
// \nios|cpu|R_src1[28]~33_combout  = ( !\nios|cpu|R_src1~0_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ( !\nios|cpu|R_src1~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|R_src1~0_combout ),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[28]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[28]~33 .extended_lut = "off";
defparam \nios|cpu|R_src1[28]~33 .lut_mask = 64'h00000000F0F00000;
defparam \nios|cpu|R_src1[28]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \nios|cpu|E_src1[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[28]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \nios|cpu|E_logic_result[28]~31 (
// Equation(s):
// \nios|cpu|E_logic_result[28]~31_combout  = ( \nios|cpu|E_src2 [28] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [28]))) ) ) # ( !\nios|cpu|E_src2 [28] & ( (!\nios|cpu|E_src1 [28] & (!\nios|cpu|R_logic_op 
// [0] & !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [28] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src1 [28]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[28]~31 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[28]~31 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \nios|cpu|E_logic_result[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \nios|cpu|E_alu_result[28]~32 (
// Equation(s):
// \nios|cpu|E_alu_result[28]~32_combout  = ( \nios|cpu|E_logic_result[28]~31_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~133_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [28])))) ) ) # ( !\nios|cpu|E_logic_result[28]~31_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~133_sumout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [28])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~133_sumout ),
	.datad(!\nios|cpu|E_shift_rot_result [28]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[28]~32 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[28]~32 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|E_alu_result[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \nios|cpu|W_alu_result[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[28]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[28]~30 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[28]~30_combout  = ( \nios|cpu|av_ld_byte3_data [4] & ( ((!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [28]))) # (\nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|av_ld_byte3_data [4] & ( 
// (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [28]))) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\nios|cpu|W_alu_result [28]),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[28]~30 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[28]~30 .lut_mask = 64'h0080008055D555D5;
defparam \nios|cpu|W_rf_wr_data[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \nios|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \nios|cpu|F_pc_sel_nxt.10~0_combout  = ( !\nios|cpu|R_ctrl_exception~q  & ( !\nios|cpu|R_ctrl_break~q  ) )

	.dataa(!\nios|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_exception~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \nios|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \nios|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[25]~2 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[25]~2_combout  = ( !\nios|cpu|Add2~25_sumout  & ( \nios|cpu|Add0~25_sumout  & ( (\nios|cpu|F_pc_sel_nxt.10~0_combout  & !\nios|cpu|F_pc_sel_nxt~0_combout ) ) ) ) # ( \nios|cpu|Add2~25_sumout  & ( !\nios|cpu|Add0~25_sumout  & ( 
// (\nios|cpu|F_pc_sel_nxt.10~0_combout  & \nios|cpu|F_pc_sel_nxt~0_combout ) ) ) ) # ( !\nios|cpu|Add2~25_sumout  & ( !\nios|cpu|Add0~25_sumout  & ( \nios|cpu|F_pc_sel_nxt.10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(!\nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|Add2~25_sumout ),
	.dataf(!\nios|cpu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[25]~2 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[25]~2 .lut_mask = 64'h3333030330300000;
defparam \nios|cpu|F_pc_no_crst_nxt[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N43
dffeas \nios|cpu|F_pc[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[25] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \nios|cpu|Add0~33 (
// Equation(s):
// \nios|cpu|Add0~33_sumout  = SUM(( \nios|cpu|F_pc [23] ) + ( GND ) + ( \nios|cpu|Add0~38  ))
// \nios|cpu|Add0~34  = CARRY(( \nios|cpu|F_pc [23] ) + ( GND ) + ( \nios|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~33_sumout ),
	.cout(\nios|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~33 .extended_lut = "off";
defparam \nios|cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \nios|cpu|Add0~29 (
// Equation(s):
// \nios|cpu|Add0~29_sumout  = SUM(( \nios|cpu|F_pc [24] ) + ( GND ) + ( \nios|cpu|Add0~34  ))
// \nios|cpu|Add0~30  = CARRY(( \nios|cpu|F_pc [24] ) + ( GND ) + ( \nios|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~29_sumout ),
	.cout(\nios|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~29 .extended_lut = "off";
defparam \nios|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N45
cyclonev_lcell_comb \nios|cpu|Add0~25 (
// Equation(s):
// \nios|cpu|Add0~25_sumout  = SUM(( !\nios|cpu|F_pc [25] ) + ( GND ) + ( \nios|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~25 .extended_lut = "off";
defparam \nios|cpu|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \nios|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \nios|cpu|R_src1[27]~8 (
// Equation(s):
// \nios|cpu|R_src1[27]~8_combout  = ( \nios|cpu|Add0~25_sumout  & ( \nios|cpu|D_iw [31] & ( ((\nios|cpu|R_src1~0_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27])) # (\nios|cpu|R_src1~1_combout ) ) ) ) # ( 
// !\nios|cpu|Add0~25_sumout  & ( \nios|cpu|D_iw [31] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]) # (\nios|cpu|R_src1~1_combout ))) ) ) ) # ( \nios|cpu|Add0~25_sumout  & ( 
// !\nios|cpu|D_iw [31] & ( ((!\nios|cpu|R_src1~1_combout  & \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27])) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( !\nios|cpu|Add0~25_sumout  & ( !\nios|cpu|D_iw [31] & ( 
// (!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & !\nios|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(!\nios|cpu|Add0~25_sumout ),
	.dataf(!\nios|cpu|D_iw [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[27]~8 .extended_lut = "off";
defparam \nios|cpu|R_src1[27]~8 .lut_mask = 64'h0A000AFF5F005FFF;
defparam \nios|cpu|R_src1[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \nios|cpu|E_src1[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[27]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N21
cyclonev_lcell_comb \nios|cpu|E_logic_result[27]~6 (
// Equation(s):
// \nios|cpu|E_logic_result[27]~6_combout  = ( \nios|cpu|E_src1 [27] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [27]))) ) ) # ( !\nios|cpu|E_src1 [27] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [27])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [27]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[27]~6 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[27]~6 .lut_mask = 64'h8383838336363636;
defparam \nios|cpu|E_logic_result[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \nios|cpu|E_alu_result[27]~7 (
// Equation(s):
// \nios|cpu|E_alu_result[27]~7_combout  = ( \nios|cpu|E_logic_result[27]~6_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~25_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [27])))) ) ) # ( !\nios|cpu|E_logic_result[27]~6_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~25_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [27])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result [27]),
	.datad(!\nios|cpu|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[27]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[27]~7 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[27]~7 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|E_alu_result[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \nios|cpu|W_alu_result[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[27]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[27]~12 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[27]~12_combout  = ( \nios|cpu|W_alu_result [27] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte3_data [3])))) ) ) # ( 
// !\nios|cpu|W_alu_result [27] & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte3_data [3]) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|R_ctrl_ld~q ),
	.datad(!\nios|cpu|av_ld_byte3_data [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[27]~12 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[27]~12 .lut_mask = 64'h000F000F808F808F;
defparam \nios|cpu|W_rf_wr_data[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \nios|cpu|R_src1[25]~10 (
// Equation(s):
// \nios|cpu|R_src1[25]~10_combout  = ( \nios|cpu|Add0~33_sumout  & ( ((!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]))) # (\nios|cpu|R_src1~1_combout  & (\nios|cpu|D_iw [29]))) # 
// (\nios|cpu|R_src1~0_combout ) ) ) # ( !\nios|cpu|Add0~33_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]))) # (\nios|cpu|R_src1~1_combout  & 
// (\nios|cpu|D_iw [29])))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|D_iw [29]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[25]~10 .extended_lut = "off";
defparam \nios|cpu|R_src1[25]~10 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|R_src1[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N4
dffeas \nios|cpu|E_src1[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[25]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \nios|cpu|E_logic_result[25]~8 (
// Equation(s):
// \nios|cpu|E_logic_result[25]~8_combout  = ( \nios|cpu|E_src2 [25] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [25]))) ) ) # ( !\nios|cpu|E_src2 [25] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [25])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [25]))) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[25]~8 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[25]~8 .lut_mask = 64'h8585858556565656;
defparam \nios|cpu|E_logic_result[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \nios|cpu|E_alu_result[25]~9 (
// Equation(s):
// \nios|cpu|E_alu_result[25]~9_combout  = ( \nios|cpu|Add2~33_sumout  & ( \nios|cpu|E_shift_rot_result [25] & ( (!\nios|cpu|R_ctrl_logic~q ) # ((\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|E_logic_result[25]~8_combout )) ) ) ) # ( !\nios|cpu|Add2~33_sumout  
// & ( \nios|cpu|E_shift_rot_result [25] & ( ((\nios|cpu|R_ctrl_logic~q  & \nios|cpu|E_logic_result[25]~8_combout )) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios|cpu|Add2~33_sumout  & ( !\nios|cpu|E_shift_rot_result [25] & ( 
// (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|E_logic_result[25]~8_combout ))) ) ) ) # ( !\nios|cpu|Add2~33_sumout  & ( !\nios|cpu|E_shift_rot_result [25] & ( (\nios|cpu|R_ctrl_logic~q  & 
// (\nios|cpu|E_logic_result[25]~8_combout  & !\nios|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|E_logic_result[25]~8_combout ),
	.datac(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\nios|cpu|Add2~33_sumout ),
	.dataf(!\nios|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[25]~9 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[25]~9 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \nios|cpu|E_alu_result[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \nios|cpu|W_alu_result[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[25]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[25]~14 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[25]~14_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte3_data [1] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [25])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte3_data [1]),
	.datad(!\nios|cpu|W_alu_result [25]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[25]~14 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[25]~14 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios|cpu|W_rf_wr_data[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \nios|cpu|R_src1[24]~11 (
// Equation(s):
// \nios|cpu|R_src1[24]~11_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ( \nios|cpu|D_iw [28] & ( (!\nios|cpu|R_src1~0_combout ) # (\nios|cpu|Add0~37_sumout ) ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ( \nios|cpu|D_iw [28] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & (\nios|cpu|Add0~37_sumout )) ) ) ) # ( 
// \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ( !\nios|cpu|D_iw [28] & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & (\nios|cpu|Add0~37_sumout )) ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ( !\nios|cpu|D_iw [28] & ( (\nios|cpu|R_src1~0_combout  & \nios|cpu|Add0~37_sumout ) ) ) )

	.dataa(!\nios|cpu|R_src1~0_combout ),
	.datab(!\nios|cpu|Add0~37_sumout ),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.dataf(!\nios|cpu|D_iw [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[24]~11 .extended_lut = "off";
defparam \nios|cpu|R_src1[24]~11 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \nios|cpu|R_src1[24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \nios|cpu|E_src1[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[24]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \nios|cpu|E_logic_result[24]~9 (
// Equation(s):
// \nios|cpu|E_logic_result[24]~9_combout  = ( \nios|cpu|E_src1 [24] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [24]))) ) ) # ( !\nios|cpu|E_src1 [24] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [24])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [24]))) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[24]~9 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[24]~9 .lut_mask = 64'h8585858556565656;
defparam \nios|cpu|E_logic_result[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \nios|cpu|E_alu_result[24]~10 (
// Equation(s):
// \nios|cpu|E_alu_result[24]~10_combout  = ( \nios|cpu|E_logic_result[24]~9_combout  & ( \nios|cpu|Add2~37_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|E_shift_rot_result [24]) ) ) ) # ( !\nios|cpu|E_logic_result[24]~9_combout  & ( 
// \nios|cpu|Add2~37_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_shift_rot_result [24])) ) ) ) # ( \nios|cpu|E_logic_result[24]~9_combout  & ( !\nios|cpu|Add2~37_sumout  & ( 
// (!\nios|cpu|R_ctrl_shift_rot~q  & ((\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_shift_rot_result [24])) ) ) ) # ( !\nios|cpu|E_logic_result[24]~9_combout  & ( !\nios|cpu|Add2~37_sumout  & ( (\nios|cpu|E_shift_rot_result 
// [24] & \nios|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios|cpu|E_shift_rot_result [24]),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\nios|cpu|E_logic_result[24]~9_combout ),
	.dataf(!\nios|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[24]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[24]~10 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[24]~10 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \nios|cpu|E_alu_result[24]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N4
dffeas \nios|cpu|W_alu_result[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[24]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[24]~15 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[24]~15_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte3_data [0] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [24])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte3_data [0]),
	.datad(!\nios|cpu|W_alu_result [24]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[24]~15 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[24]~15 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios|cpu|W_rf_wr_data[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \nios|cpu|R_src2_hi[7]~0 (
// Equation(s):
// \nios|cpu|R_src2_hi[7]~0_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( \nios|cpu|R_ctrl_hi_imm16~q  & ( \nios|cpu|D_iw [13] ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( \nios|cpu|R_ctrl_hi_imm16~q  & ( \nios|cpu|D_iw [13] ) ) ) # ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( 
// !\nios|cpu|R_ctrl_hi_imm16~q  & ( (!\nios|cpu|R_src2_use_imm~q ) # (\nios|cpu|D_iw [21]) ) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( !\nios|cpu|R_ctrl_hi_imm16~q  & ( (\nios|cpu|R_src2_use_imm~q  & 
// \nios|cpu|D_iw [21]) ) ) )

	.dataa(!\nios|cpu|R_src2_use_imm~q ),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [21]),
	.datad(gnd),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.dataf(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[7]~0 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[7]~0 .lut_mask = 64'h0505AFAF33333333;
defparam \nios|cpu|R_src2_hi[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \nios|cpu|E_src2[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \nios|cpu|E_logic_result[23]~4 (
// Equation(s):
// \nios|cpu|E_logic_result[23]~4_combout  = ( \nios|cpu|E_src1 [23] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [23]))) ) ) # ( !\nios|cpu|E_src1 [23] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [23])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [23]))) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\nios|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[23]~4 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[23]~4 .lut_mask = 64'h8855885555665566;
defparam \nios|cpu|E_logic_result[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \nios|cpu|E_alu_result[23]~5 (
// Equation(s):
// \nios|cpu|E_alu_result[23]~5_combout  = ( \nios|cpu|R_ctrl_logic~q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_logic_result[23]~4_combout )) # (\nios|cpu|R_ctrl_shift_rot~q  & ((\nios|cpu|E_shift_rot_result [23]))) ) ) # ( 
// !\nios|cpu|R_ctrl_logic~q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((\nios|cpu|Add2~17_sumout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_shift_rot_result [23])) ) )

	.dataa(!\nios|cpu|E_logic_result[23]~4_combout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result [23]),
	.datad(!\nios|cpu|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[23]~5 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[23]~5 .lut_mask = 64'h03CF03CF47474747;
defparam \nios|cpu|E_alu_result[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \nios|cpu|W_alu_result[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[23]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[23]~10 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[23]~10_combout  = ( \nios|cpu|W_alu_result [23] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data [7])))) ) ) # ( 
// !\nios|cpu|W_alu_result [23] & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte2_data [7]) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_ld~q ),
	.datac(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\nios|cpu|av_ld_byte2_data [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[23]~10 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[23]~10 .lut_mask = 64'h0033003380B380B3;
defparam \nios|cpu|W_rf_wr_data[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \nios|cpu|d_writedata[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = ( \nios|cpu|d_writedata [14] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = ( \nios|cpu|d_writedata [15] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \onchip|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\onchip|wren~0_combout ),
	.portare(\onchip|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~17_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [33]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .init_file = "multicore_onchip.hex";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated|ALTSYNCRAM";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \nios|cpu|E_st_data[30]~6 (
// Equation(s):
// \nios|cpu|E_st_data[30]~6_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & ((!\nios|cpu|D_ctrl_mem16~1_combout ) # ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [30] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])))) # (\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[30]~6 .extended_lut = "off";
defparam \nios|cpu|E_st_data[30]~6 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \nios|cpu|E_st_data[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \nios|cpu|d_writedata[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[30]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = ( \nios|cpu|d_writedata [30] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [30] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [30]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [30] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [30]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N46
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \nios|cpu|E_st_data[31]~5 (
// Equation(s):
// \nios|cpu|E_st_data[31]~5_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & ((!\nios|cpu|D_ctrl_mem16~1_combout ) # ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [31] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # (\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|D_ctrl_mem16~1_combout  & 
// (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[31]~5 .extended_lut = "off";
defparam \nios|cpu|E_st_data[31]~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \nios|cpu|E_st_data[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \nios|cpu|d_writedata[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[31]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = ( \nios|cpu|d_writedata [31] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [31]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [31]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [31]))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [31]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [35] = ( \nios|cpu|d_byteenable [3] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\nios|cpu|d_byteenable [3] & ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 64'h555555555F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~26_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~27_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~29_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ,gnd,gnd,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17_combout }),
	.portaaddr({\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X10_Y4_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N14
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \nios|cpu|F_iw[8]~36 (
// Equation(s):
// \nios|cpu|F_iw[8]~36_combout  = ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # 
// (\onchip|the_altsyncram|auto_generated|q_a [8]) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[8]~36 .extended_lut = "off";
defparam \nios|cpu|F_iw[8]~36 .lut_mask = 64'h000F000F555F555F;
defparam \nios|cpu|F_iw[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \nios|cpu|F_iw[8]~37 (
// Equation(s):
// \nios|cpu|F_iw[8]~37_combout  = ( \nios|cpu|F_iw[8]~36_combout  & ( !\nios|cpu|intr_req~combout  ) ) # ( !\nios|cpu|F_iw[8]~36_combout  & ( (\nios|cpu|av_ld_byte1_data_nxt[0]~5_combout  & (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & 
// !\nios|cpu|intr_req~combout )) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~5_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(!\nios|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[8]~37 .extended_lut = "off";
defparam \nios|cpu|F_iw[8]~37 .lut_mask = 64'h10101010F0F0F0F0;
defparam \nios|cpu|F_iw[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \nios|cpu|D_iw[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[8]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \nios|cpu|R_src2_hi[2]~10 (
// Equation(s):
// \nios|cpu|R_src2_hi[2]~10_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [21])) # (\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|D_iw [8]))) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q 
//  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [8])) ) )

	.dataa(!\nios|cpu|D_iw [21]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|D_iw [8]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[2]~10 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[2]~10 .lut_mask = 64'h03CF03CF47474747;
defparam \nios|cpu|R_src2_hi[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \nios|cpu|E_src2[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[16]~10 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[16]~10_combout  = ( \nios|cpu|Add0~53_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios|cpu|Add2~53_sumout ))) ) ) # ( !\nios|cpu|Add0~53_sumout  & ( 
// (\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add2~53_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[16]~10 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[16]~10 .lut_mask = 64'h0044004488CC88CC;
defparam \nios|cpu|F_pc_no_crst_nxt[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N10
dffeas \nios|cpu|F_pc[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[16]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \nios|cpu|Add0~57 (
// Equation(s):
// \nios|cpu|Add0~57_sumout  = SUM(( \nios|cpu|F_pc [17] ) + ( GND ) + ( \nios|cpu|Add0~54  ))
// \nios|cpu|Add0~58  = CARRY(( \nios|cpu|F_pc [17] ) + ( GND ) + ( \nios|cpu|Add0~54  ))

	.dataa(!\nios|cpu|F_pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~57_sumout ),
	.cout(\nios|cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~57 .extended_lut = "off";
defparam \nios|cpu|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[17]~5 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[17]~5_combout  = (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (\nios|cpu|Add0~57_sumout )) # (\nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios|cpu|Add2~57_sumout )))))

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~57_sumout ),
	.datad(!\nios|cpu|Add2~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[17]~5 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[17]~5 .lut_mask = 64'h084C084C084C084C;
defparam \nios|cpu|F_pc_no_crst_nxt[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \nios|cpu|F_pc[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[17]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[17] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \nios|cpu|Add0~61 (
// Equation(s):
// \nios|cpu|Add0~61_sumout  = SUM(( \nios|cpu|F_pc [18] ) + ( GND ) + ( \nios|cpu|Add0~58  ))
// \nios|cpu|Add0~62  = CARRY(( \nios|cpu|F_pc [18] ) + ( GND ) + ( \nios|cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~61_sumout ),
	.cout(\nios|cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~61 .extended_lut = "off";
defparam \nios|cpu|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[18]~6 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[18]~6_combout  = ( \nios|cpu|Add2~61_sumout  & ( \nios|cpu|F_pc_sel_nxt.10~1_combout  & ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \nios|cpu|Add2~61_sumout  & ( !\nios|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~61_sumout ) ) ) ) # ( !\nios|cpu|Add2~61_sumout  & ( !\nios|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~61_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~61_sumout ),
	.datad(gnd),
	.datae(!\nios|cpu|Add2~61_sumout ),
	.dataf(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[18]~6 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[18]~6 .lut_mask = 64'h0C0C0C0C0000CCCC;
defparam \nios|cpu|F_pc_no_crst_nxt[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N16
dffeas \nios|cpu|F_pc[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[18]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[18] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \nios|cpu|R_src1[21]~14 (
// Equation(s):
// \nios|cpu|R_src1[21]~14_combout  = ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~49_sumout  ) ) # ( !\nios|cpu|R_src1~0_combout  & ( (!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b 
// [21]))) # (\nios|cpu|R_src1~1_combout  & (\nios|cpu|D_iw [25])) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|D_iw [25]),
	.datac(!\nios|cpu|Add0~49_sumout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[21]~14 .extended_lut = "off";
defparam \nios|cpu|R_src1[21]~14 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \nios|cpu|R_src1[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \nios|cpu|E_src1[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[21]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \nios|cpu|E_logic_result[21]~12 (
// Equation(s):
// \nios|cpu|E_logic_result[21]~12_combout  = ( \nios|cpu|E_src1 [21] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [21]))) ) ) # ( !\nios|cpu|E_src1 [21] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [21])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [21]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[21]~12 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[21]~12 .lut_mask = 64'h8383838336363636;
defparam \nios|cpu|E_logic_result[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \nios|cpu|E_alu_result[21]~13 (
// Equation(s):
// \nios|cpu|E_alu_result[21]~13_combout  = ( \nios|cpu|E_shift_rot_result [21] & ( \nios|cpu|E_logic_result[21]~12_combout  & ( ((\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|R_ctrl_shift_rot~q )) # (\nios|cpu|Add2~49_sumout ) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_result [21] & ( \nios|cpu|E_logic_result[21]~12_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|Add2~49_sumout ))) ) ) ) # ( \nios|cpu|E_shift_rot_result [21] & ( 
// !\nios|cpu|E_logic_result[21]~12_combout  & ( ((\nios|cpu|Add2~49_sumout  & !\nios|cpu|R_ctrl_logic~q )) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_result [21] & ( !\nios|cpu|E_logic_result[21]~12_combout  & ( 
// (\nios|cpu|Add2~49_sumout  & (!\nios|cpu|R_ctrl_shift_rot~q  & !\nios|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\nios|cpu|Add2~49_sumout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [21]),
	.dataf(!\nios|cpu|E_logic_result[21]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[21]~13 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[21]~13 .lut_mask = 64'h404073734C4C7F7F;
defparam \nios|cpu|E_alu_result[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \nios|cpu|W_alu_result[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[21]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \nios|cpu|av_ld_byte2_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[21]~18 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[21]~18_combout  = ( \nios|cpu|av_ld_byte2_data [5] & ( ((\nios|cpu|W_alu_result [21] & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & !\nios|cpu|R_ctrl_br_cmp~q ))) # (\nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|av_ld_byte2_data [5] & ( 
// (!\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|W_alu_result [21] & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & !\nios|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|W_alu_result [21]),
	.datac(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[21]~18 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[21]~18 .lut_mask = 64'h2000200075557555;
defparam \nios|cpu|W_rf_wr_data[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \nios|cpu|R_src1[20]~17 (
// Equation(s):
// \nios|cpu|R_src1[20]~17_combout  = ( \nios|cpu|Add0~61_sumout  & ( ((!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20])) # (\nios|cpu|R_src1~1_combout  & ((\nios|cpu|D_iw [24])))) # 
// (\nios|cpu|R_src1~0_combout ) ) ) # ( !\nios|cpu|Add0~61_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20])) # (\nios|cpu|R_src1~1_combout  & 
// ((\nios|cpu|D_iw [24]))))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\nios|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[20]~17 .extended_lut = "off";
defparam \nios|cpu|R_src1[20]~17 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|R_src1[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N55
dffeas \nios|cpu|E_src1[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[20]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \nios|cpu|E_logic_result[20]~15 (
// Equation(s):
// \nios|cpu|E_logic_result[20]~15_combout  = ( \nios|cpu|E_src1 [20] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|E_src2 [20]) # (!\nios|cpu|R_logic_op [0]))) ) ) # ( !\nios|cpu|E_src1 [20] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|E_src2 [20] & !\nios|cpu|R_logic_op [0])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (\nios|cpu|E_src2 [20])) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src2 [20]),
	.datad(!\nios|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[20]~15 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[20]~15 .lut_mask = 64'hC303C303333C333C;
defparam \nios|cpu|E_logic_result[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N34
dffeas \nios|cpu|E_shift_rot_result[20]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[20]~15_combout ),
	.asdata(\nios|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[20]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \nios|cpu|E_alu_result[20]~16 (
// Equation(s):
// \nios|cpu|E_alu_result[20]~16_combout  = ( \nios|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|E_logic_result[20]~15_combout ) ) ) ) # ( !\nios|cpu|E_shift_rot_result[20]~DUPLICATE_q 
//  & ( \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|E_logic_result[20]~15_combout  & !\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|Add2~61_sumout ) # 
// (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( !\nios|cpu|R_ctrl_logic~q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & \nios|cpu|Add2~61_sumout ) ) ) )

	.dataa(!\nios|cpu|E_logic_result[20]~15_combout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~61_sumout ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.dataf(!\nios|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[20]~16 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[20]~16 .lut_mask = 64'h0C0C3F3F44447777;
defparam \nios|cpu|E_alu_result[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \nios|cpu|W_alu_result[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[20]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N55
dffeas \nios|cpu|av_ld_byte2_data[4]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[20]~21 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[20]~21_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte2_data[4]~DUPLICATE_q ) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|W_alu_result [20] & 
// (!\nios|cpu|R_ctrl_br_cmp~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data[4]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|W_alu_result [20]),
	.datac(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[20]~21 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[20]~21 .lut_mask = 64'h2075207500550055;
defparam \nios|cpu|W_rf_wr_data[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \nios|cpu|R_src1[31]~30 (
// Equation(s):
// \nios|cpu|R_src1[31]~30_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ( !\nios|cpu|R_src1~1_combout  & ( !\nios|cpu|R_src1~0_combout  ) ) )

	.dataa(!\nios|cpu|R_src1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.dataf(!\nios|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[31]~30 .extended_lut = "off";
defparam \nios|cpu|R_src1[31]~30 .lut_mask = 64'h0000AAAA00000000;
defparam \nios|cpu|R_src1[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N43
dffeas \nios|cpu|E_src1[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[31]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N59
dffeas \nios|cpu|E_shift_rot_result[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[31]~30_combout ),
	.asdata(\nios|cpu|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[30]~31 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[30]~31_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [29])) # (\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [31])))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [29]),
	.datad(!\nios|cpu|E_shift_rot_result [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[30]~31 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[30]~31 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \nios|cpu|E_shift_rot_result_nxt[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \nios|cpu|E_shift_rot_result[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.asdata(\nios|cpu|E_src1 [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[29]~29 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[29]~29_combout  = ( \nios|cpu|E_shift_rot_result [28] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [30]) ) ) # ( !\nios|cpu|E_shift_rot_result [28] & ( (\nios|cpu|E_shift_rot_result [30] & 
// \nios|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\nios|cpu|E_shift_rot_result [30]),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[29]~29 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[29]~29 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios|cpu|E_shift_rot_result_nxt[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N53
dffeas \nios|cpu|E_shift_rot_result[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[29]~29_combout ),
	.asdata(\nios|cpu|E_src1 [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[28]~26 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[28]~26_combout  = ( \nios|cpu|E_shift_rot_result [27] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [29]) ) ) # ( !\nios|cpu|E_shift_rot_result [27] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [29]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[28]~26 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[28]~26 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|E_shift_rot_result_nxt[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \nios|cpu|E_shift_rot_result[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.asdata(\nios|cpu|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[27]~6 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[27]~6_combout  = ( \nios|cpu|E_shift_rot_result [26] & ( \nios|cpu|E_shift_rot_result [28] ) ) # ( !\nios|cpu|E_shift_rot_result [26] & ( \nios|cpu|E_shift_rot_result [28] & ( \nios|cpu|R_ctrl_shift_rot_right~q  ) ) ) # ( 
// \nios|cpu|E_shift_rot_result [26] & ( !\nios|cpu|E_shift_rot_result [28] & ( !\nios|cpu|R_ctrl_shift_rot_right~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [26]),
	.dataf(!\nios|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[27]~6 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[27]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \nios|cpu|E_shift_rot_result_nxt[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N49
dffeas \nios|cpu|E_shift_rot_result[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[27]~6_combout ),
	.asdata(\nios|cpu|E_src1 [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \nios|cpu|E_shift_rot_result[25]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[25]~8_combout ),
	.asdata(\nios|cpu|E_src1 [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N9
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[26]~7 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[26]~7_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result[25]~DUPLICATE_q ))) # (\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [27]))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [27]),
	.datac(!\nios|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[26]~7 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[26]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios|cpu|E_shift_rot_result_nxt[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N10
dffeas \nios|cpu|E_shift_rot_result[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[26]~7_combout ),
	.asdata(\nios|cpu|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[25]~8 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[25]~8_combout  = ( \nios|cpu|E_shift_rot_result [24] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [26]) ) ) # ( !\nios|cpu|E_shift_rot_result [24] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [26]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\nios|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[25]~8 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[25]~8 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|E_shift_rot_result_nxt[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \nios|cpu|E_shift_rot_result[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[25]~8_combout ),
	.asdata(\nios|cpu|E_src1 [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[24]~9 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[24]~9_combout  = ( \nios|cpu|E_shift_rot_result [23] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [25]) ) ) # ( !\nios|cpu|E_shift_rot_result [23] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [25]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\nios|cpu|E_shift_rot_result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[24]~9 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[24]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|E_shift_rot_result_nxt[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \nios|cpu|E_shift_rot_result[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[24]~9_combout ),
	.asdata(\nios|cpu|E_src1 [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[23]~4 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[23]~4_combout  = ( \nios|cpu|E_shift_rot_result [24] & ( (\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [22]) ) ) # ( !\nios|cpu|E_shift_rot_result [24] & ( (\nios|cpu|E_shift_rot_result [22] & 
// !\nios|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\nios|cpu|E_shift_rot_result [22]),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[23]~4 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[23]~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios|cpu|E_shift_rot_result_nxt[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N58
dffeas \nios|cpu|E_shift_rot_result[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[23]~4_combout ),
	.asdata(\nios|cpu|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[22]~11 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[22]~11_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [21])) # (\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [23])))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [21]),
	.datac(!\nios|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[22]~11 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[22]~11 .lut_mask = 64'h2727272727272727;
defparam \nios|cpu|E_shift_rot_result_nxt[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \nios|cpu|E_shift_rot_result[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[22]~11_combout ),
	.asdata(\nios|cpu|E_src1 [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[21]~12 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[21]~12_combout  = ( \nios|cpu|E_shift_rot_result [20] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [22]) ) ) # ( !\nios|cpu|E_shift_rot_result [20] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [22]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\nios|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[21]~12 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[21]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|E_shift_rot_result_nxt[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \nios|cpu|E_shift_rot_result[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[21]~12_combout ),
	.asdata(\nios|cpu|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N8
dffeas \nios|cpu|E_shift_rot_result[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[19]~14_combout ),
	.asdata(\nios|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[20]~15 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[20]~15_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [19]))) # (\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [21]))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [21]),
	.datac(!\nios|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[20]~15 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[20]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios|cpu|E_shift_rot_result_nxt[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \nios|cpu|E_shift_rot_result[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[20]~15_combout ),
	.asdata(\nios|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[19]~14 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[19]~14_combout  = ( \nios|cpu|E_shift_rot_result [20] & ( (\nios|cpu|E_shift_rot_result [18]) # (\nios|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios|cpu|E_shift_rot_result [20] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [18]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\nios|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[19]~14 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[19]~14 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios|cpu|E_shift_rot_result_nxt[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \nios|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[19]~14_combout ),
	.asdata(\nios|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \nios|cpu|E_logic_result[19]~14 (
// Equation(s):
// \nios|cpu|E_logic_result[19]~14_combout  = ( \nios|cpu|E_src2 [19] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|E_src1 [19]) # (!\nios|cpu|R_logic_op [0]))) ) ) # ( !\nios|cpu|E_src2 [19] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|E_src1 [19] & !\nios|cpu|R_logic_op [0])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (\nios|cpu|E_src1 [19])) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src1 [19]),
	.datad(!\nios|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[19]~14 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[19]~14 .lut_mask = 64'hC303C303333C333C;
defparam \nios|cpu|E_logic_result[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \nios|cpu|E_alu_result[19]~15 (
// Equation(s):
// \nios|cpu|E_alu_result[19]~15_combout  = ( \nios|cpu|E_logic_result[19]~14_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~57_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) ) # ( !\nios|cpu|E_logic_result[19]~14_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~57_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios|cpu|R_ctrl_logic~q ),
	.datac(!\nios|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(!\nios|cpu|Add2~57_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[19]~15 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[19]~15 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios|cpu|E_alu_result[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \nios|cpu|W_alu_result[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[19]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[19]~20 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[19]~20_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|av_ld_byte2_data [3] & \nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|W_alu_result [19] & 
// ((!\nios|cpu|R_ctrl_br_cmp~q )))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data [3])))) ) )

	.dataa(!\nios|cpu|W_alu_result [19]),
	.datab(!\nios|cpu|av_ld_byte2_data [3]),
	.datac(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[19]~20 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[19]~20 .lut_mask = 64'h5033503300330033;
defparam \nios|cpu|W_rf_wr_data[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \nios|cpu|E_st_data[29]~7 (
// Equation(s):
// \nios|cpu|E_st_data[29]~7_combout  = ( \nios|cpu|D_ctrl_mem8~1_combout  & ( (!\nios|cpu|D_ctrl_mem16~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) ) ) # ( !\nios|cpu|D_ctrl_mem8~1_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[29]~7 .extended_lut = "off";
defparam \nios|cpu|E_st_data[29]~7 .lut_mask = 64'h555555550C3F0C3F;
defparam \nios|cpu|E_st_data[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \nios|cpu|d_writedata[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[29]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [29] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [29] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [29]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \nios|cpu|F_iw[31]~55 (
// Equation(s):
// \nios|cpu|F_iw[31]~55_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & ( \onchip|the_altsyncram|auto_generated|q_a [31] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & ( \onchip|the_altsyncram|auto_generated|q_a [31] & ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) ) ) 
// # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & ( !\onchip|the_altsyncram|auto_generated|q_a [31] & ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[31]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[31]~55 .extended_lut = "off";
defparam \nios|cpu|F_iw[31]~55 .lut_mask = 64'h00000F0F33333F3F;
defparam \nios|cpu|F_iw[31]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \nios|cpu|F_iw[31]~56 (
// Equation(s):
// \nios|cpu|F_iw[31]~56_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( (!\nios|cpu|intr_req~combout  & ((\nios|cpu|F_iw[31]~55_combout ) # (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ))) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[31]~55_combout ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\nios|cpu|F_iw[31]~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[31]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[31]~56 .extended_lut = "off";
defparam \nios|cpu|F_iw[31]~56 .lut_mask = 64'h0A0A0A0A2A2A2A2A;
defparam \nios|cpu|F_iw[31]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N34
dffeas \nios|cpu|D_iw[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[31]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \nios|cpu|R_src1[17]~7 (
// Equation(s):
// \nios|cpu|R_src1[17]~7_combout  = ( \nios|cpu|Add0~21_sumout  & ( \nios|cpu|D_iw [21] & ( ((\nios|cpu|R_src1~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\nios|cpu|Add0~21_sumout  & ( \nios|cpu|D_iw [21] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|R_src1~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) ) ) ) # ( \nios|cpu|Add0~21_sumout  & ( 
// !\nios|cpu|D_iw [21] & ( ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] & !\nios|cpu|R_src1~1_combout )) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( !\nios|cpu|Add0~21_sumout  & ( !\nios|cpu|D_iw [21] & ( 
// (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] & !\nios|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\nios|cpu|R_src1~0_combout ),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|Add0~21_sumout ),
	.dataf(!\nios|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[17]~7 .extended_lut = "off";
defparam \nios|cpu|R_src1[17]~7 .lut_mask = 64'h202075752A2A7F7F;
defparam \nios|cpu|R_src1[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N37
dffeas \nios|cpu|E_src1[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[17]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \nios|cpu|E_shift_rot_result[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[17]~5_combout ),
	.asdata(\nios|cpu|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[18]~13 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[18]~13_combout  = (!\nios|cpu|R_ctrl_shift_rot_right~q  & (\nios|cpu|E_shift_rot_result [17])) # (\nios|cpu|R_ctrl_shift_rot_right~q  & ((\nios|cpu|E_shift_rot_result [19])))

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [17]),
	.datac(!\nios|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[18]~13 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[18]~13 .lut_mask = 64'h2727272727272727;
defparam \nios|cpu|E_shift_rot_result_nxt[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N4
dffeas \nios|cpu|E_shift_rot_result[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[18]~13_combout ),
	.asdata(\nios|cpu|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \nios|cpu|E_logic_result[18]~13 (
// Equation(s):
// \nios|cpu|E_logic_result[18]~13_combout  = ( \nios|cpu|E_src2 [18] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [18]))) ) ) # ( !\nios|cpu|E_src2 [18] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [18])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [18]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[18]~13 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[18]~13 .lut_mask = 64'h8383838336363636;
defparam \nios|cpu|E_logic_result[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \nios|cpu|E_alu_result[18]~14 (
// Equation(s):
// \nios|cpu|E_alu_result[18]~14_combout  = ( \nios|cpu|E_logic_result[18]~13_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~53_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [18])))) ) ) # ( !\nios|cpu|E_logic_result[18]~13_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~53_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [18])))) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios|cpu|R_ctrl_logic~q ),
	.datac(!\nios|cpu|E_shift_rot_result [18]),
	.datad(!\nios|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[18]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[18]~14 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[18]~14 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios|cpu|E_alu_result[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \nios|cpu|W_alu_result[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[18]~19 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[18]~19_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|av_ld_byte2_data [2] & \nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|W_alu_result [18] & 
// ((!\nios|cpu|R_ctrl_br_cmp~q )))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data [2])))) ) )

	.dataa(!\nios|cpu|W_alu_result [18]),
	.datab(!\nios|cpu|av_ld_byte2_data [2]),
	.datac(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[18]~19 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[18]~19 .lut_mask = 64'h5033503300330033;
defparam \nios|cpu|W_rf_wr_data[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N43
dffeas \nios|cpu|d_writedata[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = ( \nios|cpu|d_writedata [20] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [20])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [20])))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [20]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [22] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [22] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = ( \nios|cpu|d_writedata [23] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [34] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\nios|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) )

	.dataa(!\nios|cpu|d_byteenable [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [2] ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [2] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~21_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout ,gnd,gnd,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~25_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multicore_nios:nios|multicore_nios_cpu:cpu|multicore_nios_cpu_nios2_oci:the_multicore_nios_cpu_nios2_oci|multicore_nios_cpu_nios2_ocimem:the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram_module:multicore_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X8_Y4_N20
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [23])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [23])))

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [23]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4 .lut_mask = 64'h4477447744774477;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [21] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 64'h0000333300003333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [21]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [21]))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [21]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N52
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\nios|cpu|d_writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [19]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [19]))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [19]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]))))) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]))))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 64'h20750A5F00550A5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [18]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [18]))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [18]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] 
// & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] & ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8]))))) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8]))))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [8]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 64'h80D50A5F00550A5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = ( \nios|cpu|d_writedata [5] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [5] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [5] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5] & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7] & ( 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [3]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [3])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [3]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N47
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [4] 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [4])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [4]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [4]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [4]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [5])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [5]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
//  & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [5]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6]

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout )) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [6])))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [6])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [6]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [3]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [3]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N49
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N27
cyclonev_lcell_comb \nios|cpu|F_iw[7]~53 (
// Equation(s):
// \nios|cpu|F_iw[7]~53_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [7])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [7]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [7]),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[7]~53 .extended_lut = "off";
defparam \nios|cpu|F_iw[7]~53 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|F_iw[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [7])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N32
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \nios|cpu|F_iw[7]~52 (
// Equation(s):
// \nios|cpu|F_iw[7]~52_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [7]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[7]~52 .extended_lut = "off";
defparam \nios|cpu|F_iw[7]~52 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|F_iw[7]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \nios|cpu|F_iw[7]~54 (
// Equation(s):
// \nios|cpu|F_iw[7]~54_combout  = ( \nios|cpu|F_iw[7]~52_combout  & ( (!\nios|cpu|intr_req~combout  & ((\nios|cpu|F_iw[7]~53_combout ) # (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ))) ) ) # ( !\nios|cpu|F_iw[7]~52_combout  & ( 
// (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[7]~53_combout ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|F_iw[7]~53_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[7]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[7]~54 .extended_lut = "off";
defparam \nios|cpu|F_iw[7]~54 .lut_mask = 64'h00AA00AA22AA22AA;
defparam \nios|cpu|F_iw[7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N46
dffeas \nios|cpu|D_iw[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[7]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \nios|cpu|R_src2_hi[1]~2 (
// Equation(s):
// \nios|cpu|R_src2_hi[1]~2_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_use_imm~q ) # ((\nios|cpu|D_iw [21])))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [7])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|R_src2_use_imm~q  & ((\nios|cpu|D_iw [21])))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (((\nios|cpu|D_iw [7])))) ) )

	.dataa(!\nios|cpu|R_src2_use_imm~q ),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|D_iw [7]),
	.datad(!\nios|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[1]~2 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[1]~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \nios|cpu|R_src2_hi[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \nios|cpu|E_src2[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N39
cyclonev_lcell_comb \nios|cpu|E_logic_result[17]~5 (
// Equation(s):
// \nios|cpu|E_logic_result[17]~5_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [17] & ( (!\nios|cpu|E_src2 [17]) # (!\nios|cpu|R_logic_op [0]) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [17] & ( 
// (\nios|cpu|E_src2 [17] & \nios|cpu|R_logic_op [0]) ) ) ) # ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [17] & ( \nios|cpu|E_src2 [17] ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [17] & ( (!\nios|cpu|E_src2 [17] & 
// !\nios|cpu|R_logic_op [0]) ) ) )

	.dataa(!\nios|cpu|E_src2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|R_logic_op [0]),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[17]~5 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[17]~5 .lut_mask = 64'hAA0055550055FFAA;
defparam \nios|cpu|E_logic_result[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \nios|cpu|E_alu_result[17]~6 (
// Equation(s):
// \nios|cpu|E_alu_result[17]~6_combout  = ( \nios|cpu|Add2~21_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ) # ((\nios|cpu|E_logic_result[17]~5_combout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [17])))) ) ) # ( !\nios|cpu|Add2~21_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|E_logic_result[17]~5_combout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_logic_result[17]~5_combout ),
	.datad(!\nios|cpu|E_shift_rot_result [17]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[17]~6 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[17]~6 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|E_alu_result[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N22
dffeas \nios|cpu|W_alu_result[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[17]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[17]~11 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[17]~11_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte2_data [1] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [17])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|W_alu_result [17]),
	.datad(!\nios|cpu|av_ld_byte2_data [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[17]~11 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[17]~11 .lut_mask = 64'h0808080800FF00FF;
defparam \nios|cpu|W_rf_wr_data[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \nios|cpu|d_writedata[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = ( \nios|cpu|d_writedata [17] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [17]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~5_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[0]~2 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[0]~2_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [16] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\onchip|the_altsyncram|auto_generated|q_a [16] & 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\onchip|the_altsyncram|auto_generated|q_a [16] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\onchip|the_altsyncram|auto_generated|q_a [16] & 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\onchip|the_altsyncram|auto_generated|q_a [16] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\onchip|the_altsyncram|auto_generated|q_a [16] & 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\onchip|the_altsyncram|auto_generated|q_a [16] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~2 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~2 .lut_mask = 64'h053705370537FFFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[0]~28 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[0]~28_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0])) # (\nios|cpu|av_ld_byte2_data_nxt[0]~2_combout 
// ))) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [0]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [0]),
	.datad(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0]),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[0]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~28 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~28 .lut_mask = 64'h0F0F37370FFF3737;
defparam \nios|cpu|av_ld_byte2_data_nxt[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \nios|cpu|av_ld_byte2_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[0]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N27
cyclonev_lcell_comb \nios|cpu|E_logic_result[16]~10 (
// Equation(s):
// \nios|cpu|E_logic_result[16]~10_combout  = ( \nios|cpu|E_src2 [16] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [16]))) ) ) # ( !\nios|cpu|E_src2 [16] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [16])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [16]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\nios|cpu|E_src1 [16]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[16]~10 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[16]~10 .lut_mask = 64'h8833883333663366;
defparam \nios|cpu|E_logic_result[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \nios|cpu|E_alu_result[16]~11 (
// Equation(s):
// \nios|cpu|E_alu_result[16]~11_combout  = ( \nios|cpu|R_ctrl_shift_rot~q  & ( \nios|cpu|E_logic_result[16]~10_combout  & ( \nios|cpu|E_shift_rot_result [16] ) ) ) # ( !\nios|cpu|R_ctrl_shift_rot~q  & ( \nios|cpu|E_logic_result[16]~10_combout  & ( 
// (\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|Add2~41_sumout ) ) ) ) # ( \nios|cpu|R_ctrl_shift_rot~q  & ( !\nios|cpu|E_logic_result[16]~10_combout  & ( \nios|cpu|E_shift_rot_result [16] ) ) ) # ( !\nios|cpu|R_ctrl_shift_rot~q  & ( 
// !\nios|cpu|E_logic_result[16]~10_combout  & ( (\nios|cpu|Add2~41_sumout  & !\nios|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\nios|cpu|Add2~41_sumout ),
	.datab(!\nios|cpu|E_shift_rot_result [16]),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\nios|cpu|E_logic_result[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[16]~11 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[16]~11 .lut_mask = 64'h505033335F5F3333;
defparam \nios|cpu|E_alu_result[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \nios|cpu|W_alu_result[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[16]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[16]~16 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[16]~16_combout  = ( \nios|cpu|W_alu_result [16] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte2_data [0])))) ) ) # ( 
// !\nios|cpu|W_alu_result [16] & ( (\nios|cpu|av_ld_byte2_data [0] & \nios|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte2_data [0]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[16]~16 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[16]~16 .lut_mask = 64'h000F000F880F880F;
defparam \nios|cpu|W_rf_wr_data[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \nios|cpu|d_writedata[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\nios|cpu|d_writedata [11] & \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [11]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \jtag_uart_0|woverflow~0 (
// Equation(s):
// \jtag_uart_0|woverflow~0_combout  = ( \jtag_uart_0|woverflow~q  & ( \leds|always0~0_combout  & ( (((!\jtag_uart_0|av_waitrequest~0_combout ) # (!\jtag_uart_0|av_waitrequest~2_combout )) # (\nios|cpu|W_alu_result [2])) # 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( !\jtag_uart_0|woverflow~q  & ( \leds|always0~0_combout  & ( 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\nios|cpu|W_alu_result [2] & (\jtag_uart_0|av_waitrequest~0_combout  & \jtag_uart_0|av_waitrequest~2_combout ))) ) ) ) # ( \jtag_uart_0|woverflow~q  & ( 
// !\leds|always0~0_combout  ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\nios|cpu|W_alu_result [2]),
	.datac(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datad(!\jtag_uart_0|av_waitrequest~2_combout ),
	.datae(!\jtag_uart_0|woverflow~q ),
	.dataf(!\leds|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~0 .extended_lut = "off";
defparam \jtag_uart_0|woverflow~0 .lut_mask = 64'h0000FFFF0004FFF7;
defparam \jtag_uart_0|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N56
dffeas \jtag_uart_0|woverflow (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|woverflow .is_wysiwyg = "true";
defparam \jtag_uart_0|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N38
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[6]~11 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[6]~11_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])) # (\onchip|the_altsyncram|auto_generated|q_a [14])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])) # (\onchip|the_altsyncram|auto_generated|q_a [14]) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( 
// !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [14]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~11 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~11 .lut_mask = 64'h003355770F3F5F7F;
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[6]~37 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[6]~37_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[6]~3_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[6]~11_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [6]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [6]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[6]~3_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[6]~11_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~37 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~37 .lut_mask = 64'h000F5757FFFF5757;
defparam \nios|cpu|av_ld_byte1_data_nxt[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \nios|cpu|av_ld_byte0_data[0]~0 (
// Equation(s):
// \nios|cpu|av_ld_byte0_data[0]~0_combout  = ( \nios|cpu|W_alu_result [0] & ( (!\nios|cpu|av_ld_aligning_data~q ) # ((!\nios|cpu|av_ld_align_cycle [0] & ((!\nios|cpu|av_ld_align_cycle [1]) # (\nios|cpu|W_alu_result [1]))) # (\nios|cpu|av_ld_align_cycle [0] 
// & (!\nios|cpu|av_ld_align_cycle [1] & \nios|cpu|W_alu_result [1]))) ) ) # ( !\nios|cpu|W_alu_result [0] & ( (!\nios|cpu|av_ld_aligning_data~q ) # ((!\nios|cpu|av_ld_align_cycle [1] & \nios|cpu|W_alu_result [1])) ) )

	.dataa(!\nios|cpu|av_ld_aligning_data~q ),
	.datab(!\nios|cpu|av_ld_align_cycle [0]),
	.datac(!\nios|cpu|av_ld_align_cycle [1]),
	.datad(!\nios|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[0]~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte0_data[0]~0 .lut_mask = 64'hAAFAAAFAEAFEEAFE;
defparam \nios|cpu|av_ld_byte0_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_en~0_combout  = ( \nios|cpu|av_ld_byte0_data[0]~0_combout  ) # ( !\nios|cpu|av_ld_byte0_data[0]~0_combout  & ( (!\nios|cpu|D_ctrl_mem16~0_combout ) # (\nios|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFF33FF33FFFFFFFF;
defparam \nios|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N43
dffeas \nios|cpu|av_ld_byte1_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \nios|cpu|E_logic_result[14]~2 (
// Equation(s):
// \nios|cpu|E_logic_result[14]~2_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [14] & ( (!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [14]) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [14] & ( 
// (\nios|cpu|R_logic_op [0] & \nios|cpu|E_src2 [14]) ) ) ) # ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [14] & ( \nios|cpu|E_src2 [14] ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [14] & ( (!\nios|cpu|R_logic_op 
// [0] & !\nios|cpu|E_src2 [14]) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src2 [14]),
	.datad(gnd),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[14]~2 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[14]~2 .lut_mask = 64'hC0C00F0F0303FCFC;
defparam \nios|cpu|E_logic_result[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \nios|cpu|E_alu_result[14]~3 (
// Equation(s):
// \nios|cpu|E_alu_result[14]~3_combout  = ( \nios|cpu|R_ctrl_shift_rot~q  & ( \nios|cpu|E_shift_rot_result [14] ) ) # ( !\nios|cpu|R_ctrl_shift_rot~q  & ( (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~9_sumout ))) # (\nios|cpu|R_ctrl_logic~q  & 
// (\nios|cpu|E_logic_result[14]~2_combout )) ) )

	.dataa(!\nios|cpu|E_shift_rot_result [14]),
	.datab(!\nios|cpu|R_ctrl_logic~q ),
	.datac(!\nios|cpu|E_logic_result[14]~2_combout ),
	.datad(!\nios|cpu|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[14]~3 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[14]~3 .lut_mask = 64'h03CF03CF55555555;
defparam \nios|cpu|E_alu_result[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N49
dffeas \nios|cpu|W_alu_result[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[14]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[14]~8 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[14]~8_combout  = ( \nios|cpu|W_alu_result [14] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [6])))) ) ) # ( 
// !\nios|cpu|W_alu_result [14] & ( (\nios|cpu|av_ld_byte1_data [6] & \nios|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte1_data [6]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[14]~8 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[14]~8 .lut_mask = 64'h000F000F880F880F;
defparam \nios|cpu|W_rf_wr_data[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \nios|cpu|E_st_data[28]~8 (
// Equation(s):
// \nios|cpu|E_st_data[28]~8_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & (((!\nios|cpu|D_ctrl_mem16~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [28] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|D_ctrl_mem16~1_combout  & 
// \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[28]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[28]~8 .extended_lut = "off";
defparam \nios|cpu|E_st_data[28]~8 .lut_mask = 64'h2227222772777277;
defparam \nios|cpu|E_st_data[28]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \nios|cpu|d_writedata[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[28]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|d_writedata [28])

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = ( \nios|cpu|d_writedata [29] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [29]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = ( \nios|cpu|d_writedata [30] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = ( \nios|cpu|d_writedata [31] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [31]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \onchip|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\onchip|wren~0_combout ),
	.portare(\onchip|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ,
\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ,\mm_interconnect_0|cmd_mux_002|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_002|src_data [47],\mm_interconnect_0|cmd_mux_002|src_data [46],\mm_interconnect_0|cmd_mux_002|src_data [45],\mm_interconnect_0|cmd_mux_002|src_data [44],\mm_interconnect_0|cmd_mux_002|src_data [43],\mm_interconnect_0|cmd_mux_002|src_data [42],
\mm_interconnect_0|cmd_mux_002|src_data [41],\mm_interconnect_0|cmd_mux_002|src_data [40],\mm_interconnect_0|cmd_mux_002|src_data [39],\mm_interconnect_0|cmd_mux_002|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_002|src_data [35]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .init_file = "multicore_onchip.hex";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "multicore_onchip:onchip|altsyncram:the_altsyncram|altsyncram_hkm1:auto_generated|ALTSYNCRAM";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 10;
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[29] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [29] = ( \onchip|the_altsyncram|auto_generated|q_a [29] & ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & ( (((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [29] & ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & ( ((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) 
// ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [29] & ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & ( ((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [29] & ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & ( (\mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [29]),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[29] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[29] .lut_mask = 64'h11111F1F11FF1FFF;
defparam \mm_interconnect_0|rsp_mux|src_data[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \nios|cpu|av_ld_byte3_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [29]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N16
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~13_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N8
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[5]~4 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[5]~4_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [21] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (\onchip|the_altsyncram|auto_generated|q_a [21] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [21]),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~4 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~4 .lut_mask = 64'h111F111F111FFFFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[5]~20 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[5]~20_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5])) # (\nios|cpu|av_ld_byte2_data_nxt[5]~4_combout 
// ))) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [5]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [5]),
	.datad(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5]),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[5]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~20 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~20 .lut_mask = 64'h0F0F37370FFF3737;
defparam \nios|cpu|av_ld_byte2_data_nxt[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \nios|cpu|av_ld_byte2_data[5]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [13])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N56
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[5]~2 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[5]~2_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [13]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~2 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~2 .lut_mask = 64'h1111111111FF11FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N34
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[5]~10 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[5]~10_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [13]))) ) ) ) # ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [13]))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [13]))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [13]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~10 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~10 .lut_mask = 64'h035703570357FFFF;
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[5]~41 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[5]~41_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[5]~2_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[5]~10_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data[5]~DUPLICATE_q ))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[5]~2_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[5]~10_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~41 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~41 .lut_mask = 64'h000F3737FFFF3737;
defparam \nios|cpu|av_ld_byte1_data_nxt[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \nios|cpu|av_ld_byte1_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[5]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N49
dffeas \nios|cpu|W_alu_result[13]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[13]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[13]~7 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[13]~7_combout  = ( \nios|cpu|W_alu_result[13]~DUPLICATE_q  & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (!\nios|cpu|R_ctrl_br_cmp~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [5])))) ) ) # ( 
// !\nios|cpu|W_alu_result[13]~DUPLICATE_q  & ( (\nios|cpu|av_ld_byte1_data [5] & \nios|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte1_data [5]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[13]~7 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[13]~7 .lut_mask = 64'h000F000F880F880F;
defparam \nios|cpu|W_rf_wr_data[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \nios|cpu|E_st_data[27]~4 (
// Equation(s):
// \nios|cpu|E_st_data[27]~4_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]) # (\nios|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [11] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\nios|cpu|D_ctrl_mem8~1_combout  & (((!\nios|cpu|D_ctrl_mem16~1_combout  & 
// \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[27]~4 .extended_lut = "off";
defparam \nios|cpu|E_st_data[27]~4 .lut_mask = 64'h505C505C535F535F;
defparam \nios|cpu|E_st_data[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \nios|cpu|d_writedata[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[27]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\nios|cpu|d_writedata [27] & \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )

	.dataa(!\nios|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[31] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [31] = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( 
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [31] & (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # 
// (\onchip|the_altsyncram|auto_generated|q_a [31] & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [31] & (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & 
// ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (\onchip|the_altsyncram|auto_generated|q_a [31] & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [31] & 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (\onchip|the_altsyncram|auto_generated|q_a [31] & 
// (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [31]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [15]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[31] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[31] .lut_mask = 64'h053705370537FFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \nios|cpu|av_ld_byte3_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [31]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N46
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[7]~0 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[7]~0_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [23] & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [23] & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~0 .lut_mask = 64'h000F000F333F333F;
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[7]~36 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[7]~36_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( (((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & ((\mm_interconnect_0|rsp_mux|src_payload~0_combout )))) # 
// (\nios|cpu|av_ld_byte2_data_nxt[7]~0_combout )) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( (((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [7]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout )) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7]),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [7]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[7]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~36 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~36 .lut_mask = 64'h0F0F03FF5F5F03FF;
defparam \nios|cpu|av_ld_byte2_data_nxt[7]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N37
dffeas \nios|cpu|av_ld_byte2_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[7]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|rvalid~1 (
// Equation(s):
// \jtag_uart_0|rvalid~1_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & ( (!\jtag_uart_0|fifo_rd~0_combout  & ((\jtag_uart_0|rvalid~q ))) # (\jtag_uart_0|fifo_rd~0_combout  & 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & ( \jtag_uart_0|rvalid~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\jtag_uart_0|fifo_rd~0_combout ),
	.datad(!\jtag_uart_0|rvalid~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|rvalid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|rvalid~1 .extended_lut = "off";
defparam \jtag_uart_0|rvalid~1 .lut_mask = 64'h00FF00FF03F303F3;
defparam \jtag_uart_0|rvalid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \jtag_uart_0|rvalid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|rvalid~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[7]~12 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[7]~12_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\onchip|the_altsyncram|auto_generated|q_a [15])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\onchip|the_altsyncram|auto_generated|q_a [15]) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( 
// !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [15]),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~12 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~12 .lut_mask = 64'h000F555F333F777F;
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[7]~33 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[7]~33_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\nios|cpu|av_ld_byte1_data_nxt[7]~4_combout  & \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[7]~12_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( (((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [7]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout )) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[7]~4_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [7]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[7]~12_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~33 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~33 .lut_mask = 64'h030305FFFFFF05FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \nios|cpu|av_ld_byte1_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \nios|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \nios|cpu|D_ctrl_ld_signed~0_combout  = ( \nios|cpu|D_iw [1] & ( (\nios|cpu|D_iw [2] & (\nios|cpu|D_iw [0] & ((!\nios|cpu|D_iw[3]~DUPLICATE_q ) # (!\nios|cpu|D_iw[4]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0000000000540054;
defparam \nios|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N41
dffeas \nios|cpu|R_ctrl_ld_signed (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \nios|cpu|av_fill_bit~0 (
// Equation(s):
// \nios|cpu|av_fill_bit~0_combout  = ( \nios|cpu|R_ctrl_ld_signed~q  & ( (!\nios|cpu|D_ctrl_mem16~0_combout  & (((\nios|cpu|av_ld_byte0_data [7])))) # (\nios|cpu|D_ctrl_mem16~0_combout  & ((!\nios|cpu|D_iw[4]~DUPLICATE_q  & (\nios|cpu|av_ld_byte1_data [7])) 
// # (\nios|cpu|D_iw[4]~DUPLICATE_q  & ((\nios|cpu|av_ld_byte0_data [7]))))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|av_ld_byte1_data [7]),
	.datad(!\nios|cpu|av_ld_byte0_data [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld_signed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \nios|cpu|av_fill_bit~0 .lut_mask = 64'h0000000004BF04BF;
defparam \nios|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \nios|cpu|av_ld_byte3_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [28]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~25_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[4]~7 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[4]~7_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # 
// (\onchip|the_altsyncram|auto_generated|q_a [20]) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( 
// ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20])) # (\onchip|the_altsyncram|auto_generated|q_a [20]) ) ) ) # ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] & ( 
// !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]) ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [20]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~7 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~7 .lut_mask = 64'h000F333F555F777F;
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[4]~8 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[4]~8_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & \mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (\nios|cpu|av_ld_byte2_data_nxt[4]~7_combout 
// ))) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [4]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [4]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4]),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[4]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~8 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~8 .lut_mask = 64'h0F0F57570FFF5757;
defparam \nios|cpu|av_ld_byte2_data_nxt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \nios|cpu|av_ld_byte2_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[4]~16 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[4]~16_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [12])) # (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [12])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [12])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [12]) ) ) 
// )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [12]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~16 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~16 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12]) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N38
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[4]~1 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[4]~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~1 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[4]~17 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[4]~17_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[4]~1_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[4]~16_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [4]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [4]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[4]~16_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[4]~1_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~17 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~17 .lut_mask = 64'h00FF57570FFF5757;
defparam \nios|cpu|av_ld_byte1_data_nxt[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \nios|cpu|av_ld_byte1_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[12]~26 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[12]~26_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte1_data [4]) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|W_alu_result [12] & 
// (!\nios|cpu|R_ctrl_br_cmp~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [4])))) ) )

	.dataa(!\nios|cpu|W_alu_result [12]),
	.datab(!\nios|cpu|R_ctrl_ld~q ),
	.datac(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios|cpu|av_ld_byte1_data [4]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[12]~26 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[12]~26 .lut_mask = 64'h4073407300330033;
defparam \nios|cpu|W_rf_wr_data[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \nios|cpu|E_st_data[26]~3 (
// Equation(s):
// \nios|cpu|E_st_data[26]~3_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])) # (\nios|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [10] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\nios|cpu|D_ctrl_mem8~1_combout  & (!\nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \nios|cpu|E_st_data[26]~3 .lut_mask = 64'h303A303A353F353F;
defparam \nios|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \nios|cpu|d_writedata[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = ( \nios|cpu|d_writedata [26] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [26] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [26] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [26]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [24])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [24])))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [24]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5 .lut_mask = 64'h330F330F330F330F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[27] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [27] = ( \onchip|the_altsyncram|auto_generated|q_a [27] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [27] & ( 
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11]) ) 
// ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [27] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [27] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & 
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11]),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [27]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[27] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[27] .lut_mask = 64'h11111F1F11FF1FFF;
defparam \mm_interconnect_0|rsp_mux|src_data[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \nios|cpu|av_ld_byte3_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [27]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N10
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~21_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[3]~6 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[3]~6_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [19] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\onchip|the_altsyncram|auto_generated|q_a [19]))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [19])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\onchip|the_altsyncram|auto_generated|q_a [19]))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [19])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\onchip|the_altsyncram|auto_generated|q_a [19]))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [19])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [19]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~6 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~6 .lut_mask = 64'h035703570357FFFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[3]~12 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[3]~12_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3] & \mm_interconnect_0|rsp_mux|src_payload~0_combout )) # (\nios|cpu|av_ld_byte2_data_nxt[3]~6_combout 
// ))) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [3]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [3]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3]),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~12 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~12 .lut_mask = 64'h0F0F57570FFF5757;
defparam \nios|cpu|av_ld_byte2_data_nxt[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \nios|cpu|av_ld_byte2_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[3]~15 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[3]~15_combout  = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [11])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [11]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [11]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~15 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~15 .lut_mask = 64'h0505050505FF05FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[3]~21 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[3]~21_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[3]~0_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[3]~15_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [3]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [3]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[3]~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[3]~15_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~21 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~21 .lut_mask = 64'h000F5757FFFF5757;
defparam \nios|cpu|av_ld_byte1_data_nxt[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \nios|cpu|av_ld_byte1_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[3]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[11]~25 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[11]~25_combout  = ( \nios|cpu|W_alu_result [11] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & ((!\nios|cpu|R_ctrl_rd_ctl_reg~q )))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [3])))) ) ) # ( 
// !\nios|cpu|W_alu_result [11] & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte1_data [3]) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte1_data [3]),
	.datad(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[11]~25 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[11]~25 .lut_mask = 64'h050505058D058D05;
defparam \nios|cpu|W_rf_wr_data[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N40
dffeas \nios|cpu|d_writedata[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [15]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [15] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [15]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = ( \nios|cpu|d_writedata [14] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [14]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [14] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [14] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [14]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[26] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [26] = ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (((\onchip|the_altsyncram|auto_generated|q_a [26] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\onchip|the_altsyncram|auto_generated|q_a [26] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]) ) ) ) # ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\onchip|the_altsyncram|auto_generated|q_a [26] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & 
// ( (\onchip|the_altsyncram|auto_generated|q_a [26] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [26]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datae(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[26] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[26] .lut_mask = 64'h030303FF575757FF;
defparam \mm_interconnect_0|rsp_mux|src_data[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \nios|cpu|av_ld_byte3_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [26]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N8
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~17_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N26
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[2]~5 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[2]~5_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [18] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])))) # (\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])))) # (\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])))) # (\onchip|the_altsyncram|auto_generated|q_a [18] & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))) ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [18]),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~5 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~5 .lut_mask = 64'h111F111F111FFFFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[2]~16 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[2]~16_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_mux|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2])) # (\nios|cpu|av_ld_byte2_data_nxt[2]~5_combout 
// ))) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte3_data [2]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte3_data [2]),
	.datad(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2]),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~16 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~16 .lut_mask = 64'h0F0F37370FFF3737;
defparam \nios|cpu|av_ld_byte2_data_nxt[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \nios|cpu|av_ld_byte2_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [10])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N49
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[2]~6 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[2]~6_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [10]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~6 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~6 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h5565556555555555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N22
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datac(!\jtag_uart_0|t_dav~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h005500FF001500FF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N26
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N48
cyclonev_lcell_comb \jtag_uart_0|ien_AE~0 (
// Equation(s):
// \jtag_uart_0|ien_AE~0_combout  = ( \mm_interconnect_0|router|Equal3~2_combout  & ( \jtag_uart_0|av_waitrequest~0_combout  & ( (\mm_interconnect_0|router|Equal4~0_combout  & (\nios|cpu|W_alu_result [2] & (\leds|always0~0_combout  & 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datab(!\nios|cpu|W_alu_result [2]),
	.datac(!\leds|always0~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|router|Equal3~2_combout ),
	.dataf(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~0 .extended_lut = "off";
defparam \jtag_uart_0|ien_AE~0 .lut_mask = 64'h0000000000000100;
defparam \jtag_uart_0|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|ac~0 (
// Equation(s):
// \jtag_uart_0|ac~0_combout  = ( \nios|cpu|d_writedata [10] & ( (((!\jtag_uart_0|ien_AE~0_combout  & \jtag_uart_0|ac~q )) # (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q )) # (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ) 
// ) ) # ( !\nios|cpu|d_writedata [10] & ( ((\jtag_uart_0|ac~q ) # (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q )) # (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.datab(!\jtag_uart_0|ien_AE~0_combout ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datad(!\jtag_uart_0|ac~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ac~0 .extended_lut = "off";
defparam \jtag_uart_0|ac~0 .lut_mask = 64'h5FFF5FFF5FDF5FDF;
defparam \jtag_uart_0|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N56
dffeas \jtag_uart_0|ac (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|ac~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ac .is_wysiwyg = "true";
defparam \jtag_uart_0|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N2
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[2]~13 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[2]~13_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & ( (((\onchip|the_altsyncram|auto_generated|q_a 
// [10] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & ( ((\onchip|the_altsyncram|auto_generated|q_a [10] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & ( ((\onchip|the_altsyncram|auto_generated|q_a [10] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [10] & ( (\onchip|the_altsyncram|auto_generated|q_a [10] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [10]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~13 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~13 .lut_mask = 64'h005533770F5F3F7F;
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[2]~29 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[2]~29_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[2]~6_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[2]~13_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [2]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [2]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[2]~13_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~29 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~29 .lut_mask = 64'h000F3737FFFF3737;
defparam \nios|cpu|av_ld_byte1_data_nxt[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \nios|cpu|av_ld_byte1_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[2]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[10]~22 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[10]~22_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte1_data [2] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [10])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|W_alu_result [10]),
	.datad(!\nios|cpu|av_ld_byte1_data [2]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[10]~22 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[10]~22 .lut_mask = 64'h0808080800FF00FF;
defparam \nios|cpu|W_rf_wr_data[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \nios|cpu|d_writedata[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [13] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [13]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [13]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[25] (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data [25] = ( \onchip|the_altsyncram|auto_generated|q_a [25] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a 
// [25] & ( \mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload 
// [9]) ) ) ) # ( \onchip|the_altsyncram|auto_generated|q_a [25] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])) # 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [25] & ( !\mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9]),
	.datae(!\onchip|the_altsyncram|auto_generated|q_a [25]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[25] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[25] .lut_mask = 64'h0303575703FF57FF;
defparam \mm_interconnect_0|rsp_mux|src_data[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \nios|cpu|av_ld_byte3_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data [25]),
	.asdata(\nios|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_aligning_data~q ),
	.ena(!\nios|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~1_sumout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[1]~1 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[1]~1_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ( \onchip|the_altsyncram|auto_generated|q_a [17] & ( (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre 
// [17] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ( \onchip|the_altsyncram|auto_generated|q_a [17] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ( 
// !\onchip|the_altsyncram|auto_generated|q_a [17] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ( !\onchip|the_altsyncram|auto_generated|q_a [17] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~1 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~1 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \nios|cpu|av_ld_byte2_data_nxt[1]~32 (
// Equation(s):
// \nios|cpu|av_ld_byte2_data_nxt[1]~32_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( (((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1] & (\mm_interconnect_0|rsp_mux|src_payload~0_combout ))) # (\nios|cpu|av_ld_byte2_data_nxt[1]~1_combout 
// )) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( (((\nios|cpu|av_ld_byte3_data [1] & ((\nios|cpu|LessThan0~0_combout ))))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]),
	.datac(!\nios|cpu|av_ld_byte3_data [1]),
	.datad(!\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|LessThan0~0_combout ),
	.datag(!\nios|cpu|av_ld_byte2_data_nxt[1]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte2_data_nxt[1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~32 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~32 .lut_mask = 64'h0F3F55550F3F5F5F;
defparam \nios|cpu|av_ld_byte2_data_nxt[1]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \nios|cpu|av_ld_byte2_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte2_data_nxt[1]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \jtag_uart_0|ien_AE~feeder (
// Equation(s):
// \jtag_uart_0|ien_AE~feeder_combout  = ( \nios|cpu|d_writedata[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~feeder .extended_lut = "off";
defparam \jtag_uart_0|ien_AE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|ien_AE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N34
dffeas \jtag_uart_0|ien_AE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|LessThan0~0 (
// Equation(s):
// \jtag_uart_0|LessThan0~0_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( 
// ((\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2])) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \jtag_uart_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|LessThan0~1 (
// Equation(s):
// \jtag_uart_0|LessThan0~1_combout  = ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( 
// (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\jtag_uart_0|LessThan0~0_combout  & !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4])) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\jtag_uart_0|LessThan0~0_combout ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~1 .lut_mask = 64'hC000C00000000000;
defparam \jtag_uart_0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N46
dffeas \jtag_uart_0|fifo_AE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \jtag_uart_0|av_readdata[9] (
// Equation(s):
// \jtag_uart_0|av_readdata [9] = ( \jtag_uart_0|fifo_AE~q  & ( \jtag_uart_0|ien_AE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|ien_AE~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[9] .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[9] .lut_mask = 64'h0000000000FF00FF;
defparam \jtag_uart_0|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N43
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[1]~14 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[1]~14_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [9] & ( \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [9]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [9]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & ( 
// !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) # (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\onchip|the_altsyncram|auto_generated|q_a [9]))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [9]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~14 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~14 .lut_mask = 64'h035703570357FFFF;
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[1]~25 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[1]~25_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \nios|cpu|av_ld_byte1_data_nxt[1]~7_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[1]~14_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( ((\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte2_data [1]))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datab(!\nios|cpu|LessThan0~0_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [1]),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[1]~7_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[1]~14_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~25 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~25 .lut_mask = 64'h000F5757FFFF5757;
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \nios|cpu|av_ld_byte1_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[1]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[9]~24 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[9]~24_combout  = ( \nios|cpu|W_alu_result [9] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [1])))) ) ) # ( 
// !\nios|cpu|W_alu_result [9] & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte1_data [1]) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_ld~q ),
	.datac(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\nios|cpu|av_ld_byte1_data [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[9]~24 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[9]~24 .lut_mask = 64'h0033003380B380B3;
defparam \nios|cpu|W_rf_wr_data[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \nios|cpu|E_st_data[25]~2 (
// Equation(s):
// \nios|cpu|E_st_data[25]~2_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]) # (\nios|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [9] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (\nios|cpu|D_ctrl_mem8~1_combout  & (((!\nios|cpu|D_ctrl_mem16~1_combout  & 
// \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \nios|cpu|E_st_data[25]~2 .lut_mask = 64'h505C505C535F535F;
defparam \nios|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N43
dffeas \nios|cpu|d_writedata[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [25] ) )

	.dataa(!\nios|cpu|d_writedata [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \nios|cpu|F_iw[30]~57 (
// Equation(s):
// \nios|cpu|F_iw[30]~57_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30])))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30])) # (\onchip|the_altsyncram|auto_generated|q_a [30])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [30]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[30]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[30]~57 .extended_lut = "off";
defparam \nios|cpu|F_iw[30]~57 .lut_mask = 64'h0537053705370537;
defparam \nios|cpu|F_iw[30]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \nios|cpu|F_iw[30]~58 (
// Equation(s):
// \nios|cpu|F_iw[30]~58_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14] & ( (!\nios|cpu|intr_req~combout  & ((\nios|cpu|F_iw[30]~57_combout ) # (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ))) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14] & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[30]~57_combout ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\nios|cpu|F_iw[30]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[30]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[30]~58 .extended_lut = "off";
defparam \nios|cpu|F_iw[30]~58 .lut_mask = 64'h0A0A0A0A2A2A2A2A;
defparam \nios|cpu|F_iw[30]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \nios|cpu|D_iw[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[30]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \nios|cpu|R_src1[0]~29 (
// Equation(s):
// \nios|cpu|R_src1[0]~29_combout  = (!\nios|cpu|R_src1~1_combout  & (!\nios|cpu|R_src1~0_combout  & \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]))

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[0]~29 .extended_lut = "off";
defparam \nios|cpu|R_src1[0]~29 .lut_mask = 64'h0808080808080808;
defparam \nios|cpu|R_src1[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N49
dffeas \nios|cpu|E_src1[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \nios|cpu|E_logic_result[0]~27 (
// Equation(s):
// \nios|cpu|E_logic_result[0]~27_combout  = ( \nios|cpu|E_src2 [0] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [0]))) ) ) # ( !\nios|cpu|E_src2 [0] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [0])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [0]))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[0]~27 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[0]~27 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios|cpu|E_logic_result[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N10
dffeas \nios|cpu|E_shift_rot_result[0]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[0]~28_combout ),
	.asdata(\nios|cpu|E_src1 [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \nios|cpu|E_alu_result[0]~27 (
// Equation(s):
// \nios|cpu|E_alu_result[0]~27_combout  = ( \nios|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( ((!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~109_sumout )) # (\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|E_logic_result[0]~27_combout )))) # 
// (\nios|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\nios|cpu|E_shift_rot_result[0]~DUPLICATE_q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~109_sumout )) # (\nios|cpu|R_ctrl_logic~q  & 
// ((\nios|cpu|E_logic_result[0]~27_combout ))))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~109_sumout ),
	.datad(!\nios|cpu|E_logic_result[0]~27_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[0]~27 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[0]~27 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|E_alu_result[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N26
dffeas \nios|cpu|W_alu_result[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \nios|cpu|LessThan0~0 (
// Equation(s):
// \nios|cpu|LessThan0~0_combout  = ( \nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (\nios|cpu|W_alu_result [1] & !\nios|cpu|av_ld_align_cycle [1]) ) ) # ( !\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\nios|cpu|W_alu_result [0] & 
// (\nios|cpu|W_alu_result [1] & !\nios|cpu|av_ld_align_cycle [1])) # (\nios|cpu|W_alu_result [0] & ((!\nios|cpu|av_ld_align_cycle [1]) # (\nios|cpu|W_alu_result [1]))) ) )

	.dataa(!\nios|cpu|W_alu_result [0]),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [1]),
	.datad(!\nios|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|LessThan0~0 .extended_lut = "off";
defparam \nios|cpu|LessThan0~0 .lut_mask = 64'h5F055F050F000F00;
defparam \nios|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[0]~9 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[0]~9_combout  = ( \nios|cpu|av_ld_byte1_data [7] & ( \nios|cpu|R_ctrl_ld_signed~q  & ( (!\nios|cpu|LessThan0~0_combout  & (((\nios|cpu|D_ctrl_mem16~0_combout  & !\nios|cpu|D_iw[4]~DUPLICATE_q )) # (\nios|cpu|av_ld_byte0_data 
// [7]))) ) ) ) # ( !\nios|cpu|av_ld_byte1_data [7] & ( \nios|cpu|R_ctrl_ld_signed~q  & ( (!\nios|cpu|LessThan0~0_combout  & (\nios|cpu|av_ld_byte0_data [7] & ((!\nios|cpu|D_ctrl_mem16~0_combout ) # (\nios|cpu|D_iw[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\nios|cpu|LessThan0~0_combout ),
	.datab(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datac(!\nios|cpu|av_ld_byte0_data [7]),
	.datad(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\nios|cpu|av_ld_byte1_data [7]),
	.dataf(!\nios|cpu|R_ctrl_ld_signed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~9 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~9 .lut_mask = 64'h00000000080A2A0A;
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \jtag_uart_0|ien_AF~feeder_combout  = ( \nios|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AF~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AF~feeder .extended_lut = "off";
defparam \jtag_uart_0|ien_AF~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|ien_AF~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N49
dffeas \jtag_uart_0|ien_AF (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \jtag_uart_0|pause_irq~0 (
// Equation(s):
// \jtag_uart_0|pause_irq~0_combout  = ( \jtag_uart_0|read_0~q  & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q  & \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) ) ) # ( 
// !\jtag_uart_0|read_0~q  & ( ((\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q  & \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (\jtag_uart_0|pause_irq~q ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\jtag_uart_0|pause_irq~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|read_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|pause_irq~0 .extended_lut = "off";
defparam \jtag_uart_0|pause_irq~0 .lut_mask = 64'h05FF05FF05050505;
defparam \jtag_uart_0|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N59
dffeas \jtag_uart_0|pause_irq (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|pause_irq .is_wysiwyg = "true";
defparam \jtag_uart_0|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \jtag_uart_0|Add0~21 (
// Equation(s):
// \jtag_uart_0|Add0~21_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))
// \jtag_uart_0|Add0~22  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~21_sumout ),
	.cout(\jtag_uart_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~21 .extended_lut = "off";
defparam \jtag_uart_0|Add0~21 .lut_mask = 64'h00000F0F0000AAAA;
defparam \jtag_uart_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|Add0~25 (
// Equation(s):
// \jtag_uart_0|Add0~25_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~22  ))
// \jtag_uart_0|Add0~26  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~25_sumout ),
	.cout(\jtag_uart_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~25 .extended_lut = "off";
defparam \jtag_uart_0|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|Add0~17 (
// Equation(s):
// \jtag_uart_0|Add0~17_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add0~26  ))
// \jtag_uart_0|Add0~18  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add0~26  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~17_sumout ),
	.cout(\jtag_uart_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~17 .extended_lut = "off";
defparam \jtag_uart_0|Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|LessThan1~0 (
// Equation(s):
// \jtag_uart_0|LessThan1~0_combout  = ( \jtag_uart_0|Add0~25_sumout  & ( \jtag_uart_0|Add0~17_sumout  ) ) # ( !\jtag_uart_0|Add0~25_sumout  & ( (\jtag_uart_0|Add0~17_sumout  & 
// ((\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\jtag_uart_0|Add0~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|Add0~21_sumout ),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\jtag_uart_0|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \jtag_uart_0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|Add0~1 (
// Equation(s):
// \jtag_uart_0|Add0~1_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~18  ))
// \jtag_uart_0|Add0~2  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~1_sumout ),
	.cout(\jtag_uart_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~1 .extended_lut = "off";
defparam \jtag_uart_0|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|Add0~5 (
// Equation(s):
// \jtag_uart_0|Add0~5_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))
// \jtag_uart_0|Add0~6  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~5_sumout ),
	.cout(\jtag_uart_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~5 .extended_lut = "off";
defparam \jtag_uart_0|Add0~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|Add0~9 (
// Equation(s):
// \jtag_uart_0|Add0~9_sumout  = SUM(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~6  ))
// \jtag_uart_0|Add0~10  = CARRY(( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~6  ))

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~9_sumout ),
	.cout(\jtag_uart_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~9 .extended_lut = "off";
defparam \jtag_uart_0|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \jtag_uart_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|Add0~13 (
// Equation(s):
// \jtag_uart_0|Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \jtag_uart_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~13 .extended_lut = "off";
defparam \jtag_uart_0|Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \jtag_uart_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|LessThan1~1 (
// Equation(s):
// \jtag_uart_0|LessThan1~1_combout  = ( !\jtag_uart_0|Add0~5_sumout  & ( (!\jtag_uart_0|LessThan1~0_combout  & (!\jtag_uart_0|Add0~1_sumout  & (!\jtag_uart_0|Add0~9_sumout  & !\jtag_uart_0|Add0~13_sumout ))) ) )

	.dataa(!\jtag_uart_0|LessThan1~0_combout ),
	.datab(!\jtag_uart_0|Add0~1_sumout ),
	.datac(!\jtag_uart_0|Add0~9_sumout ),
	.datad(!\jtag_uart_0|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \jtag_uart_0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \jtag_uart_0|fifo_AF (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart_0|av_readdata[8]~0_combout  = (\jtag_uart_0|ien_AF~q  & ((\jtag_uart_0|fifo_AF~q ) # (\jtag_uart_0|pause_irq~q )))

	.dataa(!\jtag_uart_0|ien_AF~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|pause_irq~q ),
	.datad(!\jtag_uart_0|fifo_AF~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[8]~0 .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[8]~0 .lut_mask = 64'h0555055505550555;
defparam \jtag_uart_0|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N10
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[0]~8 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[0]~8_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ( 
// (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [8])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ( 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [8])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [8])) # (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ( (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [8]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [8]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~8 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~8 .lut_mask = 64'h0505373705FF37FF;
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[0]~45 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[0]~45_combout  = ( !\nios|cpu|av_ld_aligning_data~q  & ( ((((\nios|cpu|av_ld_byte1_data_nxt[0]~5_combout  & \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios|cpu|av_ld_byte1_data_nxt[0]~8_combout ))) ) ) # ( 
// \nios|cpu|av_ld_aligning_data~q  & ( (((\nios|cpu|av_ld_byte2_data [0] & (\nios|cpu|LessThan0~0_combout ))) # (\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout )) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[0]~5_combout ),
	.datab(!\nios|cpu|av_ld_byte1_data_nxt[0]~9_combout ),
	.datac(!\nios|cpu|av_ld_byte2_data [0]),
	.datad(!\nios|cpu|LessThan0~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[0]~8_combout ),
	.datag(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~45 .extended_lut = "on";
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~45 .lut_mask = 64'h0505333FFFFF333F;
defparam \nios|cpu|av_ld_byte1_data_nxt[0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \nios|cpu|av_ld_byte1_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[0]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[8]~23 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[8]~23_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte1_data [0]) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & 
// ((\nios|cpu|W_alu_result [8])))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte1_data [0])))) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte1_data [0]),
	.datad(!\nios|cpu|W_alu_result [8]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[8]~23 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[8]~23 .lut_mask = 64'h058D058D05050505;
defparam \nios|cpu|W_rf_wr_data[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \nios|cpu|d_writedata[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart_0|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\jtag_uart_0|r_val~0_combout ),
	.ena2(\jtag_uart_0|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios|cpu|d_writedata [7],\nios|cpu|d_writedata [6],\nios|cpu|d_writedata [5],\nios|cpu|d_writedata [4],\nios|cpu|d_writedata [3],\nios|cpu|d_writedata[2]~DUPLICATE_q ,
\nios|cpu|d_writedata[1]~DUPLICATE_q ,\nios|cpu|d_writedata [0]}),
	.portaaddr({\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_w:the_multicore_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h0000202002022222;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h0000002200AA0022;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h00F008F804F40CFC;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 64'h0F000F880F440FCC;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h4F404F4F7F707F7F;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h5555554555555575;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N5
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N23
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hCCCCCCC8CCC8CCCC;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N20
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|r_val~q ),
	.datad(gnd),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'hFFFFF0F000000000;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N56
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( 
// (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'hC000C00000000000;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\jtag_uart_0|r_val~0_combout  & 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\jtag_uart_0|r_val~0_combout ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h0000000005000500;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # (\jtag_uart_0|fifo_wr~q ) ) ) # ( !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// ((\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (\jtag_uart_0|fifo_wr~q ) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|fifo_wr~q ),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N49
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|r_val~0 (
// Equation(s):
// \jtag_uart_0|r_val~0_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q  & ( 
// (!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ) # (!\jtag_uart_0|r_val~q ) ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|r_val~q ),
	.datad(gnd),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|r_val~0 .extended_lut = "off";
defparam \jtag_uart_0|r_val~0 .lut_mask = 64'h0000FAFA00000000;
defparam \jtag_uart_0|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \jtag_uart_0|r_val~0_combout  & ( !\jtag_uart_0|fifo_wr~q  ) ) # ( !\jtag_uart_0|r_val~0_combout  & ( \jtag_uart_0|fifo_wr~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|fifo_wr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|r_val~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N31
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \jtag_uart_0|fifo_wr~q )) ) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(gnd),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.dataf(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000000101;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|r_val~0_combout  ) ) # ( 
// !\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|r_val~0_combout  & ( (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1] & (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))) ) ) )

	.dataa(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datae(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|r_val~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0001FFFF00000000;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N1
dffeas \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N0
cyclonev_lcell_comb \jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \jtag_uart_0|fifo_wr~0_combout  = ( \leds|always0~0_combout  & ( (\jtag_uart_0|av_waitrequest~0_combout  & (\jtag_uart_0|av_waitrequest~2_combout  & (!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// !\nios|cpu|W_alu_result [2]))) ) )

	.dataa(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datab(!\jtag_uart_0|av_waitrequest~2_combout ),
	.datac(!\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\nios|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\leds|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_wr~0 .lut_mask = 64'h0000000010001000;
defparam \jtag_uart_0|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N2
dffeas \jtag_uart_0|fifo_wr (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .lut_mask = 64'h0000000044404440;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h00FF555500FF5555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N11
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h000000000202A2A2;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N20
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h3030303A3A303A3A;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h3300330A33A033AA;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N2
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart_0|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\jtag_uart_0|wr_rfifo~combout ),
	.ena1(\jtag_uart_0|rvalid~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [7],\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [6],
\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [5],\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [4],\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [3],\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [2],
\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [1],\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "multicore_jtag_uart_0:jtag_uart_0|multicore_jtag_uart_0_scfifo_r:the_multicore_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N16
dffeas \leds|data_out[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[7] .is_wysiwyg = "true";
defparam \leds|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \leds|readdata[7] (
// Equation(s):
// \leds|readdata [7] = (!\nios|cpu|W_alu_result [2] & (!\nios|cpu|W_alu_result [3] & \leds|data_out [7]))

	.dataa(!\nios|cpu|W_alu_result [2]),
	.datab(!\nios|cpu|W_alu_result [3]),
	.datac(!\leds|data_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[7] .extended_lut = "off";
defparam \leds|readdata[7] .lut_mask = 64'h0808080808080808;
defparam \leds|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N55
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~18 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~18_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  
// & (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [7] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7])))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [7] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [7] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datad(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [7]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~18 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~18 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~19 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~19_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[7]~18_combout ) # (((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [7])) # (\nios|cpu|F_iw[7]~52_combout )) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[7]~18_combout ) # 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [7])) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[7]~18_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\nios|cpu|F_iw[7]~52_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~19 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~19 .lut_mask = 64'hABABABABABFFABFF;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N37
dffeas \nios|cpu|av_ld_byte0_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[7]~19_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[7]~6_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte0_data [7]) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & 
// ((\nios|cpu|W_alu_result [7])))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte0_data [7])))) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|av_ld_byte0_data [7]),
	.datad(!\nios|cpu|W_alu_result [7]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h058D058D05050505;
defparam \nios|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N4
dffeas \nios|cpu|d_writedata[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = (\nios|cpu|d_writedata [12] & \mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(!\nios|cpu|d_writedata [12]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout  = (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [12]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [12]))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [12]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [14] & ( 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) 
// # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [14] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) 
// # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6 .lut_mask = 64'h507050705F7F5F7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \nios|cpu|d_writedata [11] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|d_writedata [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N16
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [11] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [11] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg 
// [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N10
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N10
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [13] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [13] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13])))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ) # ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [14] 
// & !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ) # ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [14] & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14] & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [14]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [14]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48 .lut_mask = 64'h03000500F3F0F5F0;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010~q ) # ((\altera_internal_jtag~TDIUTAP )))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010~q  & (\altera_internal_jtag~TDIUTAP ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [3] & ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2])))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [15]))))) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [15]))))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [15]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29 .lut_mask = 64'hA2F70A5F00550A5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q  & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [14] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [12]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [12]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [14] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [12]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [12])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [12]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [12]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [11])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [13])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [11])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [13])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [13]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54 .lut_mask = 64'h034703478BCF8BCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~32_combout  = ( \nios|cpu|d_writedata [9] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [9] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [9] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9]) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \nios|cpu|F_iw[29]~59 (
// Equation(s):
// \nios|cpu|F_iw[29]~59_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [29] & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [29] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[29]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[29]~59 .extended_lut = "off";
defparam \nios|cpu|F_iw[29]~59 .lut_mask = 64'h0033003355775577;
defparam \nios|cpu|F_iw[29]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \nios|cpu|F_iw[29]~60 (
// Equation(s):
// \nios|cpu|F_iw[29]~60_combout  = ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( \nios|cpu|F_iw[29]~59_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( \nios|cpu|F_iw[29]~59_combout 
//  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( !\nios|cpu|F_iw[29]~59_combout  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13] & !\nios|cpu|intr_req~combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [13]),
	.datab(!\nios|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.dataf(!\nios|cpu|F_iw[29]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[29]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[29]~60 .extended_lut = "off";
defparam \nios|cpu|F_iw[29]~60 .lut_mask = 64'h00004444CCCCCCCC;
defparam \nios|cpu|F_iw[29]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \nios|cpu|D_iw[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[29]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \nios|cpu|R_src1[12]~25 (
// Equation(s):
// \nios|cpu|R_src1[12]~25_combout  = ( \nios|cpu|R_src1~1_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|D_iw [16]))) # (\nios|cpu|R_src1~0_combout  & 
// (\nios|cpu|Add0~93_sumout )) ) ) ) # ( !\nios|cpu|R_src1~1_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\nios|cpu|R_src1~0_combout ) # (\nios|cpu|Add0~93_sumout ) ) ) ) # ( 
// \nios|cpu|R_src1~1_combout  & ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|D_iw [16]))) # (\nios|cpu|R_src1~0_combout  & (\nios|cpu|Add0~93_sumout )) ) ) ) # ( 
// !\nios|cpu|R_src1~1_combout  & ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (\nios|cpu|Add0~93_sumout  & \nios|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\nios|cpu|Add0~93_sumout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(gnd),
	.datae(!\nios|cpu|R_src1~1_combout ),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[12]~25 .extended_lut = "off";
defparam \nios|cpu|R_src1[12]~25 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \nios|cpu|R_src1[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \nios|cpu|E_src1[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[10]~14 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[10]~14_combout  = ( \nios|cpu|R_ctrl_break~q  & ( !\nios|cpu|R_ctrl_exception~q  ) ) # ( !\nios|cpu|R_ctrl_break~q  & ( (!\nios|cpu|R_ctrl_exception~q  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & ((!\nios|cpu|Add0~93_sumout ))) 
// # (\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|Add2~93_sumout )))) ) )

	.dataa(!\nios|cpu|Add2~93_sumout ),
	.datab(!\nios|cpu|R_ctrl_exception~q ),
	.datac(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(!\nios|cpu|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[10]~14 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[10]~14 .lut_mask = 64'hC808C808CCCCCCCC;
defparam \nios|cpu|F_pc_no_crst_nxt[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N37
dffeas \nios|cpu|F_pc[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \nios|cpu|R_src1[13]~3 (
// Equation(s):
// \nios|cpu|R_src1[13]~3_combout  = ( \nios|cpu|Add0~5_sumout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\nios|cpu|R_src1~1_combout ) # ((\nios|cpu|D_iw [17]) # (\nios|cpu|R_src1~0_combout )) ) ) ) # ( 
// !\nios|cpu|Add0~5_sumout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout ) # (\nios|cpu|D_iw [17]))) ) ) ) # ( \nios|cpu|Add0~5_sumout  & ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( ((\nios|cpu|R_src1~1_combout  & \nios|cpu|D_iw [17])) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( !\nios|cpu|Add0~5_sumout  & ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (\nios|cpu|R_src1~1_combout  & (!\nios|cpu|R_src1~0_combout  & \nios|cpu|D_iw [17])) ) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|R_src1~0_combout ),
	.datad(!\nios|cpu|D_iw [17]),
	.datae(!\nios|cpu|Add0~5_sumout ),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[13]~3 .extended_lut = "off";
defparam \nios|cpu|R_src1[13]~3 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \nios|cpu|R_src1[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \nios|cpu|E_src1[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[13]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \nios|cpu|E_logic_result[13]~1 (
// Equation(s):
// \nios|cpu|E_logic_result[13]~1_combout  = ( \nios|cpu|E_src2 [13] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [13]))) ) ) # ( !\nios|cpu|E_src2 [13] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [13])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [13]))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\nios|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[13]~1 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[13]~1 .lut_mask = 64'h8833883333663366;
defparam \nios|cpu|E_logic_result[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \nios|cpu|E_alu_result[13]~2 (
// Equation(s):
// \nios|cpu|E_alu_result[13]~2_combout  = ( \nios|cpu|E_shift_rot_result [13] & ( \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|E_logic_result[13]~1_combout ) ) ) ) # ( !\nios|cpu|E_shift_rot_result [13] & ( 
// \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|E_logic_result[13]~1_combout  & !\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios|cpu|E_shift_rot_result [13] & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|Add2~5_sumout ) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_result [13] & ( !\nios|cpu|R_ctrl_logic~q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & \nios|cpu|Add2~5_sumout ) ) ) )

	.dataa(!\nios|cpu|E_logic_result[13]~1_combout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~5_sumout ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [13]),
	.dataf(!\nios|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[13]~2 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[13]~2 .lut_mask = 64'h0C0C3F3F44447777;
defparam \nios|cpu|E_alu_result[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N50
dffeas \nios|cpu|W_alu_result[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[13]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~0_combout  = ( !\nios|cpu|W_alu_result [7] & ( !\nios|cpu|W_alu_result [9] & ( (!\nios|cpu|W_alu_result [5] & (!\nios|cpu|W_alu_result [8] & (!\nios|cpu|W_alu_result [10] & !\nios|cpu|W_alu_result [6]))) ) ) )

	.dataa(!\nios|cpu|W_alu_result [5]),
	.datab(!\nios|cpu|W_alu_result [8]),
	.datac(!\nios|cpu|W_alu_result [10]),
	.datad(!\nios|cpu|W_alu_result [6]),
	.datae(!\nios|cpu|W_alu_result [7]),
	.dataf(!\nios|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~1_combout  = (!\nios|cpu|W_alu_result [11] & \nios|cpu|W_alu_result [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [11]),
	.datad(!\nios|cpu|W_alu_result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h00F000F000F000F0;
defparam \mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~2_combout  = ( \mm_interconnect_0|router|Equal3~0_combout  & ( \mm_interconnect_0|router|Equal3~1_combout  & ( (\mm_interconnect_0|router|Equal1~2_combout  & (\mm_interconnect_0|router|Equal1~0_combout  & 
// (\nios|cpu|W_alu_result [13] & \mm_interconnect_0|router|Equal1~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datac(!\nios|cpu|W_alu_result [13]),
	.datad(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datae(!\mm_interconnect_0|router|Equal3~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~2 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~2 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|router|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \leds|always0~2 (
// Equation(s):
// \leds|always0~2_combout  = ( !\nios|cpu|W_alu_result [3] & ( (!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0] & (!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & !\nios|cpu|W_alu_result [2])) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.datab(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|always0~2 .extended_lut = "off";
defparam \leds|always0~2 .lut_mask = 64'h8080808000000000;
defparam \leds|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \leds|always0~3 (
// Equation(s):
// \leds|always0~3_combout  = ( \leds|always0~1_combout  & ( (\leds|always0~0_combout  & (\mm_interconnect_0|router|Equal3~2_combout  & (\leds|always0~2_combout  & !\nios|cpu|W_alu_result [4]))) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\leds|always0~2_combout ),
	.datad(!\nios|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\leds|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|always0~3 .extended_lut = "off";
defparam \leds|always0~3 .lut_mask = 64'h0000000001000100;
defparam \leds|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N34
dffeas \leds|data_out[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[6] .is_wysiwyg = "true";
defparam \leds|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \leds|readdata[6] (
// Equation(s):
// \leds|readdata [6] = (\leds|data_out [6] & (!\nios|cpu|W_alu_result [3] & !\nios|cpu|W_alu_result [2]))

	.dataa(!\leds|data_out [6]),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [3]),
	.datad(!\nios|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[6] .extended_lut = "off";
defparam \leds|readdata[6] .lut_mask = 64'h5000500050005000;
defparam \leds|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N41
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N16
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~16 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~16_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]) # 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [6]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~16 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~16 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~17 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~17_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[6]~16_combout ) # (((\onchip|the_altsyncram|auto_generated|q_a [6] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\nios|cpu|F_iw[6]~63_combout )) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[6]~16_combout ) # 
// ((\onchip|the_altsyncram|auto_generated|q_a [6] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[6]~16_combout ),
	.datab(!\nios|cpu|F_iw[6]~63_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [6]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~17 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~17 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \nios|cpu|av_ld_byte0_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[6]~17_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[6]~5_combout  = ( \nios|cpu|av_ld_byte0_data [6] & ( ((!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & \nios|cpu|W_alu_result [6]))) # (\nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|av_ld_byte0_data [6] & ( 
// (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_ld~q  & \nios|cpu|W_alu_result [6]))) ) )

	.dataa(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datab(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios|cpu|R_ctrl_ld~q ),
	.datad(!\nios|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte0_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h008000800F8F0F8F;
defparam \nios|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \nios|cpu|d_writedata[3]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[3]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[3]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N55
dffeas \nios|cpu|d_writedata[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = ( \nios|cpu|d_writedata [3] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|d_writedata [3]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \leds|data_out[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[5] .is_wysiwyg = "true";
defparam \leds|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \leds|readdata[5] (
// Equation(s):
// \leds|readdata [5] = ( !\nios|cpu|W_alu_result [3] & ( (!\nios|cpu|W_alu_result [2] & \leds|data_out [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [2]),
	.datad(!\leds|data_out [5]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[5] .extended_lut = "off";
defparam \leds|readdata[5] .lut_mask = 64'h00F000F000000000;
defparam \leds|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~14_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & ( \mm_interconnect_0|leds_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # 
// ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & ( \mm_interconnect_0|leds_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [5] & ( !\mm_interconnect_0|leds_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & ( !\mm_interconnect_0|leds_s1_translator|av_readdata_pre [5] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~14 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~14 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [5])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~5_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) 
// # (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [5]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [5]),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~15_combout  = ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( ((!\mm_interconnect_0|rsp_mux|src_data[5]~14_combout ) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\onchip|the_altsyncram|auto_generated|q_a [5]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( 
// (!\mm_interconnect_0|rsp_mux|src_data[5]~14_combout ) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( 
// (!\mm_interconnect_0|rsp_mux|src_data[5]~14_combout ) # (\onchip|the_altsyncram|auto_generated|q_a [5]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~14_combout  ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [5]),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[5]~14_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~15 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~15 .lut_mask = 64'hF0F0F5F5F3F3F7F7;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \nios|cpu|av_ld_byte1_data[5]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_byte1_data_nxt[5]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte1_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N55
dffeas \nios|cpu|av_ld_byte0_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[5]~15_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data[5]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[5]~4_combout  = ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|av_ld_byte0_data [5]) ) ) # ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & 
// ((\nios|cpu|W_alu_result [5])))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte0_data [5])))) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_ld~q ),
	.datac(!\nios|cpu|av_ld_byte0_data [5]),
	.datad(!\nios|cpu|W_alu_result [5]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h038B038B03030303;
defparam \nios|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N52
dffeas \nios|cpu|d_writedata[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \leds|data_out[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[4] .is_wysiwyg = "true";
defparam \leds|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \leds|readdata[4] (
// Equation(s):
// \leds|readdata [4] = (!\nios|cpu|W_alu_result [2] & (!\nios|cpu|W_alu_result [3] & \leds|data_out [4]))

	.dataa(!\nios|cpu|W_alu_result [2]),
	.datab(!\nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(!\leds|data_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[4] .extended_lut = "off";
defparam \leds|readdata[4] .lut_mask = 64'h0088008800880088;
defparam \leds|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N58
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N47
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N37
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~12_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]) # 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]) # (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [4]),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~12 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~12 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~13_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[4]~12_combout ) # (((\onchip|the_altsyncram|auto_generated|q_a [4] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # (\mm_interconnect_0|rsp_mux|src_data[4]~3_combout )) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[4]~12_combout ) # 
// ((\onchip|the_altsyncram|auto_generated|q_a [4] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[4]~12_combout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[4]~3_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~13 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~13 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \nios|cpu|av_ld_byte0_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[4]~13_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[4]~3_combout  = ( \nios|cpu|W_alu_result [4] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte0_data [4])))) ) ) # ( 
// !\nios|cpu|W_alu_result [4] & ( (\nios|cpu|av_ld_byte0_data [4] & \nios|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte0_data [4]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h000F000F880F880F;
defparam \nios|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N37
dffeas \nios|cpu|d_writedata[1]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[1]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = ( \nios|cpu|d_writedata[1]~DUPLICATE_q  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [4]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1]) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) 
// ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1]),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \nios|cpu|F_iw[17]~40 (
// Equation(s):
// \nios|cpu|F_iw[17]~40_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\nios|cpu|intr_req~combout  & (!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ((!\onchip|the_altsyncram|auto_generated|q_a [17]) # 
// (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\nios|cpu|intr_req~combout  & ((!\onchip|the_altsyncram|auto_generated|q_a [17]) # 
// (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [17]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[17]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[17]~40 .extended_lut = "off";
defparam \nios|cpu|F_iw[17]~40 .lut_mask = 64'hAAA0AAA088808880;
defparam \nios|cpu|F_iw[17]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \nios|cpu|F_iw[17]~41 (
// Equation(s):
// \nios|cpu|F_iw[17]~41_combout  = ( \nios|cpu|F_iw[17]~40_combout  & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1] ) ) ) # ( !\nios|cpu|F_iw[17]~40_combout  & ( 
// \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  ) ) # ( !\nios|cpu|F_iw[17]~40_combout  & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]),
	.datad(gnd),
	.datae(!\nios|cpu|F_iw[17]~40_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[17]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[17]~41 .extended_lut = "off";
defparam \nios|cpu|F_iw[17]~41 .lut_mask = 64'hFFFF0000FFFF0F0F;
defparam \nios|cpu|F_iw[17]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \nios|cpu|D_iw[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[17]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \nios|cpu|E_src2[11]~feeder (
// Equation(s):
// \nios|cpu|E_src2[11]~feeder_combout  = \nios|cpu|D_iw [17]

	.dataa(!\nios|cpu|D_iw [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N40
dffeas \nios|cpu|E_src2[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[11]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[9]~16 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[9]~16_combout  = ( \nios|cpu|Add2~89_sumout  & ( ((\nios|cpu|Add0~89_sumout ) # (\nios|cpu|F_pc_sel_nxt.01~0_combout )) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ) ) ) # ( !\nios|cpu|Add2~89_sumout  & ( 
// ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & \nios|cpu|Add0~89_sumout )) # (\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[9]~16 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[9]~16 .lut_mask = 64'h3B3B3B3B7F7F7F7F;
defparam \nios|cpu|F_pc_no_crst_nxt[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \nios|cpu|F_pc[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[9]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \nios|cpu|R_src1[11]~24 (
// Equation(s):
// \nios|cpu|R_src1[11]~24_combout  = ( \nios|cpu|D_iw [15] & ( (!\nios|cpu|R_src1~0_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~89_sumout )))) ) ) # ( !\nios|cpu|D_iw [15] & ( (!\nios|cpu|R_src1~0_combout  & (!\nios|cpu|R_src1~1_combout  & ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~89_sumout )))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|Add0~89_sumout ),
	.datad(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[11]~24 .extended_lut = "off";
defparam \nios|cpu|R_src1[11]~24 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|R_src1[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N28
dffeas \nios|cpu|E_src1[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[11]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N35
dffeas \nios|cpu|E_shift_rot_result[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[11]~22_combout ),
	.asdata(\nios|cpu|E_src1 [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[10]~16 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[10]~16_combout  = ( \nios|cpu|E_shift_rot_result [9] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [11]) ) ) # ( !\nios|cpu|E_shift_rot_result [9] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [11]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[10]~16 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[10]~16 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|E_shift_rot_result_nxt[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \nios|cpu|E_shift_rot_result[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[10]~16_combout ),
	.asdata(\nios|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[9]~21 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[9]~21_combout  = ( \nios|cpu|E_shift_rot_result [8] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [10]) ) ) # ( !\nios|cpu|E_shift_rot_result [8] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [10]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[9]~21 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[9]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|E_shift_rot_result_nxt[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \nios|cpu|E_shift_rot_result[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[9]~21_combout ),
	.asdata(\nios|cpu|E_src1 [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[8]~20 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[8]~20_combout  = ( \nios|cpu|E_shift_rot_result [9] & ( (\nios|cpu|E_shift_rot_result [7]) # (\nios|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios|cpu|E_shift_rot_result [9] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [7]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[8]~20 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[8]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|E_shift_rot_result_nxt[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N14
dffeas \nios|cpu|E_shift_rot_result[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[8]~20_combout ),
	.asdata(\nios|cpu|E_src1 [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \nios|cpu|E_logic_result[8]~20 (
// Equation(s):
// \nios|cpu|E_logic_result[8]~20_combout  = (!\nios|cpu|E_src2 [8] & ((!\nios|cpu|E_src1 [8] & (!\nios|cpu|R_logic_op [0] & !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [8] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))))) # (\nios|cpu|E_src2 [8] 
// & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [8])))))

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|E_src2 [8]),
	.datac(!\nios|cpu|E_src1 [8]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[8]~20 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[8]~20 .lut_mask = 64'h813E813E813E813E;
defparam \nios|cpu|E_logic_result[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \nios|cpu|E_alu_result[8]~21 (
// Equation(s):
// \nios|cpu|E_alu_result[8]~21_combout  = ( \nios|cpu|R_ctrl_shift_rot~q  & ( \nios|cpu|E_logic_result[8]~20_combout  & ( \nios|cpu|E_shift_rot_result [8] ) ) ) # ( !\nios|cpu|R_ctrl_shift_rot~q  & ( \nios|cpu|E_logic_result[8]~20_combout  & ( 
// (\nios|cpu|Add2~81_sumout ) # (\nios|cpu|R_ctrl_logic~q ) ) ) ) # ( \nios|cpu|R_ctrl_shift_rot~q  & ( !\nios|cpu|E_logic_result[8]~20_combout  & ( \nios|cpu|E_shift_rot_result [8] ) ) ) # ( !\nios|cpu|R_ctrl_shift_rot~q  & ( 
// !\nios|cpu|E_logic_result[8]~20_combout  & ( (!\nios|cpu|R_ctrl_logic~q  & \nios|cpu|Add2~81_sumout ) ) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|E_shift_rot_result [8]),
	.datac(!\nios|cpu|Add2~81_sumout ),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\nios|cpu|E_logic_result[8]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[8]~21 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[8]~21 .lut_mask = 64'h0A0A33335F5F3333;
defparam \nios|cpu|E_alu_result[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \nios|cpu|W_alu_result[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[8]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [44] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [6] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [8]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [6] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|F_pc [6]),
	.datab(!\nios|cpu|W_alu_result [8]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_001|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [8] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [8] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N58
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \nios|cpu|F_iw[6]~64 (
// Equation(s):
// \nios|cpu|F_iw[6]~64_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [6])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [6]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[6]~64 .extended_lut = "off";
defparam \nios|cpu|F_iw[6]~64 .lut_mask = 64'h000F000F333F333F;
defparam \nios|cpu|F_iw[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \nios|cpu|F_iw[6]~65 (
// Equation(s):
// \nios|cpu|F_iw[6]~65_combout  = ( \nios|cpu|F_iw[6]~64_combout  & ( !\nios|cpu|intr_req~combout  ) ) # ( !\nios|cpu|F_iw[6]~64_combout  & ( (!\nios|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & 
// \nios|cpu|F_iw[6]~63_combout )) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(!\nios|cpu|F_iw[6]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[6]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[6]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[6]~65 .extended_lut = "off";
defparam \nios|cpu|F_iw[6]~65 .lut_mask = 64'h02020202AAAAAAAA;
defparam \nios|cpu|F_iw[6]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \nios|cpu|D_iw[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[6]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \nios|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \nios|cpu|R_src2_lo[0]~5_combout  = ( !\nios|cpu|R_ctrl_force_src2_zero~q  & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((!\nios|cpu|R_src2_lo~0_combout  & (\nios|cpu|D_iw [6])) # (\nios|cpu|R_src2_lo~0_combout  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))) ) )

	.dataa(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios|cpu|D_iw [6]),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(!\nios|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \nios|cpu|R_src2_lo[0]~5 .lut_mask = 64'h220A220A00000000;
defparam \nios|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N38
dffeas \nios|cpu|E_src2[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \nios|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \nios|cpu|E_mem_byte_en[2]~2_combout  = ( \nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem16~1_combout  & (\nios|cpu|D_ctrl_mem8~1_combout )) # (\nios|cpu|D_ctrl_mem16~1_combout  & ((!\nios|cpu|D_ctrl_mem8~1_combout ) # (\nios|cpu|Add2~105_sumout ))) 
// ) ) # ( !\nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem16~1_combout  $ (!\nios|cpu|D_ctrl_mem8~1_combout )) # (\nios|cpu|Add2~105_sumout ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios|cpu|Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \nios|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h3CFF3CFF3C3F3C3F;
defparam \nios|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \nios|cpu|d_byteenable[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \nios|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [34] = ( \nios|cpu|d_byteenable [2] & ( (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\nios|cpu|d_byteenable [2] & ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \nios|cpu|F_iw[20]~44 (
// Equation(s):
// \nios|cpu|F_iw[20]~44_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \onchip|the_altsyncram|auto_generated|q_a [20] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \onchip|the_altsyncram|auto_generated|q_a [20] & ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  ) ) ) 
// # ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( !\onchip|the_altsyncram|auto_generated|q_a [20] & ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20] ) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[20]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[20]~44 .extended_lut = "off";
defparam \nios|cpu|F_iw[20]~44 .lut_mask = 64'h000055550F0F5F5F;
defparam \nios|cpu|F_iw[20]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \nios|cpu|F_iw[20]~45 (
// Equation(s):
// \nios|cpu|F_iw[20]~45_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & ( (!\nios|cpu|D_iw[15]~0_combout ) # ((\nios|cpu|F_iw[20]~44_combout ) # (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout )) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[20]~44_combout ) ) )

	.dataa(!\nios|cpu|D_iw[15]~0_combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\nios|cpu|F_iw[20]~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[20]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[20]~45 .extended_lut = "off";
defparam \nios|cpu|F_iw[20]~45 .lut_mask = 64'hAFAFAFAFBFBFBFBF;
defparam \nios|cpu|F_iw[20]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \nios|cpu|D_iw[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[20]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \nios|cpu|E_src2[14]~feeder (
// Equation(s):
// \nios|cpu|E_src2[14]~feeder_combout  = \nios|cpu|D_iw [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N10
dffeas \nios|cpu|E_src2[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[14]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[12]~0 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[12]~0_combout  = ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  & ( \nios|cpu|Add2~9_sumout  & ( (\nios|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios|cpu|Add0~9_sumout ) ) ) ) # ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  & ( 
// !\nios|cpu|Add2~9_sumout  & ( (\nios|cpu|Add0~9_sumout  & !\nios|cpu|F_pc_sel_nxt.10~1_combout ) ) ) )

	.dataa(!\nios|cpu|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.dataf(!\nios|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[12]~0 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[12]~0 .lut_mask = 64'h505000005F5F0000;
defparam \nios|cpu|F_pc_no_crst_nxt[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \nios|cpu|F_pc[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[12]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \nios|cpu|R_src1[14]~4 (
// Equation(s):
// \nios|cpu|R_src1[14]~4_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~9_sumout  ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~9_sumout  ) ) ) # ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( 
// !\nios|cpu|R_src1~0_combout  & ( (!\nios|cpu|R_src1~1_combout ) # (\nios|cpu|D_iw [18]) ) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( !\nios|cpu|R_src1~0_combout  & ( (\nios|cpu|D_iw [18] & 
// \nios|cpu|R_src1~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw [18]),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(!\nios|cpu|Add0~9_sumout ),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.dataf(!\nios|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[14]~4 .extended_lut = "off";
defparam \nios|cpu|R_src1[14]~4 .lut_mask = 64'h0303F3F300FF00FF;
defparam \nios|cpu|R_src1[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \nios|cpu|E_src1[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N47
dffeas \nios|cpu|E_shift_rot_result[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[14]~2_combout ),
	.asdata(\nios|cpu|E_src1 [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \nios|cpu|E_shift_rot_result[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[12]~23_combout ),
	.asdata(\nios|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[13]~1 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[13]~1_combout  = ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [12] & ( \nios|cpu|E_shift_rot_result [14] ) ) ) # ( !\nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [12] ) ) # 
// ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( !\nios|cpu|E_shift_rot_result [12] & ( \nios|cpu|E_shift_rot_result [14] ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\nios|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[13]~1 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[13]~1 .lut_mask = 64'h00003333FFFF3333;
defparam \nios|cpu|E_shift_rot_result_nxt[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N49
dffeas \nios|cpu|E_shift_rot_result[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[13]~1_combout ),
	.asdata(\nios|cpu|E_src1 [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[12]~23 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[12]~23_combout  = ( \nios|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [13] ) ) ) # ( !\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( 
// \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [13] ) ) ) # ( \nios|cpu|E_shift_rot_result[11]~DUPLICATE_q  & ( !\nios|cpu|R_ctrl_shift_rot_right~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.dataf(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[12]~23 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[12]~23 .lut_mask = 64'h0000FFFF33333333;
defparam \nios|cpu|E_shift_rot_result_nxt[12]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \nios|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[12]~23_combout ),
	.asdata(\nios|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[11]~22 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[11]~22_combout  = ( \nios|cpu|E_shift_rot_result [10] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ) ) ) # ( !\nios|cpu|E_shift_rot_result [10] & ( 
// (\nios|cpu|R_ctrl_shift_rot_right~q  & \nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[11]~22 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[11]~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|E_shift_rot_result_nxt[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N34
dffeas \nios|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[11]~22_combout ),
	.asdata(\nios|cpu|E_src1 [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \nios|cpu|E_logic_result[11]~22 (
// Equation(s):
// \nios|cpu|E_logic_result[11]~22_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [11] & ( (!\nios|cpu|E_src1 [11]) # (!\nios|cpu|R_logic_op [0]) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [11] & ( 
// (\nios|cpu|E_src1 [11] & \nios|cpu|R_logic_op [0]) ) ) ) # ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [11] & ( \nios|cpu|E_src1 [11] ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [11] & ( (!\nios|cpu|E_src1 [11] & 
// !\nios|cpu|R_logic_op [0]) ) ) )

	.dataa(!\nios|cpu|E_src1 [11]),
	.datab(gnd),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[11]~22 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[11]~22 .lut_mask = 64'hA0A055550505FAFA;
defparam \nios|cpu|E_logic_result[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \nios|cpu|E_alu_result[11]~23 (
// Equation(s):
// \nios|cpu|E_alu_result[11]~23_combout  = ( \nios|cpu|Add2~89_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ) # ((\nios|cpu|E_logic_result[11]~22_combout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) ) # ( !\nios|cpu|Add2~89_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|E_logic_result[11]~22_combout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & 
// (((\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_logic_result[11]~22_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[11]~23 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[11]~23 .lut_mask = 64'h034703478BCF8BCF;
defparam \nios|cpu|E_alu_result[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N34
dffeas \nios|cpu|W_alu_result[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [47] = ( \nios|cpu|F_pc [9] & ( ((\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|W_alu_result [11])) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [9] & ( 
// (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \nios|cpu|W_alu_result [11]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\nios|cpu|W_alu_result [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N43
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N28
dffeas \leds|data_out[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[3] .is_wysiwyg = "true";
defparam \leds|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \leds|readdata[3] (
// Equation(s):
// \leds|readdata [3] = ( \leds|data_out [3] & ( (!\nios|cpu|W_alu_result [3] & !\nios|cpu|W_alu_result [2]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|W_alu_result [3]),
	.datac(!\nios|cpu|W_alu_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[3] .extended_lut = "off";
defparam \leds|readdata[3] .lut_mask = 64'h00000000C0C0C0C0;
defparam \leds|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N29
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\leds|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1 .lut_mask = 64'h1111111103030303;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~10_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre 
// [3] & (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [3] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [3] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [3]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~10 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~10 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~11_combout  = ( \mm_interconnect_0|rsp_mux|src_data[3]~10_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[3]~4_combout  & (((\onchip|the_altsyncram|auto_generated|q_a [3] & 
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (\mm_interconnect_0|rsp_mux|src_data[3]~4_combout  & (((\onchip|the_altsyncram|auto_generated|q_a [3] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[3]~10_combout  )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[3]~4_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [3]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~11 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~11 .lut_mask = 64'hFFFFFFFF111F111F;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \nios|cpu|av_ld_byte0_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[3]~11_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[3]~2_combout  = ( \nios|cpu|av_ld_byte0_data [3] & ( ((!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [3]))) # (\nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|av_ld_byte0_data [3] & ( 
// (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & (\nios|cpu|W_alu_result [3] & !\nios|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|W_alu_result [3]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte0_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h0800080008FF08FF;
defparam \nios|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \nios|cpu|d_writedata[2]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[2]~feeder_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[2]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|d_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \nios|cpu|d_writedata[2]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \leds|data_out[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata[2]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[2] .is_wysiwyg = "true";
defparam \leds|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \leds|readdata[2] (
// Equation(s):
// \leds|readdata [2] = ( \leds|data_out [2] & ( (!\nios|cpu|W_alu_result [2] & !\nios|cpu|W_alu_result [3]) ) )

	.dataa(!\nios|cpu|W_alu_result [2]),
	.datab(!\nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[2] .extended_lut = "off";
defparam \leds|readdata[2] .lut_mask = 64'h0000000088888888;
defparam \leds|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q )) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h00F000F011F111F1;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2 .lut_mask = 64'h000000001D1D1D1D;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~8_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre 
// [2] & (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2])))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [2] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [2] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]) ) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [2]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~8 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~8 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [2])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \nios|cpu|F_iw[2]~19 (
// Equation(s):
// \nios|cpu|F_iw[2]~19_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [2]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [2]),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[2]~19 .extended_lut = "off";
defparam \nios|cpu|F_iw[2]~19 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios|cpu|F_iw[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~9_combout  = ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \nios|cpu|F_iw[2]~19_combout  & ( ((!\mm_interconnect_0|rsp_mux|src_data[2]~8_combout ) # (\onchip|the_altsyncram|auto_generated|q_a [2])) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( \nios|cpu|F_iw[2]~19_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[2]~8_combout ) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\nios|cpu|F_iw[2]~19_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[2]~8_combout ) # 
// (\onchip|the_altsyncram|auto_generated|q_a [2]) ) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ( !\nios|cpu|F_iw[2]~19_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[2]~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[2]~8_combout ),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [2]),
	.datae(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.dataf(!\nios|cpu|F_iw[2]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~9 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~9 .lut_mask = 64'hF0F0F0FFF3F3F3FF;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \nios|cpu|av_ld_byte0_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[2]~9_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[2]~1_combout  = ( \nios|cpu|W_alu_result [2] & ( (!\nios|cpu|R_ctrl_ld~q  & (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q ))) # (\nios|cpu|R_ctrl_ld~q  & (((\nios|cpu|av_ld_byte0_data [2])))) ) ) # ( 
// !\nios|cpu|W_alu_result [2] & ( (\nios|cpu|av_ld_byte0_data [2] & \nios|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|av_ld_byte0_data [2]),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h000F000F880F880F;
defparam \nios|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N35
dffeas \nios|cpu|E_src2[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[10]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[8]~25 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[8]~25_combout  = ( \nios|cpu|Add2~65_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~65_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~65_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~65_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[8]~25 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[8]~25 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \nios|cpu|F_pc[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [46] = ( \nios|cpu|W_alu_result [10] & ( ((\nios|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\nios|cpu|W_alu_result [10] & 
// ( (\nios|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [8]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \nios|cpu|F_iw[28]~61 (
// Equation(s):
// \nios|cpu|F_iw[28]~61_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28])))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28])) # (\onchip|the_altsyncram|auto_generated|q_a [28])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [28]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[28]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[28]~61 .extended_lut = "off";
defparam \nios|cpu|F_iw[28]~61 .lut_mask = 64'h0537053705370537;
defparam \nios|cpu|F_iw[28]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \nios|cpu|F_iw[28]~62 (
// Equation(s):
// \nios|cpu|F_iw[28]~62_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload 
// [12] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[28]~61_combout ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & ( 
// !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[28]~61_combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12] & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  
// & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[28]~61_combout ) ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\nios|cpu|F_iw[28]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [12]),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[28]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[28]~62 .extended_lut = "off";
defparam \nios|cpu|F_iw[28]~62 .lut_mask = 64'h222222222222AAAA;
defparam \nios|cpu|F_iw[28]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N43
dffeas \nios|cpu|D_iw[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[28]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \nios|cpu|R_src1[1]~28 (
// Equation(s):
// \nios|cpu|R_src1[1]~28_combout  = ( !\nios|cpu|R_src1~0_combout  & ( !\nios|cpu|R_src1~1_combout  & ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] ) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|R_src1~0_combout ),
	.dataf(!\nios|cpu|R_src1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[1]~28 .extended_lut = "off";
defparam \nios|cpu|R_src1[1]~28 .lut_mask = 64'h5555000000000000;
defparam \nios|cpu|R_src1[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \nios|cpu|E_src1[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N53
dffeas \nios|cpu|R_logic_op[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \nios|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \nios|cpu|E_logic_result[1]~26 (
// Equation(s):
// \nios|cpu|E_logic_result[1]~26_combout  = ( \nios|cpu|E_src2 [1] & ( !\nios|cpu|R_logic_op [1] $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [1]))) ) ) # ( !\nios|cpu|E_src2 [1] & ( (!\nios|cpu|R_logic_op [1] & (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|E_src1 [1])) # (\nios|cpu|R_logic_op [1] & ((\nios|cpu|E_src1 [1]))) ) )

	.dataa(!\nios|cpu|R_logic_op [1]),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(!\nios|cpu|E_src1 [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[1]~26 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[1]~26 .lut_mask = 64'h8855885555665566;
defparam \nios|cpu|E_logic_result[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \nios|cpu|E_alu_result[1]~28 (
// Equation(s):
// \nios|cpu|E_alu_result[1]~28_combout  = ( \nios|cpu|E_logic_result[1]~26_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~105_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [1])))) ) ) # ( !\nios|cpu|E_logic_result[1]~26_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~105_sumout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [1])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~105_sumout ),
	.datad(!\nios|cpu|E_shift_rot_result [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[1]~28 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[1]~28 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|E_alu_result[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N28
dffeas \nios|cpu|W_alu_result[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1]) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N27
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~2_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1])) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & 
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [1]),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~2 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \jtag_uart_0|ien_AE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|ien_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q )) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0000000004040404;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0] & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q  & ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]) # 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q  & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h5454545454FC54FC;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N52
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0 .lut_mask = 64'h000000001D1D1D1D;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \nios|cpu|d_writedata[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N46
dffeas \leds|data_out[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[1] .is_wysiwyg = "true";
defparam \leds|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \leds|readdata[1] (
// Equation(s):
// \leds|readdata [1] = ( \leds|data_out [1] & ( (!\nios|cpu|W_alu_result [2] & !\nios|cpu|W_alu_result [3]) ) )

	.dataa(!\nios|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[1] .extended_lut = "off";
defparam \leds|readdata[1] .lut_mask = 64'h00000000A0A0A0A0;
defparam \leds|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~6_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & ( \mm_interconnect_0|leds_s1_translator|av_readdata_pre [1] & ( (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg 
// [0] & (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & ( \mm_interconnect_0|leds_s1_translator|av_readdata_pre [1] & ( (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [1] & ( !\mm_interconnect_0|leds_s1_translator|av_readdata_pre [1] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & ( !\mm_interconnect_0|leds_s1_translator|av_readdata_pre [1] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datab(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~6 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~6 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~7_combout  = ( \mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( \mm_interconnect_0|rsp_mux|src_data[1]~6_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \onchip|the_altsyncram|auto_generated|q_a [1])) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( \mm_interconnect_0|rsp_mux|src_data[1]~6_combout  & ( 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [1]) ) ) ) # ( \mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[1]~6_combout  ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[1]~6_combout  ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~7 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~7 .lut_mask = 64'hFFFFFFFF05053737;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \nios|cpu|av_ld_byte0_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[1]~7_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[1]~0_combout  = ( \nios|cpu|R_ctrl_ld~q  & ( \nios|cpu|av_ld_byte0_data [1] ) ) # ( !\nios|cpu|R_ctrl_ld~q  & ( (!\nios|cpu|R_ctrl_br_cmp~q  & (!\nios|cpu|R_ctrl_rd_ctl_reg~q  & \nios|cpu|W_alu_result [1])) ) )

	.dataa(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios|cpu|W_alu_result [1]),
	.datad(!\nios|cpu|av_ld_byte0_data [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \nios|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h0808080800FF00FF;
defparam \nios|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N22
dffeas \nios|cpu|E_src2[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[9]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \nios|cpu|E_logic_result[9]~21 (
// Equation(s):
// \nios|cpu|E_logic_result[9]~21_combout  = ( \nios|cpu|E_src2 [9] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|E_src1 [9]) # (!\nios|cpu|R_logic_op [0]))) ) ) # ( !\nios|cpu|E_src2 [9] & ( (!\nios|cpu|E_src1 [9] & (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [9] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\nios|cpu|E_src1 [9]),
	.datab(gnd),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\nios|cpu|E_src2 [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[9]~21 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[9]~21 .lut_mask = 64'hA05505FAA05505FA;
defparam \nios|cpu|E_logic_result[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \nios|cpu|E_alu_result[9]~22 (
// Equation(s):
// \nios|cpu|E_alu_result[9]~22_combout  = ( \nios|cpu|E_shift_rot_result [9] & ( \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|E_logic_result[9]~21_combout ) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_result [9] & ( 
// \nios|cpu|R_ctrl_logic~q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & \nios|cpu|E_logic_result[9]~21_combout ) ) ) ) # ( \nios|cpu|E_shift_rot_result [9] & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|Add2~85_sumout ) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_result [9] & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|Add2~85_sumout  & !\nios|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios|cpu|Add2~85_sumout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_logic_result[9]~21_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [9]),
	.dataf(!\nios|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[9]~22 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[9]~22 .lut_mask = 64'h444477770C0C3F3F;
defparam \nios|cpu|E_alu_result[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N49
dffeas \nios|cpu|W_alu_result[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[9]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [45] = (!\nios|cpu|W_alu_result [9] & (\nios|cpu|F_pc [7] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (\nios|cpu|W_alu_result [9] & (((\nios|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_002|saved_grant 
// [1])) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )))

	.dataa(!\nios|cpu|W_alu_result [9]),
	.datab(!\nios|cpu|F_pc [7]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 64'h0537053705370537;
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \nios|cpu|F_iw[27]~50 (
// Equation(s):
// \nios|cpu|F_iw[27]~50_combout  = ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27])) # 
// (\onchip|the_altsyncram|auto_generated|q_a [27]) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[27]~50 .extended_lut = "off";
defparam \nios|cpu|F_iw[27]~50 .lut_mask = 64'h000F000F555F555F;
defparam \nios|cpu|F_iw[27]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \nios|cpu|F_iw[27]~51 (
// Equation(s):
// \nios|cpu|F_iw[27]~51_combout  = ( \nios|cpu|F_iw[27]~50_combout  & ( !\nios|cpu|intr_req~combout  ) ) # ( !\nios|cpu|F_iw[27]~50_combout  & ( (!\nios|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11])) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[27]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[27]~51 .extended_lut = "off";
defparam \nios|cpu|F_iw[27]~51 .lut_mask = 64'h02020202AAAAAAAA;
defparam \nios|cpu|F_iw[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \nios|cpu|D_iw[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[27]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \nios|cpu|R_src1[8]~22 (
// Equation(s):
// \nios|cpu|R_src1[8]~22_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\nios|cpu|R_src1~0_combout  & (((!\nios|cpu|R_src1~1_combout ) # (\nios|cpu|D_iw [12])))) # (\nios|cpu|R_src1~0_combout  & 
// (\nios|cpu|Add0~81_sumout )) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\nios|cpu|R_src1~0_combout  & (((\nios|cpu|D_iw [12] & \nios|cpu|R_src1~1_combout )))) # (\nios|cpu|R_src1~0_combout  & 
// (\nios|cpu|Add0~81_sumout )) ) )

	.dataa(!\nios|cpu|Add0~81_sumout ),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[8]~22 .extended_lut = "off";
defparam \nios|cpu|R_src1[8]~22 .lut_mask = 64'h03550355F355F355;
defparam \nios|cpu|R_src1[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \nios|cpu|E_src1[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[8]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[6]~23 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[6]~23_combout  = ( \nios|cpu|Add2~81_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~81_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~81_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~81_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[6]~23 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[6]~23 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N41
dffeas \nios|cpu|F_pc[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [44] = (!\nios|cpu|F_pc [6] & (\nios|cpu|W_alu_result [8] & (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ))) # (\nios|cpu|F_pc [6] & (((\nios|cpu|W_alu_result [8] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(!\nios|cpu|F_pc [6]),
	.datab(!\nios|cpu|W_alu_result [8]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \nios|cpu|F_iw[26]~9 (
// Equation(s):
// \nios|cpu|F_iw[26]~9_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26])) # (\onchip|the_altsyncram|auto_generated|q_a [26])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [26]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[26]~9 .extended_lut = "off";
defparam \nios|cpu|F_iw[26]~9 .lut_mask = 64'h0537053705370537;
defparam \nios|cpu|F_iw[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \nios|cpu|F_iw[26]~10 (
// Equation(s):
// \nios|cpu|F_iw[26]~10_combout  = ( !\nios|cpu|intr_req~combout  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10] & \mm_interconnect_0|rsp_mux_001|src_payload~0_combout )) # (\nios|cpu|F_iw[26]~9_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [10]),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\nios|cpu|F_iw[26]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[26]~10 .extended_lut = "off";
defparam \nios|cpu|F_iw[26]~10 .lut_mask = 64'h1F1F1F1F00000000;
defparam \nios|cpu|F_iw[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N58
dffeas \nios|cpu|D_iw[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[26]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N52
dffeas \nios|cpu|E_src2[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[7]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[5]~22 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[5]~22_combout  = ( \nios|cpu|Add2~77_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~77_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~77_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~77_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[5]~22 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[5]~22 .lut_mask = 64'h0088008844CC44CC;
defparam \nios|cpu|F_pc_no_crst_nxt[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \nios|cpu|F_pc[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \nios|cpu|R_src1[7]~21 (
// Equation(s):
// \nios|cpu|R_src1[7]~21_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\nios|cpu|R_src1~0_combout  & ((!\nios|cpu|R_src1~1_combout ) # ((\nios|cpu|D_iw [11])))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~77_sumout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|R_src1~1_combout  & (\nios|cpu|D_iw [11]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~77_sumout )))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[7]~21 .extended_lut = "off";
defparam \nios|cpu|R_src1[7]~21 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|R_src1[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \nios|cpu|E_src1[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \nios|cpu|E_logic_result[7]~19 (
// Equation(s):
// \nios|cpu|E_logic_result[7]~19_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [7] & ( (!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [7]) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [7] & ( 
// (\nios|cpu|R_logic_op [0] & \nios|cpu|E_src1 [7]) ) ) ) # ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [7] & ( \nios|cpu|E_src1 [7] ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [7] & ( (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|E_src1 [7]) ) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [7]),
	.datad(gnd),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[7]~19 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[7]~19 .lut_mask = 64'hA0A00F0F0505FAFA;
defparam \nios|cpu|E_logic_result[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N22
dffeas \nios|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[7]~19_combout ),
	.asdata(\nios|cpu|E_src1 [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \nios|cpu|E_alu_result[7]~20 (
// Equation(s):
// \nios|cpu|E_alu_result[7]~20_combout  = ( \nios|cpu|E_shift_rot_result[7]~DUPLICATE_q  & ( ((!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~77_sumout ))) # (\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|E_logic_result[7]~19_combout ))) # 
// (\nios|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\nios|cpu|E_shift_rot_result[7]~DUPLICATE_q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~77_sumout ))) # (\nios|cpu|R_ctrl_logic~q  & 
// (\nios|cpu|E_logic_result[7]~19_combout )))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_logic_result[7]~19_combout ),
	.datad(!\nios|cpu|Add2~77_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[7]~20 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[7]~20 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|E_alu_result[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \nios|cpu|W_alu_result[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [43] = ( \nios|cpu|F_pc [5] & ( ((\nios|cpu|W_alu_result [7] & \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [5] & ( 
// (\nios|cpu|W_alu_result [7] & \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|W_alu_result [7]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \nios|cpu|F_iw[23]~3 (
// Equation(s):
// \nios|cpu|F_iw[23]~3_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [23])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [23]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[23]~3 .extended_lut = "off";
defparam \nios|cpu|F_iw[23]~3 .lut_mask = 64'h0505050537373737;
defparam \nios|cpu|F_iw[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \nios|cpu|F_iw[23]~4 (
// Equation(s):
// \nios|cpu|F_iw[23]~4_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & ( \nios|cpu|F_iw[23]~3_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & ( 
// \nios|cpu|F_iw[23]~3_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7] & ( !\nios|cpu|F_iw[23]~3_combout  & ( (!\nios|cpu|intr_req~combout  & 
// \mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [7]),
	.dataf(!\nios|cpu|F_iw[23]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[23]~4 .extended_lut = "off";
defparam \nios|cpu|F_iw[23]~4 .lut_mask = 64'h00000A0AAAAAAAAA;
defparam \nios|cpu|F_iw[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N10
dffeas \nios|cpu|D_iw[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[23]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N46
dffeas \nios|cpu|E_src2[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[6]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \nios|cpu|E_logic_result[6]~18 (
// Equation(s):
// \nios|cpu|E_logic_result[6]~18_combout  = ( \nios|cpu|E_src1 [6] & ( \nios|cpu|R_logic_op [0] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\nios|cpu|E_src2 [6]) ) ) ) # ( !\nios|cpu|E_src1 [6] & ( \nios|cpu|R_logic_op [0] & ( 
// (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & \nios|cpu|E_src2 [6]) ) ) ) # ( \nios|cpu|E_src1 [6] & ( !\nios|cpu|R_logic_op [0] & ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\nios|cpu|E_src1 [6] & ( !\nios|cpu|R_logic_op [0] & ( 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (\nios|cpu|E_src2 [6]) ) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|E_src2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|E_src1 [6]),
	.dataf(!\nios|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[6]~18 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[6]~18 .lut_mask = 64'h9999555511116666;
defparam \nios|cpu|E_logic_result[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \nios|cpu|E_alu_result[6]~19 (
// Equation(s):
// \nios|cpu|E_alu_result[6]~19_combout  = ( \nios|cpu|E_shift_rot_result [6] & ( ((!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~73_sumout )) # (\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|E_logic_result[6]~18_combout )))) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) # 
// ( !\nios|cpu|E_shift_rot_result [6] & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~73_sumout )) # (\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|E_logic_result[6]~18_combout ))))) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios|cpu|Add2~73_sumout ),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(!\nios|cpu|E_logic_result[6]~18_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[6]~19 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[6]~19 .lut_mask = 64'h202A202A757F757F;
defparam \nios|cpu|E_alu_result[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N55
dffeas \nios|cpu|W_alu_result[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [42] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [4] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [6]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [4] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|F_pc [4]),
	.datab(!\nios|cpu|W_alu_result [6]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_001|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [4] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6]) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address 
// [4] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N11
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [28] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [30])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [28] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [30])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [28]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [30]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|address 
// [3]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [3]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [30] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [30]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [30]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35 .lut_mask = 64'h0022002200000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33 .lut_mask = 64'h0022002200200020;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32])) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32]) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32])) ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32])) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34_combout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35_combout ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36 .lut_mask = 64'h11BB1BBB11111B1B;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [31] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [31])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33])) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [31] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [31])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [33]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [31]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] 
// & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [32])) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [32])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [32]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 64'h1B111B1B11111B1B;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [29])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [29]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [29]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [29]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N35
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [3] & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] $ (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2])))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30])) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30])) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [30]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13 .lut_mask = 64'hB11B1B1B11111B1B;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [27]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [27])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [27]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [27]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [26])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [28])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [26]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [28])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [26]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [28]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [25] 
// & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27] ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [25] 
// & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [25] 
// & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27] ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg 
// [25] & ( (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [27]),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [25]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27 .lut_mask = 64'h00AA333355FF3333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9_sumout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]))))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [11]))))) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [11]))))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [11]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [3]),
	.datag(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21 .extended_lut = "on";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 64'h00550A5F20750A5F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [8]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [8]) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N49
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N8
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \nios|cpu|F_iw[10]~38 (
// Equation(s):
// \nios|cpu|F_iw[10]~38_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [10] & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [10] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[10]~38 .extended_lut = "off";
defparam \nios|cpu|F_iw[10]~38 .lut_mask = 64'h003300330F3F0F3F;
defparam \nios|cpu|F_iw[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \nios|cpu|F_iw[10]~39 (
// Equation(s):
// \nios|cpu|F_iw[10]~39_combout  = ( \nios|cpu|av_ld_byte1_data_nxt[2]~6_combout  & ( (!\nios|cpu|intr_req~combout  & ((\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ) # (\nios|cpu|F_iw[10]~38_combout ))) ) ) # ( 
// !\nios|cpu|av_ld_byte1_data_nxt[2]~6_combout  & ( (\nios|cpu|F_iw[10]~38_combout  & !\nios|cpu|intr_req~combout ) ) )

	.dataa(!\nios|cpu|F_iw[10]~38_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|intr_req~combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datae(!\nios|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[10]~39 .extended_lut = "off";
defparam \nios|cpu|F_iw[10]~39 .lut_mask = 64'h505050F0505050F0;
defparam \nios|cpu|F_iw[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \nios|cpu|D_iw[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[10]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \nios|cpu|R_src1[6]~20 (
// Equation(s):
// \nios|cpu|R_src1[6]~20_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\nios|cpu|R_src1~0_combout  & (((!\nios|cpu|R_src1~1_combout )) # (\nios|cpu|D_iw [10]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~73_sumout )))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\nios|cpu|R_src1~0_combout  & (\nios|cpu|D_iw [10] & (\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~73_sumout )))) ) )

	.dataa(!\nios|cpu|D_iw [10]),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(!\nios|cpu|Add0~73_sumout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[6]~20 .extended_lut = "off";
defparam \nios|cpu|R_src1[6]~20 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \nios|cpu|R_src1[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \nios|cpu|E_src1[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[4]~21 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[4]~21_combout  = ( \nios|cpu|Add2~73_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~73_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~73_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~73_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[4]~21 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[4]~21 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N28
dffeas \nios|cpu|F_pc[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [42] = (!\nios|cpu|F_pc [4] & (\nios|cpu|W_alu_result [6] & (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ))) # (\nios|cpu|F_pc [4] & (((\nios|cpu|W_alu_result [6] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(!\nios|cpu|F_pc [4]),
	.datab(!\nios|cpu|W_alu_result [6]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \nios|cpu|F_iw[25]~7 (
// Equation(s):
// \nios|cpu|F_iw[25]~7_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])) # (\onchip|the_altsyncram|auto_generated|q_a [25])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [25]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[25]~7 .extended_lut = "off";
defparam \nios|cpu|F_iw[25]~7 .lut_mask = 64'h0537053705370537;
defparam \nios|cpu|F_iw[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \nios|cpu|F_iw[25]~8 (
// Equation(s):
// \nios|cpu|F_iw[25]~8_combout  = ( !\nios|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9])) # (\nios|cpu|F_iw[25]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9]),
	.datad(!\nios|cpu|F_iw[25]~7_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[25]~8 .extended_lut = "off";
defparam \nios|cpu|F_iw[25]~8 .lut_mask = 64'h03FF03FF00000000;
defparam \nios|cpu|F_iw[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N55
dffeas \nios|cpu|D_iw[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[25]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \nios|cpu|D_dst_regnum[3]~6_combout  = (!\nios|cpu|D_ctrl_b_is_dst~0_combout  & ((\nios|cpu|D_iw [20]))) # (\nios|cpu|D_ctrl_b_is_dst~0_combout  & (\nios|cpu|D_iw [25]))

	.dataa(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [25]),
	.datad(!\nios|cpu|D_iw [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[3]~6 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[3]~6 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios|cpu|D_dst_regnum[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \nios|cpu|D_dst_regnum[3]~7_combout  = ( \nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[3]~6_combout  ) ) # ( \nios|cpu|Equal0~7_combout  & ( 
// !\nios|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( !\nios|cpu|D_dst_regnum[3]~6_combout  & ( (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\nios|cpu|Equal0~0_combout  & 
// ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )))) ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datae(!\nios|cpu|Equal0~7_combout ),
	.dataf(!\nios|cpu|D_dst_regnum[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[3]~7 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[3]~7 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \nios|cpu|D_dst_regnum[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \nios|cpu|R_dst_regnum[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \nios|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \nios|cpu|E_st_data[24]~1 (
// Equation(s):
// \nios|cpu|E_st_data[24]~1_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # 
// (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|D_ctrl_mem16~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [8] & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (\nios|cpu|D_ctrl_mem8~1_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] 
// & !\nios|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \nios|cpu|E_st_data[24]~1 .lut_mask = 64'h2722272227772777;
defparam \nios|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \nios|cpu|d_writedata[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \nios|cpu|F_iw[24]~5 (
// Equation(s):
// \nios|cpu|F_iw[24]~5_combout  = ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])) # 
// (\onchip|the_altsyncram|auto_generated|q_a [24]) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [24]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[24]~5 .extended_lut = "off";
defparam \nios|cpu|F_iw[24]~5 .lut_mask = 64'h003300330F3F0F3F;
defparam \nios|cpu|F_iw[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \nios|cpu|F_iw[24]~6 (
// Equation(s):
// \nios|cpu|F_iw[24]~6_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload 
// [8] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (\nios|cpu|F_iw[24]~5_combout  & !\nios|cpu|intr_req~combout ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & ( 
// !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (\nios|cpu|F_iw[24]~5_combout  & !\nios|cpu|intr_req~combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8] & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & 
// ( (\nios|cpu|F_iw[24]~5_combout  & !\nios|cpu|intr_req~combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_iw[24]~5_combout ),
	.datac(!\nios|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [8]),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[24]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[24]~6 .extended_lut = "off";
defparam \nios|cpu|F_iw[24]~6 .lut_mask = 64'h303030303030F0F0;
defparam \nios|cpu|F_iw[24]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N37
dffeas \nios|cpu|D_iw[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[24]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \nios|cpu|D_dst_regnum[2]~2_combout  = ( \nios|cpu|D_iw [19] & ( (!\nios|cpu|D_ctrl_b_is_dst~0_combout ) # (\nios|cpu|D_iw [24]) ) ) # ( !\nios|cpu|D_iw [19] & ( (\nios|cpu|D_ctrl_b_is_dst~0_combout  & \nios|cpu|D_iw [24]) ) )

	.dataa(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[2]~2 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[2]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|D_dst_regnum[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[2]~3 (
// Equation(s):
// \nios|cpu|D_dst_regnum[2]~3_combout  = ( \nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[2]~2_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[2]~2_combout  ) ) # ( \nios|cpu|Equal0~7_combout  & ( 
// !\nios|cpu|D_dst_regnum[2]~2_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( !\nios|cpu|D_dst_regnum[2]~2_combout  & ( (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\nios|cpu|Equal0~0_combout  & 
// ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )))) ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datae(!\nios|cpu|Equal0~7_combout ),
	.dataf(!\nios|cpu|D_dst_regnum[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[2]~3 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[2]~3 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \nios|cpu|D_dst_regnum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \nios|cpu|R_dst_regnum[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \nios|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \nios|cpu|R_src1[5]~19 (
// Equation(s):
// \nios|cpu|R_src1[5]~19_combout  = ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~69_sumout  ) ) ) # ( 
// !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( \nios|cpu|R_src1~0_combout  & ( \nios|cpu|Add0~69_sumout  ) ) ) # ( \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( 
// !\nios|cpu|R_src1~0_combout  & ( (!\nios|cpu|R_src1~1_combout ) # (\nios|cpu|D_iw [9]) ) ) ) # ( !\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( !\nios|cpu|R_src1~0_combout  & ( (\nios|cpu|R_src1~1_combout  & 
// \nios|cpu|D_iw [9]) ) ) )

	.dataa(!\nios|cpu|Add0~69_sumout ),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(!\nios|cpu|D_iw [9]),
	.datad(gnd),
	.datae(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\nios|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[5]~19 .extended_lut = "off";
defparam \nios|cpu|R_src1[5]~19 .lut_mask = 64'h0303CFCF55555555;
defparam \nios|cpu|R_src1[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \nios|cpu|E_src1[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \nios|cpu|E_src2[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[5]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \nios|cpu|E_logic_result[5]~17 (
// Equation(s):
// \nios|cpu|E_logic_result[5]~17_combout  = ( \nios|cpu|E_src2 [5] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [5]))) ) ) # ( !\nios|cpu|E_src2 [5] & ( (!\nios|cpu|E_src1 [5] & (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [5] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [5]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[5]~17 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[5]~17 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \nios|cpu|E_logic_result[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \nios|cpu|E_alu_result[5]~18 (
// Equation(s):
// \nios|cpu|E_alu_result[5]~18_combout  = ( \nios|cpu|E_shift_rot_result [5] & ( \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|E_logic_result[5]~17_combout ) ) ) ) # ( !\nios|cpu|E_shift_rot_result [5] & ( 
// \nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|E_logic_result[5]~17_combout  & !\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios|cpu|E_shift_rot_result [5] & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|R_ctrl_shift_rot~q ) # (\nios|cpu|Add2~69_sumout ) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_result [5] & ( !\nios|cpu|R_ctrl_logic~q  & ( (\nios|cpu|Add2~69_sumout  & !\nios|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios|cpu|Add2~69_sumout ),
	.datab(!\nios|cpu|E_logic_result[5]~17_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datae(!\nios|cpu|E_shift_rot_result [5]),
	.dataf(!\nios|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[5]~18 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[5]~18 .lut_mask = 64'h550055FF330033FF;
defparam \nios|cpu|E_alu_result[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N40
dffeas \nios|cpu|W_alu_result[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [41] = (!\nios|cpu|W_alu_result [5] & (\nios|cpu|F_pc [3] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (\nios|cpu|W_alu_result [5] & (((\nios|cpu|F_pc [3] & \mm_interconnect_0|cmd_mux_002|saved_grant 
// [1])) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )))

	.dataa(!\nios|cpu|W_alu_result [5]),
	.datab(!\nios|cpu|F_pc [3]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 64'h0537053705370537;
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \nios|cpu|F_iw[18]~46 (
// Equation(s):
// \nios|cpu|F_iw[18]~46_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [18])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [18]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[18]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[18]~46 .extended_lut = "off";
defparam \nios|cpu|F_iw[18]~46 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios|cpu|F_iw[18]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \nios|cpu|F_iw[18]~47 (
// Equation(s):
// \nios|cpu|F_iw[18]~47_combout  = ( \nios|cpu|hbreak_req~0_combout  ) # ( !\nios|cpu|hbreak_req~0_combout  & ( (!\nios|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2])) # (\nios|cpu|F_iw[18]~46_combout ))) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [2]),
	.datad(!\nios|cpu|F_iw[18]~46_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[18]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[18]~47 .extended_lut = "off";
defparam \nios|cpu|F_iw[18]~47 .lut_mask = 64'h02AA02AAFFFFFFFF;
defparam \nios|cpu|F_iw[18]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \nios|cpu|D_iw[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[18]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \nios|cpu|D_dst_regnum[1]~0_combout  = (!\nios|cpu|D_ctrl_b_is_dst~0_combout  & (\nios|cpu|D_iw [18])) # (\nios|cpu|D_ctrl_b_is_dst~0_combout  & ((\nios|cpu|D_iw [23])))

	.dataa(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [18]),
	.datad(!\nios|cpu|D_iw [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \nios|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \nios|cpu|D_dst_regnum[1]~1_combout  = ( \nios|cpu|Equal0~7_combout  & ( \nios|cpu|Equal0~0_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( \nios|cpu|Equal0~0_combout  & ( (\nios|cpu|D_dst_regnum[1]~0_combout  & 
// (\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & !\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))) ) ) ) # ( \nios|cpu|Equal0~7_combout  & ( !\nios|cpu|Equal0~0_combout  ) ) # ( 
// !\nios|cpu|Equal0~7_combout  & ( !\nios|cpu|Equal0~0_combout  & ( (\nios|cpu|D_dst_regnum[1]~0_combout  & \nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) ) ) )

	.dataa(!\nios|cpu|D_dst_regnum[1]~0_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datae(!\nios|cpu|Equal0~7_combout ),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h1111FFFF1000FFFF;
defparam \nios|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N56
dffeas \nios|cpu|R_dst_regnum[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \nios|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N52
dffeas \nios|cpu|d_writedata[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( \nios|cpu|d_writedata [16] ) )

	.dataa(!\nios|cpu|d_writedata [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \nios|cpu|F_iw[22]~1 (
// Equation(s):
// \nios|cpu|F_iw[22]~1_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [22])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [22]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[22]~1 .extended_lut = "off";
defparam \nios|cpu|F_iw[22]~1 .lut_mask = 64'h0505050537373737;
defparam \nios|cpu|F_iw[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \nios|cpu|F_iw[22]~2 (
// Equation(s):
// \nios|cpu|F_iw[22]~2_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( !\nios|cpu|intr_req~combout  ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload 
// [6] & ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (\nios|cpu|F_iw[22]~1_combout  & !\nios|cpu|intr_req~combout ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & ( 
// !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (\nios|cpu|F_iw[22]~1_combout  & !\nios|cpu|intr_req~combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6] & ( !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & 
// ( (\nios|cpu|F_iw[22]~1_combout  & !\nios|cpu|intr_req~combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_iw[22]~1_combout ),
	.datac(!\nios|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [6]),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[22]~2 .extended_lut = "off";
defparam \nios|cpu|F_iw[22]~2 .lut_mask = 64'h303030303030F0F0;
defparam \nios|cpu|F_iw[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N49
dffeas \nios|cpu|D_iw[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[22]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \nios|cpu|D_dst_regnum[0]~8_combout  = ( \nios|cpu|D_iw [17] & ( (!\nios|cpu|D_ctrl_b_is_dst~0_combout ) # (\nios|cpu|D_iw [22]) ) ) # ( !\nios|cpu|D_iw [17] & ( (\nios|cpu|D_ctrl_b_is_dst~0_combout  & \nios|cpu|D_iw [22]) ) )

	.dataa(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[0]~8 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[0]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|D_dst_regnum[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[0]~9 (
// Equation(s):
// \nios|cpu|D_dst_regnum[0]~9_combout  = ( \nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[0]~8_combout  ) ) # ( \nios|cpu|Equal0~7_combout  & ( 
// !\nios|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( !\nios|cpu|D_dst_regnum[0]~8_combout  & ( (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\nios|cpu|Equal0~0_combout  & 
// ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )))) ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\nios|cpu|Equal0~7_combout ),
	.dataf(!\nios|cpu|D_dst_regnum[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[0]~9 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[0]~9 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \nios|cpu|D_dst_regnum[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N53
dffeas \nios|cpu|R_dst_regnum[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_dst_regnum[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \nios|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \nios|cpu|R_src1[26]~9 (
// Equation(s):
// \nios|cpu|R_src1[26]~9_combout  = ( \nios|cpu|D_iw [30] & ( \nios|cpu|Add0~29_sumout  & ( ((\nios|cpu|R_src1~0_combout ) # (\nios|cpu|R_src1~1_combout )) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]) ) ) ) # ( 
// !\nios|cpu|D_iw [30] & ( \nios|cpu|Add0~29_sumout  & ( ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & !\nios|cpu|R_src1~1_combout )) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( \nios|cpu|D_iw [30] & ( 
// !\nios|cpu|Add0~29_sumout  & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|R_src1~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]))) ) ) ) # ( !\nios|cpu|D_iw [30] & ( !\nios|cpu|Add0~29_sumout  & ( 
// (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\nios|cpu|R_src1~1_combout  & !\nios|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datab(gnd),
	.datac(!\nios|cpu|R_src1~1_combout ),
	.datad(!\nios|cpu|R_src1~0_combout ),
	.datae(!\nios|cpu|D_iw [30]),
	.dataf(!\nios|cpu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[26]~9 .extended_lut = "off";
defparam \nios|cpu|R_src1[26]~9 .lut_mask = 64'h50005F0050FF5FFF;
defparam \nios|cpu|R_src1[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \nios|cpu|E_src1[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[26]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \nios|cpu|E_logic_result[26]~7 (
// Equation(s):
// \nios|cpu|E_logic_result[26]~7_combout  = (!\nios|cpu|E_src1 [26] & ((!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [26])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [26]))))) # (\nios|cpu|E_src1 
// [26] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [26])))))

	.dataa(!\nios|cpu|R_logic_op [0]),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|E_src1 [26]),
	.datad(!\nios|cpu|E_src2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[26]~7 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[26]~7 .lut_mask = 64'h8336833683368336;
defparam \nios|cpu|E_logic_result[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \nios|cpu|E_alu_result[26]~8 (
// Equation(s):
// \nios|cpu|E_alu_result[26]~8_combout  = ( \nios|cpu|E_shift_rot_result [26] & ( \nios|cpu|Add2~29_sumout  & ( ((!\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|R_ctrl_shift_rot~q )) # (\nios|cpu|E_logic_result[26]~7_combout ) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_result [26] & ( \nios|cpu|Add2~29_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ) # (\nios|cpu|E_logic_result[26]~7_combout ))) ) ) ) # ( \nios|cpu|E_shift_rot_result [26] & ( !\nios|cpu|Add2~29_sumout  & 
// ( ((\nios|cpu|E_logic_result[26]~7_combout  & \nios|cpu|R_ctrl_logic~q )) # (\nios|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_result [26] & ( !\nios|cpu|Add2~29_sumout  & ( (\nios|cpu|E_logic_result[26]~7_combout  & 
// (!\nios|cpu|R_ctrl_shift_rot~q  & \nios|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\nios|cpu|E_logic_result[26]~7_combout ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [26]),
	.dataf(!\nios|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[26]~8 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[26]~8 .lut_mask = 64'h04043737C4C4F7F7;
defparam \nios|cpu|E_alu_result[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N28
dffeas \nios|cpu|W_alu_result[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[26]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~1_combout  = ( !\nios|cpu|W_alu_result [24] & ( !\nios|cpu|W_alu_result [23] & ( (!\nios|cpu|W_alu_result [26] & (!\nios|cpu|W_alu_result [25] & (\nios|cpu|W_alu_result [27] & !\nios|cpu|W_alu_result [17]))) ) ) )

	.dataa(!\nios|cpu|W_alu_result [26]),
	.datab(!\nios|cpu|W_alu_result [25]),
	.datac(!\nios|cpu|W_alu_result [27]),
	.datad(!\nios|cpu|W_alu_result [17]),
	.datae(!\nios|cpu|W_alu_result [24]),
	.dataf(!\nios|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~1 .lut_mask = 64'h0800000000000000;
defparam \mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|router|Equal1~0_combout  & ( (\mm_interconnect_0|router|Equal1~2_combout  & 
// (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & (\mm_interconnect_0|router|Equal1~1_combout  & \mm_interconnect_0|router|Equal1~3_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~3_combout ),
	.datae(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (\mm_interconnect_0|router|Equal3~2_combout  & (\mm_interconnect_0|router|Equal4~0_combout  & 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000003000300;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|WideOr0~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|WideOr0~2_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0] & (!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & 
// !\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1])) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [1] & !\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~2 .lut_mask = 64'hC0C0C0C0A000A000;
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|always2~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|always2~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout  & ( !\mm_interconnect_0|sdram_s1_agent|WideOr0~2_combout  & ( (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// (((\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [0])))) # (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & (((\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|always2~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|always2~0 .lut_mask = 64'h0000111F00000000;
defparam \sdram|the_multicore_sdram_input_efifo_module|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N31
dffeas \sdram|the_multicore_sdram_input_efifo_module|entries[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entries[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entries [1] & ( \sdram|Selector41~0_combout  & ( (!\sdram|f_pop~q  & ((!\sdram|the_multicore_sdram_input_efifo_module|entries [0]) # 
// ((\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout )))) # (\sdram|f_pop~q  & (\sdram|the_multicore_sdram_input_efifo_module|entries [0])) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entries [1] & ( \sdram|Selector41~0_combout  & ( (!\sdram|f_pop~q  & (\sdram|the_multicore_sdram_input_efifo_module|entries [0] & ((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout )))) # (\sdram|f_pop~q  & (!\sdram|the_multicore_sdram_input_efifo_module|entries [0] & (\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & 
// !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entries [1] & ( !\sdram|Selector41~0_combout  & ( (!\sdram|the_multicore_sdram_input_efifo_module|entries [0]) # 
// ((\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout )) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entries [1] & ( !\sdram|Selector41~0_combout  & ( 
// (\sdram|the_multicore_sdram_input_efifo_module|entries [0] & ((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) ) )

	.dataa(!\sdram|f_pop~q ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entries [1]),
	.dataf(!\sdram|Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entries[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0 .lut_mask = 64'h3033CFCC24229B99;
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entries[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|Equal0~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q  & ( !\sdram|the_multicore_sdram_input_efifo_module|entries [0] ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal0~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal0~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \mm_interconnect_0|router|Equal1~2_combout  & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((!\mm_interconnect_0|router|Equal1~1_combout ) # ((!\mm_interconnect_0|router|Equal1~0_combout ) # 
// (!\mm_interconnect_0|router|Equal1~3_combout )))) ) ) # ( !\mm_interconnect_0|router|Equal1~2_combout  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~3_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h5555555555545554;
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( \mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & ( (!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  & 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & \mm_interconnect_0|cmd_demux|WideOr0~0_combout )) ) ) ) # ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ( !\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & ( 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & (\mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ((!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ) # (\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h000000D0000000C0;
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src4_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src4_valid~0_combout  = ( \mm_interconnect_0|router|Equal3~2_combout  & ( (!\mm_interconnect_0|router|Equal2~1_combout  & (\nios|cpu|W_alu_result [4] & \nios|cpu|W_alu_result [3])) ) ) # ( 
// !\mm_interconnect_0|router|Equal3~2_combout  & ( !\mm_interconnect_0|router|Equal2~1_combout  ) )

	.dataa(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [4]),
	.datad(!\nios|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .lut_mask = 64'hAAAAAAAA000A000A;
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~3_combout  = ( \mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( \mm_interconnect_0|router|Equal2~1_combout  & ( (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// (!\mm_interconnect_0|cmd_demux|WideOr0~2_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & !\mm_interconnect_0|cmd_demux|WideOr0~1_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( \mm_interconnect_0|router|Equal2~1_combout  & ( (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) 
// ) ) ) # ( \mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( !\mm_interconnect_0|router|Equal2~1_combout  & ( (!\mm_interconnect_0|cmd_demux|WideOr0~2_combout  & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & !\mm_interconnect_0|cmd_demux|WideOr0~1_combout )) ) ) ) # ( !\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( 
// !\mm_interconnect_0|router|Equal2~1_combout  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 64'hF0F0C000A0A08000;
defparam \mm_interconnect_0|cmd_demux|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \nios|cpu|E_st_stall (
// Equation(s):
// \nios|cpu|E_st_stall~combout  = ( \nios|cpu|d_write~q  & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( (\nios|cpu|d_write_nxt~0_combout ) # (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ) ) ) ) # 
// ( !\nios|cpu|d_write~q  & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( \nios|cpu|d_write_nxt~0_combout  ) ) ) # ( \nios|cpu|d_write~q  & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (((\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  & \mm_interconnect_0|cmd_demux|WideOr0~3_combout )) # (\nios|cpu|d_write_nxt~0_combout )) # (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ) ) ) ) # ( 
// !\nios|cpu|d_write~q  & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( \nios|cpu|d_write_nxt~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datac(!\nios|cpu|d_write_nxt~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datae(!\nios|cpu|d_write~q ),
	.dataf(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_st_stall .extended_lut = "off";
defparam \nios|cpu|E_st_stall .lut_mask = 64'h0F0F3F7F0F0F3F3F;
defparam \nios|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \nios|cpu|d_write~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|router|Equal3~2_combout  & ( \mm_interconnect_0|leds_s1_agent|m0_write~0_combout  & ( (!\nios|cpu|W_alu_result [4] & (\leds|always0~1_combout  & 
// (!\leds|always0~0_combout  $ (!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0])))) ) ) ) # ( \mm_interconnect_0|router|Equal3~2_combout  & ( !\mm_interconnect_0|leds_s1_agent|m0_write~0_combout  & ( (!\nios|cpu|W_alu_result [4] & 
// (\leds|always0~1_combout  & \mm_interconnect_0|leds_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\nios|cpu|W_alu_result [4]),
	.datac(!\leds|always0~1_combout ),
	.datad(!\mm_interconnect_0|leds_s1_translator|wait_latency_counter [0]),
	.datae(!\mm_interconnect_0|router|Equal3~2_combout ),
	.dataf(!\mm_interconnect_0|leds_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000C00000408;
defparam \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~5_combout  = ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \mm_interconnect_0|router|Equal2~1_combout  & ( ((\mm_interconnect_0|router|Equal3~2_combout  & (\mm_interconnect_0|router|Equal4~0_combout  & 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout ) ) ) ) # ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \mm_interconnect_0|router|Equal2~1_combout  & ( 
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  ) ) ) # ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( !\mm_interconnect_0|router|Equal2~1_combout  & ( (\mm_interconnect_0|router|Equal3~2_combout  & (\mm_interconnect_0|router|Equal4~0_combout  & 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datac(!\mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datae(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 64'h0000030055555755;
defparam \mm_interconnect_0|cmd_demux|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|last_cycle~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  = ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0] & ((!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ) # 
// ((!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & \mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout )))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|last_cycle~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|last_cycle~0 .lut_mask = 64'h00F200F200000000;
defparam \mm_interconnect_0|cmd_mux_004|last_cycle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~4_combout  = ( !\mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ) # (!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 64'hFAFA0000FAFA0000;
defparam \mm_interconnect_0|cmd_demux|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  = ( \mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( \mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( 
// (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  & (!\mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ((!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ) # 
// (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) ) # ( \mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( !\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( 
// (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  & (!\mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ((!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ) # 
// (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) ) # ( !\mm_interconnect_0|cmd_demux|WideOr0~4_combout  & ( !\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ( 
// (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  & (!\mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ((!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ) # 
// (\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .lut_mask = 64'h4050405000004050;
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \nios|cpu|E_valid_from_R~0 (
// Equation(s):
// \nios|cpu|E_valid_from_R~0_combout  = ( \nios|cpu|d_write_nxt~0_combout  & ( \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\nios|cpu|d_write_nxt~0_combout  & ( 
// \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & ( (!\nios|cpu|E_stall~1_combout ) # ((\nios|cpu|R_valid~q ) # (\nios|cpu|d_write~DUPLICATE_q )) ) ) ) # ( \nios|cpu|d_write_nxt~0_combout  & ( 
// !\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\nios|cpu|d_write_nxt~0_combout  & ( !\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & ( (!\nios|cpu|E_stall~1_combout ) # 
// (((\nios|cpu|d_write~DUPLICATE_q  & \mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout )) # (\nios|cpu|R_valid~q )) ) ) )

	.dataa(!\nios|cpu|E_stall~1_combout ),
	.datab(!\nios|cpu|d_write~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\nios|cpu|R_valid~q ),
	.datae(!\nios|cpu|d_write_nxt~0_combout ),
	.dataf(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \nios|cpu|E_valid_from_R~0 .lut_mask = 64'hABFFFFFFBBFFFFFF;
defparam \nios|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \nios|cpu|E_valid_from_R (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \nios|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \nios|cpu|D_ctrl_jmp_direct~0_combout  = ( !\nios|cpu|D_iw [5] & ( (!\nios|cpu|D_iw [2] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] & !\nios|cpu|D_iw[3]~DUPLICATE_q ))) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8000800000000000;
defparam \nios|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \nios|cpu|R_ctrl_jmp_direct (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N15
cyclonev_lcell_comb \nios|cpu|R_src1~1 (
// Equation(s):
// \nios|cpu|R_src1~1_combout  = ( \nios|cpu|R_ctrl_jmp_direct~q  & ( \nios|cpu|E_valid_from_R~q  ) )

	.dataa(!\nios|cpu|E_valid_from_R~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|R_ctrl_jmp_direct~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1~1 .extended_lut = "off";
defparam \nios|cpu|R_src1~1 .lut_mask = 64'h0000555500005555;
defparam \nios|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \nios|cpu|R_src1[4]~2 (
// Equation(s):
// \nios|cpu|R_src1[4]~2_combout  = ( \nios|cpu|D_iw [8] & ( (!\nios|cpu|R_src1~0_combout  & (((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4])) # (\nios|cpu|R_src1~1_combout ))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~1_sumout )))) ) ) # ( !\nios|cpu|D_iw [8] & ( (!\nios|cpu|R_src1~0_combout  & (!\nios|cpu|R_src1~1_combout  & (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (\nios|cpu|R_src1~0_combout  & 
// (((\nios|cpu|Add0~1_sumout )))) ) )

	.dataa(!\nios|cpu|R_src1~1_combout ),
	.datab(!\nios|cpu|R_src1~0_combout ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios|cpu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[4]~2 .extended_lut = "off";
defparam \nios|cpu|R_src1[4]~2 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|R_src1[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N10
dffeas \nios|cpu|E_src1[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N40
dffeas \nios|cpu|E_shift_rot_result[4]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\nios|cpu|E_src1 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[3]~24 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[3]~24_combout  = ( \nios|cpu|E_shift_rot_result [2] & ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result[4]~DUPLICATE_q  ) ) ) # ( !\nios|cpu|E_shift_rot_result [2] & ( 
// \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result[4]~DUPLICATE_q  ) ) ) # ( \nios|cpu|E_shift_rot_result [2] & ( !\nios|cpu|R_ctrl_shift_rot_right~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [2]),
	.dataf(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[3]~24 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[3]~24 .lut_mask = 64'h0000FFFF33333333;
defparam \nios|cpu|E_shift_rot_result_nxt[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \nios|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[3]~24_combout ),
	.asdata(\nios|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[4]~0_combout  = ( \nios|cpu|E_shift_rot_result [5] & ( (\nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ) # (\nios|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios|cpu|E_shift_rot_result [5] & ( 
// (!\nios|cpu|R_ctrl_shift_rot_right~q  & \nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[4]~0 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|E_shift_rot_result_nxt[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \nios|cpu|E_shift_rot_result[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\nios|cpu|E_src1 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \nios|cpu|E_logic_result[4]~0 (
// Equation(s):
// \nios|cpu|E_logic_result[4]~0_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [4] & ( (!\nios|cpu|E_src2 [4]) # (!\nios|cpu|R_logic_op [0]) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src1 [4] & ( 
// (\nios|cpu|E_src2 [4] & \nios|cpu|R_logic_op [0]) ) ) ) # ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [4] & ( \nios|cpu|E_src2 [4] ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src1 [4] & ( (!\nios|cpu|E_src2 [4] & 
// !\nios|cpu|R_logic_op [0]) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_src2 [4]),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[4]~0 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[4]~0 .lut_mask = 64'hC0C033330303FCFC;
defparam \nios|cpu|E_logic_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \nios|cpu|E_alu_result[4]~0 (
// Equation(s):
// \nios|cpu|E_alu_result[4]~0_combout  = ( \nios|cpu|E_logic_result[4]~0_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~1_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [4])))) 
// ) ) # ( !\nios|cpu|E_logic_result[4]~0_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~1_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_shift_rot_result [4]),
	.datad(!\nios|cpu|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[4]~0 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[4]~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios|cpu|E_alu_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \nios|cpu|W_alu_result[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [40] = (!\nios|cpu|F_pc [2] & (\nios|cpu|W_alu_result [4] & (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ))) # (\nios|cpu|F_pc [2] & (((\nios|cpu|W_alu_result [4] & 
// \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(!\nios|cpu|F_pc [2]),
	.datab(!\nios|cpu|W_alu_result [4]),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N4
dffeas \leds|data_out[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\leds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \leds|data_out[0] .is_wysiwyg = "true";
defparam \leds|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \leds|readdata[0] (
// Equation(s):
// \leds|readdata [0] = ( \leds|data_out [0] & ( (!\nios|cpu|W_alu_result [2] & !\nios|cpu|W_alu_result [3]) ) )

	.dataa(!\nios|cpu|W_alu_result [2]),
	.datab(!\nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\leds|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|readdata[0] .extended_lut = "off";
defparam \leds|readdata[0] .lut_mask = 64'h0000000088888888;
defparam \leds|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N22
dffeas \mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\leds|readdata [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|leds_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = ( \jtag_uart_0|ien_AF~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|ien_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N16
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ((!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) # 
// (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ((!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [0] & 
// ((!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|leds_s1_translator|av_readdata_pre [0]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & ( \nios|cpu|F_iw[0]~0_combout  & ( ((\onchip|the_altsyncram|auto_generated|q_a [0] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & ( \nios|cpu|F_iw[0]~0_combout  ) ) # ( \mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & ( !\nios|cpu|F_iw[0]~0_combout  & ( 
// (\onchip|the_altsyncram|auto_generated|q_a [0] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & ( !\nios|cpu|F_iw[0]~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [0]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.dataf(!\nios|cpu|F_iw[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'hFFFF000FFFFF333F;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \nios|cpu|av_ld_byte0_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.asdata(\nios|cpu|av_ld_byte1_data [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N33
cyclonev_lcell_comb \nios|cpu|Equal133~0 (
// Equation(s):
// \nios|cpu|Equal133~0_combout  = ( !\nios|cpu|D_iw [7] & ( (!\nios|cpu|D_iw [8] & (\nios|cpu|D_iw [6] & (!\nios|cpu|D_iw [9] & !\nios|cpu|D_iw [10]))) ) )

	.dataa(!\nios|cpu|D_iw [8]),
	.datab(!\nios|cpu|D_iw [6]),
	.datac(!\nios|cpu|D_iw [9]),
	.datad(!\nios|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal133~0 .extended_lut = "off";
defparam \nios|cpu|Equal133~0 .lut_mask = 64'h2000200000000000;
defparam \nios|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \nios|cpu|Equal62~17 (
// Equation(s):
// \nios|cpu|Equal62~17_combout  = ( \nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [16] & \nios|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~17 .extended_lut = "off";
defparam \nios|cpu|Equal62~17 .lut_mask = 64'h0000000400000000;
defparam \nios|cpu|Equal62~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \nios|cpu|D_op_wrctl (
// Equation(s):
// \nios|cpu|D_op_wrctl~combout  = ( \nios|cpu|Equal0~0_combout  & ( \nios|cpu|Equal62~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|Equal62~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_op_wrctl .extended_lut = "off";
defparam \nios|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \nios|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N46
dffeas \nios|cpu|R_ctrl_wrctl_inst (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \nios|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \nios|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \nios|cpu|R_ctrl_wrctl_inst~q  & ( (!\nios|cpu|Equal133~0_combout  & ((\nios|cpu|W_estatus_reg~q ))) # (\nios|cpu|Equal133~0_combout  & (\nios|cpu|E_src1 [0])) ) ) # ( !\nios|cpu|R_ctrl_wrctl_inst~q  & ( 
// \nios|cpu|W_estatus_reg~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal133~0_combout ),
	.datac(!\nios|cpu|E_src1 [0]),
	.datad(!\nios|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_wrctl_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \nios|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \nios|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \nios|cpu|W_estatus_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(\nios|cpu|W_status_reg_pie~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|R_ctrl_exception~q ),
	.ena(\nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \nios|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \nios|cpu|Equal132~0 (
// Equation(s):
// \nios|cpu|Equal132~0_combout  = ( !\nios|cpu|D_iw [7] & ( (!\nios|cpu|D_iw [8] & (!\nios|cpu|D_iw [6] & (!\nios|cpu|D_iw [10] & !\nios|cpu|D_iw [9]))) ) )

	.dataa(!\nios|cpu|D_iw [8]),
	.datab(!\nios|cpu|D_iw [6]),
	.datac(!\nios|cpu|D_iw [10]),
	.datad(!\nios|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal132~0 .extended_lut = "off";
defparam \nios|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \nios|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \nios|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \nios|cpu|W_ienable_reg[0]~0_combout  = ( \nios|cpu|W_ienable_reg [0] & ( \nios|cpu|Equal134~0_combout  & ( (!\nios|cpu|R_ctrl_wrctl_inst~q ) # (((!\nios|cpu|E_valid_from_R~q ) # (!\nios|cpu|D_iw [6])) # (\nios|cpu|E_src1 [0])) ) ) ) # ( 
// !\nios|cpu|W_ienable_reg [0] & ( \nios|cpu|Equal134~0_combout  & ( (\nios|cpu|R_ctrl_wrctl_inst~q  & (\nios|cpu|E_src1 [0] & (\nios|cpu|E_valid_from_R~q  & \nios|cpu|D_iw [6]))) ) ) ) # ( \nios|cpu|W_ienable_reg [0] & ( !\nios|cpu|Equal134~0_combout  ) )

	.dataa(!\nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(!\nios|cpu|E_src1 [0]),
	.datac(!\nios|cpu|E_valid_from_R~q ),
	.datad(!\nios|cpu|D_iw [6]),
	.datae(!\nios|cpu|W_ienable_reg [0]),
	.dataf(!\nios|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \nios|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h0000FFFF0001FFFB;
defparam \nios|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \nios|cpu|W_ienable_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \nios|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N21
cyclonev_lcell_comb \nios|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \nios|cpu|W_ipending_reg_nxt[0]~0_combout  = ( \nios|cpu|W_ienable_reg [0] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [0] & ((\jtag_uart_0|av_readdata[8]~0_combout ) # (\jtag_uart_0|av_readdata 
// [9]))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(gnd),
	.datac(!\jtag_uart_0|av_readdata [9]),
	.datad(!\jtag_uart_0|av_readdata[8]~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_ienable_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_ipending_reg_nxt[0]~0 .extended_lut = "off";
defparam \nios|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 64'h000000000AAA0AAA;
defparam \nios|cpu|W_ipending_reg_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N22
dffeas \nios|cpu|W_ipending_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \nios|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \nios|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \nios|cpu|E_control_rd_data[0]~0_combout  = ( !\nios|cpu|D_iw [6] & ( !\nios|cpu|D_iw [7] & ( (\nios|cpu|D_iw [8] & (!\nios|cpu|D_iw [9] & (!\nios|cpu|D_iw [10] & \nios|cpu|W_ipending_reg [0]))) ) ) )

	.dataa(!\nios|cpu|D_iw [8]),
	.datab(!\nios|cpu|D_iw [9]),
	.datac(!\nios|cpu|D_iw [10]),
	.datad(!\nios|cpu|W_ipending_reg [0]),
	.datae(!\nios|cpu|D_iw [6]),
	.dataf(!\nios|cpu|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \nios|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0040000000000000;
defparam \nios|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \nios|cpu|W_bstatus_reg~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_bstatus_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_bstatus_reg~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|W_bstatus_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \nios|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \nios|cpu|E_control_rd_data[0]~1_combout  = ( \nios|cpu|W_bstatus_reg~DUPLICATE_q  & ( (!\nios|cpu|E_control_rd_data[0]~0_combout  & ((!\nios|cpu|Equal134~0_combout ) # ((!\nios|cpu|W_ienable_reg [0] & \nios|cpu|D_iw [6])))) ) ) # ( 
// !\nios|cpu|W_bstatus_reg~DUPLICATE_q  & ( (!\nios|cpu|Equal134~0_combout  & (((!\nios|cpu|E_control_rd_data[0]~0_combout )))) # (\nios|cpu|Equal134~0_combout  & ((!\nios|cpu|D_iw [6]) # ((!\nios|cpu|W_ienable_reg [0] & 
// !\nios|cpu|E_control_rd_data[0]~0_combout )))) ) )

	.dataa(!\nios|cpu|W_ienable_reg [0]),
	.datab(!\nios|cpu|E_control_rd_data[0]~0_combout ),
	.datac(!\nios|cpu|Equal134~0_combout ),
	.datad(!\nios|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_bstatus_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \nios|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hCFC8CFC8C0C8C0C8;
defparam \nios|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \nios|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \nios|cpu|E_control_rd_data[0]~2_combout  = ( \nios|cpu|W_status_reg_pie~q  & ( ((!\nios|cpu|Equal133~0_combout  & ((!\nios|cpu|E_control_rd_data[0]~1_combout ))) # (\nios|cpu|Equal133~0_combout  & (\nios|cpu|W_estatus_reg~q ))) # 
// (\nios|cpu|Equal132~0_combout ) ) ) # ( !\nios|cpu|W_status_reg_pie~q  & ( (!\nios|cpu|Equal132~0_combout  & ((!\nios|cpu|Equal133~0_combout  & ((!\nios|cpu|E_control_rd_data[0]~1_combout ))) # (\nios|cpu|Equal133~0_combout  & (\nios|cpu|W_estatus_reg~q 
// )))) ) )

	.dataa(!\nios|cpu|Equal133~0_combout ),
	.datab(!\nios|cpu|W_estatus_reg~q ),
	.datac(!\nios|cpu|Equal132~0_combout ),
	.datad(!\nios|cpu|E_control_rd_data[0]~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \nios|cpu|E_control_rd_data[0]~2 .lut_mask = 64'hB010B010BF1FBF1F;
defparam \nios|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N43
dffeas \nios|cpu|W_control_rd_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \nios|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \nios|cpu|Add2~113 (
// Equation(s):
// \nios|cpu|Add2~113_sumout  = SUM(( \nios|cpu|E_alu_sub~q  ) + ( GND ) + ( \nios|cpu|Add2~122  ))

	.dataa(!\nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add2~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add2~113 .extended_lut = "off";
defparam \nios|cpu|Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \nios|cpu|R_compare_op[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \nios|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N9
cyclonev_lcell_comb \nios|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \nios|cpu|D_logic_op_raw[0]~1_combout  = ( \nios|cpu|D_iw [14] & ( (\nios|cpu|D_iw[3]~DUPLICATE_q ) # (\nios|cpu|Equal0~0_combout ) ) ) # ( !\nios|cpu|D_iw [14] & ( (!\nios|cpu|Equal0~0_combout  & \nios|cpu|D_iw[3]~DUPLICATE_q ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \nios|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N10
dffeas \nios|cpu|R_compare_op[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \nios|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \nios|cpu|Equal127~0 (
// Equation(s):
// \nios|cpu|Equal127~0_combout  = ( !\nios|cpu|E_logic_result[1]~26_combout  & ( !\nios|cpu|E_logic_result[0]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|E_logic_result[0]~27_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~0 .extended_lut = "off";
defparam \nios|cpu|Equal127~0 .lut_mask = 64'hFF00FF0000000000;
defparam \nios|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \nios|cpu|Equal127~9 (
// Equation(s):
// \nios|cpu|Equal127~9_combout  = ( \nios|cpu|E_src1 [13] & ( \nios|cpu|E_src2 [12] & ( (!\nios|cpu|R_logic_op [0] & (((!\nios|cpu|R_logic_op[1]~DUPLICATE_q )))) # (\nios|cpu|R_logic_op [0] & ((!\nios|cpu|E_src1 [12] & (!\nios|cpu|E_src2 [13] & 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [12] & (\nios|cpu|E_src2 [13] & \nios|cpu|R_logic_op[1]~DUPLICATE_q )))) ) ) ) # ( !\nios|cpu|E_src1 [13] & ( \nios|cpu|E_src2 [12] & ( (!\nios|cpu|E_src2 [13] & (\nios|cpu|R_logic_op [0] & 
// (!\nios|cpu|E_src1 [12] $ (\nios|cpu|R_logic_op[1]~DUPLICATE_q )))) # (\nios|cpu|E_src2 [13] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src1 [12]) # (!\nios|cpu|R_logic_op [0])))) ) ) ) # ( \nios|cpu|E_src1 [13] & ( !\nios|cpu|E_src2 [12] & 
// ( (!\nios|cpu|E_src1 [12] & (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src2 [13] $ (\nios|cpu|R_logic_op[1]~DUPLICATE_q )))) # (\nios|cpu|E_src1 [12] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src2 [13]) # (!\nios|cpu|R_logic_op [0])))) ) ) 
// ) # ( !\nios|cpu|E_src1 [13] & ( !\nios|cpu|E_src2 [12] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (((\nios|cpu|E_src1 [12] & \nios|cpu|E_src2 [13])) # (\nios|cpu|R_logic_op [0]))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src1 [12] & 
// (!\nios|cpu|E_src2 [13]))) ) ) )

	.dataa(!\nios|cpu|E_src1 [12]),
	.datab(!\nios|cpu|E_src2 [13]),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\nios|cpu|E_src1 [13]),
	.dataf(!\nios|cpu|E_src2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~9 .extended_lut = "off";
defparam \nios|cpu|Equal127~9 .lut_mask = 64'h1F885C023A04F801;
defparam \nios|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \nios|cpu|Equal127~2 (
// Equation(s):
// \nios|cpu|Equal127~2_combout  = ( \nios|cpu|E_src1 [19] & ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\nios|cpu|R_logic_op [0] & (\nios|cpu|E_src2 [19] & (!\nios|cpu|E_src1 [20] $ (\nios|cpu|E_src2 [20])))) ) ) ) # ( !\nios|cpu|E_src1 [19] & ( 
// \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\nios|cpu|E_src2 [19] & ((!\nios|cpu|E_src1 [20] & (!\nios|cpu|E_src2 [20])) # (\nios|cpu|E_src1 [20] & (\nios|cpu|E_src2 [20] & \nios|cpu|R_logic_op [0])))) ) ) ) # ( \nios|cpu|E_src1 [19] & ( 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\nios|cpu|R_logic_op [0] & (((\nios|cpu|E_src2 [20])) # (\nios|cpu|E_src1 [20]))) # (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src2 [19] & ((!\nios|cpu|E_src1 [20]) # (!\nios|cpu|E_src2 [20])))) ) ) ) # ( 
// !\nios|cpu|E_src1 [19] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\nios|cpu|R_logic_op [0] & (\nios|cpu|E_src2 [19] & ((\nios|cpu|E_src2 [20]) # (\nios|cpu|E_src1 [20])))) # (\nios|cpu|R_logic_op [0] & ((!\nios|cpu|E_src1 [20]) # ((!\nios|cpu|E_src2 
// [20])))) ) ) )

	.dataa(!\nios|cpu|E_src1 [20]),
	.datab(!\nios|cpu|E_src2 [20]),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(!\nios|cpu|E_src2 [19]),
	.datae(!\nios|cpu|E_src1 [19]),
	.dataf(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~2 .extended_lut = "off";
defparam \nios|cpu|Equal127~2 .lut_mask = 64'h0E7E7E7089000009;
defparam \nios|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \nios|cpu|Equal127~10 (
// Equation(s):
// \nios|cpu|Equal127~10_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [11] & ( (\nios|cpu|E_src1 [11] & (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src2 [9] $ (\nios|cpu|E_src1 [9])))) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ( \nios|cpu|E_src2 [11] & ( (!\nios|cpu|R_logic_op [0] & (((\nios|cpu|E_src1 [9])) # (\nios|cpu|E_src2 [9]))) # (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src1 [11] & ((!\nios|cpu|E_src2 [9]) # (!\nios|cpu|E_src1 [9])))) ) ) ) # ( 
// \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [11] & ( (!\nios|cpu|E_src1 [11] & ((!\nios|cpu|E_src2 [9] & (!\nios|cpu|E_src1 [9])) # (\nios|cpu|E_src2 [9] & (\nios|cpu|E_src1 [9] & \nios|cpu|R_logic_op [0])))) ) ) ) # ( 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [11] & ( (!\nios|cpu|R_logic_op [0] & (\nios|cpu|E_src1 [11] & ((\nios|cpu|E_src1 [9]) # (\nios|cpu|E_src2 [9])))) # (\nios|cpu|R_logic_op [0] & ((!\nios|cpu|E_src2 [9]) # ((!\nios|cpu|E_src1 
// [9])))) ) ) )

	.dataa(!\nios|cpu|E_src2 [9]),
	.datab(!\nios|cpu|E_src1 [9]),
	.datac(!\nios|cpu|E_src1 [11]),
	.datad(!\nios|cpu|R_logic_op [0]),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~10 .extended_lut = "off";
defparam \nios|cpu|Equal127~10 .lut_mask = 64'h07EE809077E00009;
defparam \nios|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \nios|cpu|Equal127~8 (
// Equation(s):
// \nios|cpu|Equal127~8_combout  = ( \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( \nios|cpu|E_src2 [15] & ( (\nios|cpu|E_src1 [15] & (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src2 [14] $ (\nios|cpu|E_src1 [14])))) ) ) ) # ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  
// & ( \nios|cpu|E_src2 [15] & ( (!\nios|cpu|R_logic_op [0] & (((\nios|cpu|E_src1 [14])) # (\nios|cpu|E_src2 [14]))) # (\nios|cpu|R_logic_op [0] & (!\nios|cpu|E_src1 [15] & ((!\nios|cpu|E_src2 [14]) # (!\nios|cpu|E_src1 [14])))) ) ) ) # ( 
// \nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [15] & ( (!\nios|cpu|E_src1 [15] & ((!\nios|cpu|E_src2 [14] & (!\nios|cpu|E_src1 [14])) # (\nios|cpu|E_src2 [14] & (\nios|cpu|E_src1 [14] & \nios|cpu|R_logic_op [0])))) ) ) ) # ( 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\nios|cpu|E_src2 [15] & ( (!\nios|cpu|R_logic_op [0] & (\nios|cpu|E_src1 [15] & ((\nios|cpu|E_src1 [14]) # (\nios|cpu|E_src2 [14])))) # (\nios|cpu|R_logic_op [0] & ((!\nios|cpu|E_src2 [14]) # ((!\nios|cpu|E_src1 
// [14])))) ) ) )

	.dataa(!\nios|cpu|E_src2 [14]),
	.datab(!\nios|cpu|E_src1 [15]),
	.datac(!\nios|cpu|E_src1 [14]),
	.datad(!\nios|cpu|R_logic_op [0]),
	.datae(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\nios|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~8 .extended_lut = "off";
defparam \nios|cpu|Equal127~8 .lut_mask = 64'h13FA80845FC80021;
defparam \nios|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \nios|cpu|E_logic_result[10]~16 (
// Equation(s):
// \nios|cpu|E_logic_result[10]~16_combout  = (!\nios|cpu|E_src2 [10] & ((!\nios|cpu|E_src1 [10] & (!\nios|cpu|R_logic_op [0] & !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [10] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))))) # (\nios|cpu|E_src2 
// [10] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|E_src1 [10]) # (!\nios|cpu|R_logic_op [0])))))

	.dataa(!\nios|cpu|E_src2 [10]),
	.datab(!\nios|cpu|E_src1 [10]),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[10]~16 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[10]~16 .lut_mask = 64'h8176817681768176;
defparam \nios|cpu|E_logic_result[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \nios|cpu|Equal127~11 (
// Equation(s):
// \nios|cpu|Equal127~11_combout  = ( !\nios|cpu|E_logic_result[6]~18_combout  & ( !\nios|cpu|E_logic_result[4]~0_combout  & ( (!\nios|cpu|E_logic_result[10]~16_combout  & (!\nios|cpu|E_logic_result[5]~17_combout  & (!\nios|cpu|E_logic_result[8]~20_combout  
// & !\nios|cpu|E_logic_result[7]~19_combout ))) ) ) )

	.dataa(!\nios|cpu|E_logic_result[10]~16_combout ),
	.datab(!\nios|cpu|E_logic_result[5]~17_combout ),
	.datac(!\nios|cpu|E_logic_result[8]~20_combout ),
	.datad(!\nios|cpu|E_logic_result[7]~19_combout ),
	.datae(!\nios|cpu|E_logic_result[6]~18_combout ),
	.dataf(!\nios|cpu|E_logic_result[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~11 .extended_lut = "off";
defparam \nios|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \nios|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \nios|cpu|Equal127~3 (
// Equation(s):
// \nios|cpu|Equal127~3_combout  = ( \nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [21] & ( (!\nios|cpu|E_src2 [21] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src2 [18]) # (!\nios|cpu|E_src1 [18])))) # (\nios|cpu|E_src2 [21] & 
// (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src2 [18] $ (\nios|cpu|E_src1 [18])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [21] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [18]) # (\nios|cpu|E_src2 [18]))) ) 
// ) ) # ( \nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [21] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src2 [18]) # ((!\nios|cpu|E_src1 [18])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src2 [21] & (!\nios|cpu|E_src2 [18] $ 
// (\nios|cpu|E_src1 [18])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [21] & ( (!\nios|cpu|E_src2 [21] & (!\nios|cpu|E_src2 [18] & (!\nios|cpu|E_src1 [18] & \nios|cpu|R_logic_op[1]~DUPLICATE_q ))) # (\nios|cpu|E_src2 [21] & 
// (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [18]) # (\nios|cpu|E_src2 [18])))) ) ) )

	.dataa(!\nios|cpu|E_src2 [18]),
	.datab(!\nios|cpu|E_src1 [18]),
	.datac(!\nios|cpu|E_src2 [21]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\nios|cpu|R_logic_op [0]),
	.dataf(!\nios|cpu|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~3 .extended_lut = "off";
defparam \nios|cpu|Equal127~3 .lut_mask = 64'h0780EE907700E009;
defparam \nios|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N30
cyclonev_lcell_comb \nios|cpu|Equal127~4 (
// Equation(s):
// \nios|cpu|Equal127~4_combout  = ( \nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [22] & ( (!\nios|cpu|E_src2 [22] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src1 [16]) # (!\nios|cpu|E_src2 [16])))) # (\nios|cpu|E_src2 [22] & 
// (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src1 [16] $ (\nios|cpu|E_src2 [16])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [22] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [16]) # (\nios|cpu|E_src1 [16]))) ) 
// ) ) # ( \nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [22] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src1 [16]) # ((!\nios|cpu|E_src2 [16])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src2 [22] & (!\nios|cpu|E_src1 [16] $ 
// (\nios|cpu|E_src2 [16])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [22] & ( (!\nios|cpu|E_src2 [22] & (!\nios|cpu|E_src1 [16] & (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & !\nios|cpu|E_src2 [16]))) # (\nios|cpu|E_src2 [22] & 
// (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [16]) # (\nios|cpu|E_src1 [16])))) ) ) )

	.dataa(!\nios|cpu|E_src1 [16]),
	.datab(!\nios|cpu|E_src2 [22]),
	.datac(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_src2 [16]),
	.datae(!\nios|cpu|R_logic_op [0]),
	.dataf(!\nios|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~4 .extended_lut = "off";
defparam \nios|cpu|Equal127~4 .lut_mask = 64'h1830F8A450F0C281;
defparam \nios|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \nios|cpu|Equal127~5 (
// Equation(s):
// \nios|cpu|Equal127~5_combout  = ( \nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src2 [25] & ( (!\nios|cpu|E_src1 [25] & (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src1 [24]) # (!\nios|cpu|E_src2 [24])))) # (\nios|cpu|E_src1 [25] & 
// (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src1 [24] $ (\nios|cpu|E_src2 [24])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src2 [25] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [24]) # (\nios|cpu|E_src1 [24]))) ) 
// ) ) # ( \nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src2 [25] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (((!\nios|cpu|E_src1 [24]) # (!\nios|cpu|E_src2 [24])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src1 [25] & (!\nios|cpu|E_src1 [24] $ 
// (\nios|cpu|E_src2 [24])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src2 [25] & ( (!\nios|cpu|E_src1 [25] & (!\nios|cpu|E_src1 [24] & (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & !\nios|cpu|E_src2 [24]))) # (\nios|cpu|E_src1 [25] & 
// (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [24]) # (\nios|cpu|E_src1 [24])))) ) ) )

	.dataa(!\nios|cpu|E_src1 [25]),
	.datab(!\nios|cpu|E_src1 [24]),
	.datac(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\nios|cpu|E_src2 [24]),
	.datae(!\nios|cpu|R_logic_op [0]),
	.dataf(!\nios|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~5 .extended_lut = "off";
defparam \nios|cpu|Equal127~5 .lut_mask = 64'h1850F8C230F0A481;
defparam \nios|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \nios|cpu|Equal127~6 (
// Equation(s):
// \nios|cpu|Equal127~6_combout  = ( \nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [17] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src2 [17] & ((!\nios|cpu|E_src1 [23]) # (!\nios|cpu|E_src2 [23])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (\nios|cpu|E_src2 [17] & (!\nios|cpu|E_src1 [23] $ (\nios|cpu|E_src2 [23])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( \nios|cpu|E_src1 [17] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [23]) # (\nios|cpu|E_src1 [23]))) ) ) ) # ( 
// \nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [17] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\nios|cpu|E_src1 [23]) # ((!\nios|cpu|E_src2 [23])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (!\nios|cpu|E_src2 [17] & (!\nios|cpu|E_src1 [23] $ 
// (\nios|cpu|E_src2 [23])))) ) ) ) # ( !\nios|cpu|R_logic_op [0] & ( !\nios|cpu|E_src1 [17] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & (\nios|cpu|E_src2 [17] & ((\nios|cpu|E_src2 [23]) # (\nios|cpu|E_src1 [23])))) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|E_src1 [23] & (!\nios|cpu|E_src2 [17] & !\nios|cpu|E_src2 [23]))) ) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|E_src1 [23]),
	.datac(!\nios|cpu|E_src2 [17]),
	.datad(!\nios|cpu|E_src2 [23]),
	.datae(!\nios|cpu|R_logic_op [0]),
	.dataf(!\nios|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~6 .extended_lut = "off";
defparam \nios|cpu|Equal127~6 .lut_mask = 64'h420AEA9822AAA481;
defparam \nios|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N42
cyclonev_lcell_comb \nios|cpu|Equal127~7 (
// Equation(s):
// \nios|cpu|Equal127~7_combout  = ( !\nios|cpu|E_logic_result[27]~6_combout  & ( !\nios|cpu|E_logic_result[26]~7_combout  & ( (\nios|cpu|Equal127~3_combout  & (\nios|cpu|Equal127~4_combout  & (\nios|cpu|Equal127~5_combout  & \nios|cpu|Equal127~6_combout ))) 
// ) ) )

	.dataa(!\nios|cpu|Equal127~3_combout ),
	.datab(!\nios|cpu|Equal127~4_combout ),
	.datac(!\nios|cpu|Equal127~5_combout ),
	.datad(!\nios|cpu|Equal127~6_combout ),
	.datae(!\nios|cpu|E_logic_result[27]~6_combout ),
	.dataf(!\nios|cpu|E_logic_result[26]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~7 .extended_lut = "off";
defparam \nios|cpu|Equal127~7 .lut_mask = 64'h0001000000000000;
defparam \nios|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \nios|cpu|Equal127~12 (
// Equation(s):
// \nios|cpu|Equal127~12_combout  = ( \nios|cpu|Equal127~11_combout  & ( \nios|cpu|Equal127~7_combout  & ( (\nios|cpu|Equal127~9_combout  & (\nios|cpu|Equal127~2_combout  & (\nios|cpu|Equal127~10_combout  & \nios|cpu|Equal127~8_combout ))) ) ) )

	.dataa(!\nios|cpu|Equal127~9_combout ),
	.datab(!\nios|cpu|Equal127~2_combout ),
	.datac(!\nios|cpu|Equal127~10_combout ),
	.datad(!\nios|cpu|Equal127~8_combout ),
	.datae(!\nios|cpu|Equal127~11_combout ),
	.dataf(!\nios|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~12 .extended_lut = "off";
defparam \nios|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \nios|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \nios|cpu|E_logic_result[3]~24 (
// Equation(s):
// \nios|cpu|E_logic_result[3]~24_combout  = ( \nios|cpu|E_src1 [3] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [3]))) ) ) # ( !\nios|cpu|E_src1 [3] & ( (!\nios|cpu|E_src2 [3] & (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src2 [3] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src2 [3]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[3]~24 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[3]~24 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \nios|cpu|E_logic_result[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \nios|cpu|Equal127~1 (
// Equation(s):
// \nios|cpu|Equal127~1_combout  = ( !\nios|cpu|E_logic_result[30]~29_combout  & ( !\nios|cpu|E_logic_result[2]~25_combout  & ( (!\nios|cpu|E_logic_result[29]~30_combout  & (!\nios|cpu|E_logic_result[28]~31_combout  & (!\nios|cpu|E_logic_result[3]~24_combout 
//  & !\nios|cpu|E_logic_result[31]~28_combout ))) ) ) )

	.dataa(!\nios|cpu|E_logic_result[29]~30_combout ),
	.datab(!\nios|cpu|E_logic_result[28]~31_combout ),
	.datac(!\nios|cpu|E_logic_result[3]~24_combout ),
	.datad(!\nios|cpu|E_logic_result[31]~28_combout ),
	.datae(!\nios|cpu|E_logic_result[30]~29_combout ),
	.dataf(!\nios|cpu|E_logic_result[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal127~1 .extended_lut = "off";
defparam \nios|cpu|Equal127~1 .lut_mask = 64'h8000000000000000;
defparam \nios|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \nios|cpu|E_cmp_result~0 (
// Equation(s):
// \nios|cpu|E_cmp_result~0_combout  = ( \nios|cpu|Equal127~12_combout  & ( \nios|cpu|Equal127~1_combout  & ( (!\nios|cpu|Add2~113_sumout  & ((!\nios|cpu|Equal127~0_combout  & ((\nios|cpu|R_compare_op [0]))) # (\nios|cpu|Equal127~0_combout  & 
// (!\nios|cpu|R_compare_op [1])))) # (\nios|cpu|Add2~113_sumout  & ((!\nios|cpu|Equal127~0_combout  & (\nios|cpu|R_compare_op [1])) # (\nios|cpu|Equal127~0_combout  & ((!\nios|cpu|R_compare_op [0]))))) ) ) ) # ( !\nios|cpu|Equal127~12_combout  & ( 
// \nios|cpu|Equal127~1_combout  & ( (!\nios|cpu|Add2~113_sumout  & ((\nios|cpu|R_compare_op [0]))) # (\nios|cpu|Add2~113_sumout  & (\nios|cpu|R_compare_op [1])) ) ) ) # ( \nios|cpu|Equal127~12_combout  & ( !\nios|cpu|Equal127~1_combout  & ( 
// (!\nios|cpu|Add2~113_sumout  & ((\nios|cpu|R_compare_op [0]))) # (\nios|cpu|Add2~113_sumout  & (\nios|cpu|R_compare_op [1])) ) ) ) # ( !\nios|cpu|Equal127~12_combout  & ( !\nios|cpu|Equal127~1_combout  & ( (!\nios|cpu|Add2~113_sumout  & 
// ((\nios|cpu|R_compare_op [0]))) # (\nios|cpu|Add2~113_sumout  & (\nios|cpu|R_compare_op [1])) ) ) )

	.dataa(!\nios|cpu|Add2~113_sumout ),
	.datab(!\nios|cpu|R_compare_op [1]),
	.datac(!\nios|cpu|R_compare_op [0]),
	.datad(!\nios|cpu|Equal127~0_combout ),
	.datae(!\nios|cpu|Equal127~12_combout ),
	.dataf(!\nios|cpu|Equal127~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \nios|cpu|E_cmp_result~0 .lut_mask = 64'h1B1B1B1B1B1B1BD8;
defparam \nios|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \nios|cpu|W_cmp_result (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \nios|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \nios|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \nios|cpu|W_rf_wr_data[0]~31_combout  = ( !\nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (((!\nios|cpu|R_ctrl_br_cmp~q  & (\nios|cpu|W_alu_result [0])) # (\nios|cpu|R_ctrl_br_cmp~q  & ((\nios|cpu|W_cmp_result~q )))))) # 
// (\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|av_ld_byte0_data [0])) ) ) # ( \nios|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\nios|cpu|R_ctrl_ld~q  & (((!\nios|cpu|R_ctrl_br_cmp~q  & (\nios|cpu|W_control_rd_data [0])) # (\nios|cpu|R_ctrl_br_cmp~q  & 
// ((\nios|cpu|W_cmp_result~q )))))) # (\nios|cpu|R_ctrl_ld~q  & (\nios|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|av_ld_byte0_data [0]),
	.datac(!\nios|cpu|W_control_rd_data [0]),
	.datad(!\nios|cpu|R_ctrl_br_cmp~q ),
	.datae(!\nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\nios|cpu|W_cmp_result~q ),
	.datag(!\nios|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \nios|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \nios|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N21
cyclonev_lcell_comb \nios|cpu|R_src1[2]~27 (
// Equation(s):
// \nios|cpu|R_src1[2]~27_combout  = ( \nios|cpu|Add0~101_sumout  & ( \nios|cpu|D_iw [6] & ( ((\nios|cpu|R_src1~0_combout ) # (\nios|cpu|R_src1~1_combout )) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]) ) ) ) # ( 
// !\nios|cpu|Add0~101_sumout  & ( \nios|cpu|D_iw [6] & ( (!\nios|cpu|R_src1~0_combout  & ((\nios|cpu|R_src1~1_combout ) # (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) ) ) ) # ( \nios|cpu|Add0~101_sumout  & ( 
// !\nios|cpu|D_iw [6] & ( ((\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & !\nios|cpu|R_src1~1_combout )) # (\nios|cpu|R_src1~0_combout ) ) ) ) # ( !\nios|cpu|Add0~101_sumout  & ( !\nios|cpu|D_iw [6] & ( 
// (\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & (!\nios|cpu|R_src1~1_combout  & !\nios|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(!\nios|cpu|R_src1~1_combout ),
	.datac(!\nios|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|Add0~101_sumout ),
	.dataf(!\nios|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src1[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src1[2]~27 .extended_lut = "off";
defparam \nios|cpu|R_src1[2]~27 .lut_mask = 64'h40404F4F70707F7F;
defparam \nios|cpu|R_src1[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N22
dffeas \nios|cpu|E_src1[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src1[2]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \nios|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[0]~17 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[0]~17_combout  = (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (\nios|cpu|Add0~101_sumout )) # (\nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios|cpu|Add2~101_sumout )))))

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~101_sumout ),
	.datad(!\nios|cpu|Add2~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[0]~17 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[0]~17 .lut_mask = 64'h084C084C084C084C;
defparam \nios|cpu|F_pc_no_crst_nxt[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \nios|cpu|F_pc[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \nios|cpu|Add0~97 (
// Equation(s):
// \nios|cpu|Add0~97_sumout  = SUM(( \nios|cpu|F_pc [1] ) + ( GND ) + ( \nios|cpu|Add0~102  ))
// \nios|cpu|Add0~98  = CARRY(( \nios|cpu|F_pc [1] ) + ( GND ) + ( \nios|cpu|Add0~102  ))

	.dataa(!\nios|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~97_sumout ),
	.cout(\nios|cpu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~97 .extended_lut = "off";
defparam \nios|cpu|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \nios|cpu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[1]~18 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[1]~18_combout  = (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (\nios|cpu|Add0~97_sumout )) # (\nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios|cpu|Add2~97_sumout )))))

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~97_sumout ),
	.datad(!\nios|cpu|Add2~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[1]~18 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[1]~18 .lut_mask = 64'h084C084C084C084C;
defparam \nios|cpu|F_pc_no_crst_nxt[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \nios|cpu|F_pc[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[2]~19 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[2]~19_combout  = ( \nios|cpu|Add2~1_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~1_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~1_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~1_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[2]~19 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[2]~19 .lut_mask = 64'h0088008844CC44CC;
defparam \nios|cpu|F_pc_no_crst_nxt[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N4
dffeas \nios|cpu|F_pc[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[2]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [40] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [4]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|F_pc [2]),
	.datab(!\nios|cpu|W_alu_result [4]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_001|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [7] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8] & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5] & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [3] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [4]))) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [5]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [3]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [4]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [6]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h4000000000000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1] & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]))) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 64'h0000000000000040;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [0] & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 64'h0303030322222222;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N34
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \nios|cpu|F_iw[0]~11 (
// Equation(s):
// \nios|cpu|F_iw[0]~11_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [0] & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [0] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[0]~11 .extended_lut = "off";
defparam \nios|cpu|F_iw[0]~11 .lut_mask = 64'h000F000F555F555F;
defparam \nios|cpu|F_iw[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \nios|cpu|F_iw[0]~12 (
// Equation(s):
// \nios|cpu|F_iw[0]~12_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|intr_req~combout  & ((\nios|cpu|F_iw[0]~11_combout ) # (\nios|cpu|F_iw[0]~0_combout ))) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout 
//  & ( (!\nios|cpu|intr_req~combout  & \nios|cpu|F_iw[0]~11_combout ) ) )

	.dataa(!\nios|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(!\nios|cpu|F_iw[0]~0_combout ),
	.datad(!\nios|cpu|F_iw[0]~11_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[0]~12 .extended_lut = "off";
defparam \nios|cpu|F_iw[0]~12 .lut_mask = 64'h00AA00AA0AAA0AAA;
defparam \nios|cpu|F_iw[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N4
dffeas \nios|cpu|D_iw[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \nios|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \nios|cpu|D_ctrl_alu_subtract~2_combout  = ( \nios|cpu|D_iw[3]~DUPLICATE_q  & ( (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw [0] & (!\nios|cpu|D_iw [1] $ (\nios|cpu|D_iw [2])))) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000000084008400;
defparam \nios|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \nios|cpu|D_logic_op[0]~1 (
// Equation(s):
// \nios|cpu|D_logic_op[0]~1_combout  = ( \nios|cpu|D_logic_op_raw[0]~1_combout  ) # ( !\nios|cpu|D_logic_op_raw[0]~1_combout  & ( (((\nios|cpu|D_ctrl_alu_force_xor~1_combout  & \nios|cpu|Equal0~0_combout )) # (\nios|cpu|D_ctrl_alu_force_xor~0_combout )) # 
// (\nios|cpu|D_ctrl_alu_subtract~2_combout ) ) )

	.dataa(!\nios|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datab(!\nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datac(!\nios|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datad(!\nios|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \nios|cpu|D_logic_op[0]~1 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \nios|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N49
dffeas \nios|cpu|R_logic_op[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \nios|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \nios|cpu|E_logic_result[2]~25 (
// Equation(s):
// \nios|cpu|E_logic_result[2]~25_combout  = ( \nios|cpu|E_src2 [2] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [2]))) ) ) # ( !\nios|cpu|E_src2 [2] & ( (!\nios|cpu|E_src1 [2] & (!\nios|cpu|R_logic_op [0] & 
// !\nios|cpu|R_logic_op[1]~DUPLICATE_q )) # (\nios|cpu|E_src1 [2] & ((\nios|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src1 [2]),
	.datad(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[2]~25 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[2]~25 .lut_mask = 64'hC00FC00F03FC03FC;
defparam \nios|cpu|E_logic_result[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \nios|cpu|E_alu_result[2]~26 (
// Equation(s):
// \nios|cpu|E_alu_result[2]~26_combout  = ( \nios|cpu|Add2~101_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q ) # ((\nios|cpu|E_logic_result[2]~25_combout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [2])))) ) ) # ( !\nios|cpu|Add2~101_sumout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|E_logic_result[2]~25_combout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [2])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_logic_result[2]~25_combout ),
	.datad(!\nios|cpu|E_shift_rot_result [2]),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[2]~26 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[2]~26 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|E_alu_result[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N40
dffeas \nios|cpu|W_alu_result[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[2]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [38] = ( \nios|cpu|W_alu_result [2] & ( \nios|cpu|F_pc [0] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) ) # ( !\nios|cpu|W_alu_result [2] & ( 
// \nios|cpu|F_pc [0] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) ) # ( \nios|cpu|W_alu_result [2] & ( !\nios|cpu|F_pc [0] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(!\nios|cpu|W_alu_result [2]),
	.dataf(!\nios|cpu|F_pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .lut_mask = 64'h000000FF0F0F0FFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [2] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg 
// [2] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N22
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
//  & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [20]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22])) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [20]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22])) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [20]),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24 .lut_mask = 64'h335500553355FF55;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [19] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [19])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [19] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [19]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [19]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [21]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N40
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [17]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// )) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [17]))) ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [17])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg 
// [17])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [17]),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26 .lut_mask = 64'h0044337788CCBBFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [20] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [18]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [18]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [20] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [18]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [18])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [18]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [18]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N44
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18] & ( 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16]) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18] & ( ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16]))) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [16]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [16]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20 .lut_mask = 64'h50005F0050FF5FFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell_combout  = !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout  = SUM(( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [10] ) + ( VCC ) + ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~6  ))

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h000000000C0CFCFC;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [4]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2 .lut_mask = 64'h00000000C0C00000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5])))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5]))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [5]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3 .lut_mask = 64'h553355335F335F33;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N4
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0] ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5 .lut_mask = 64'h5555454555554545;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6 .lut_mask = 64'h0000000004000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7_combout  = ( \altera_internal_jtag~TDIUTAP  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout  & ( 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q ) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]) ) ) ) # ( !\altera_internal_jtag~TDIUTAP  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q )) ) ) ) # ( \altera_internal_jtag~TDIUTAP  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]))) ) ) ) # ( !\altera_internal_jtag~TDIUTAP  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout )))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1] & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q )))) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7 .lut_mask = 64'h330533F5FF05FFF5;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [0]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [0])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [0]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [1]))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [1])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [1]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2]

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N58
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [2])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [2]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [2]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [2]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~9_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0] ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata 
// [0] ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [0]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h33330F0F33330F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N55
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~0_combout ),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N37
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [24] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [22])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [24] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [22]))))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [22]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [22]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43 .lut_mask = 64'h202A202A757F757F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo 
// [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [23] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [23])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25])))) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [23] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [23])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25])))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [23]),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [24]) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// )) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24] & ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26] & ( 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [24])) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout 
// ) ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24] & ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26] & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [24]))) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24] & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg 
// [24])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [24]),
	.datad(gnd),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [24]),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22 .lut_mask = 64'h04048C8C3737BFBF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25] & (((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1])))) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25] & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1])))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q  & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [25]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata [1]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h00EE00EE0EEE0EEE;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35])) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35]) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [35]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18 .lut_mask = 64'h0505050505AF05AF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout 
// ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34] & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34] & 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17])))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [34]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [17]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h040E040E000F000F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req~combout  = (!\rst_controller|r_early_rst~q ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(!\rst_controller|r_early_rst~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N2
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \nios|cpu|F_iw[15]~30 (
// Equation(s):
// \nios|cpu|F_iw[15]~30_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [15] & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [15] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[15]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[15]~30 .extended_lut = "off";
defparam \nios|cpu|F_iw[15]~30 .lut_mask = 64'h0055005533773377;
defparam \nios|cpu|F_iw[15]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \nios|cpu|F_iw[15]~31 (
// Equation(s):
// \nios|cpu|F_iw[15]~31_combout  = ( \nios|cpu|av_ld_byte1_data_nxt[7]~4_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # ((\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ) # (\nios|cpu|F_iw[15]~30_combout )) ) ) # ( 
// !\nios|cpu|av_ld_byte1_data_nxt[7]~4_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[15]~30_combout ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw[15]~0_combout ),
	.datac(!\nios|cpu|F_iw[15]~30_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[15]~31 .extended_lut = "off";
defparam \nios|cpu|F_iw[15]~31 .lut_mask = 64'hCFCFCFCFCFFFCFFF;
defparam \nios|cpu|F_iw[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \nios|cpu|D_iw[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[15]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \nios|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \nios|cpu|D_iw [16] & ( \nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [14] & ((!\nios|cpu|D_iw [13]) # ((\nios|cpu|D_iw [11] & \nios|cpu|D_iw [15])))) # (\nios|cpu|D_iw [14] & ((!\nios|cpu|D_iw [13] & 
// ((!\nios|cpu|D_iw [15]))) # (\nios|cpu|D_iw [13] & ((\nios|cpu|D_iw [15]) # (\nios|cpu|D_iw [11]))))) ) ) ) # ( !\nios|cpu|D_iw [16] & ( \nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [11] & !\nios|cpu|D_iw [15]))) 
// # (\nios|cpu|D_iw [13] & (((\nios|cpu|D_iw [11])))) ) ) ) # ( \nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [11] & !\nios|cpu|D_iw [15]))) # (\nios|cpu|D_iw [14] & (((!\nios|cpu|D_iw [11] 
// & \nios|cpu|D_iw [15])))) ) ) ) # ( !\nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [15] $ (((\nios|cpu|D_iw [11]) # (\nios|cpu|D_iw [13]))))) # (\nios|cpu|D_iw [14] & (!\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [11] 
// & \nios|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|D_iw [15]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h802E08504303CD9B;
defparam \nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N27
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \nios|cpu|D_dst_regnum[4]~4_combout  = ( \nios|cpu|D_iw [21] & ( (!\nios|cpu|D_ctrl_b_is_dst~0_combout ) # (\nios|cpu|D_iw [26]) ) ) # ( !\nios|cpu|D_iw [21] & ( (\nios|cpu|D_ctrl_b_is_dst~0_combout  & \nios|cpu|D_iw [26]) ) )

	.dataa(!\nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[4]~4 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[4]~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios|cpu|D_dst_regnum[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \nios|cpu|D_dst_regnum[4]~5 (
// Equation(s):
// \nios|cpu|D_dst_regnum[4]~5_combout  = ( \nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[4]~4_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( \nios|cpu|D_dst_regnum[4]~4_combout  ) ) # ( \nios|cpu|Equal0~7_combout  & ( 
// !\nios|cpu|D_dst_regnum[4]~4_combout  ) ) # ( !\nios|cpu|Equal0~7_combout  & ( !\nios|cpu|D_dst_regnum[4]~4_combout  & ( (!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # ((\nios|cpu|Equal0~0_combout  & 
// ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )))) ) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\nios|cpu|Equal0~7_combout ),
	.dataf(!\nios|cpu|D_dst_regnum[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_dst_regnum[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_dst_regnum[4]~5 .extended_lut = "off";
defparam \nios|cpu|D_dst_regnum[4]~5 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \nios|cpu|D_dst_regnum[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N45
cyclonev_lcell_comb \nios|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \nios|cpu|D_wr_dst_reg~0_combout  = ( !\nios|cpu|Equal0~11_combout  & ( (!\nios|cpu|R_src2_use_imm~5_combout  & !\nios|cpu|R_ctrl_br_nxt~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_src2_use_imm~5_combout ),
	.datad(!\nios|cpu|R_ctrl_br_nxt~2_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \nios|cpu|D_wr_dst_reg~0 .lut_mask = 64'hF000F00000000000;
defparam \nios|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \nios|cpu|D_wr_dst_reg (
// Equation(s):
// \nios|cpu|D_wr_dst_reg~combout  = ( \nios|cpu|D_dst_regnum[2]~3_combout  & ( \nios|cpu|D_dst_regnum[3]~7_combout  & ( \nios|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\nios|cpu|D_dst_regnum[2]~3_combout  & ( \nios|cpu|D_dst_regnum[3]~7_combout  & ( 
// \nios|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \nios|cpu|D_dst_regnum[2]~3_combout  & ( !\nios|cpu|D_dst_regnum[3]~7_combout  & ( \nios|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\nios|cpu|D_dst_regnum[2]~3_combout  & ( !\nios|cpu|D_dst_regnum[3]~7_combout  & ( 
// (\nios|cpu|D_wr_dst_reg~0_combout  & (((\nios|cpu|D_dst_regnum[0]~9_combout ) # (\nios|cpu|D_dst_regnum[1]~1_combout )) # (\nios|cpu|D_dst_regnum[4]~5_combout ))) ) ) )

	.dataa(!\nios|cpu|D_dst_regnum[4]~5_combout ),
	.datab(!\nios|cpu|D_wr_dst_reg~0_combout ),
	.datac(!\nios|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\nios|cpu|D_dst_regnum[0]~9_combout ),
	.datae(!\nios|cpu|D_dst_regnum[2]~3_combout ),
	.dataf(!\nios|cpu|D_dst_regnum[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \nios|cpu|D_wr_dst_reg .lut_mask = 64'h1333333333333333;
defparam \nios|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \nios|cpu|R_wr_dst_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \nios|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \nios|cpu|W_rf_wren (
// Equation(s):
// \nios|cpu|W_rf_wren~combout  = ( \rst_controller|r_sync_rst~q  ) # ( !\rst_controller|r_sync_rst~q  & ( (\nios|cpu|R_wr_dst_reg~q  & \nios|cpu|W_valid~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_wr_dst_reg~q ),
	.datad(!\nios|cpu|W_valid~q ),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_rf_wren .extended_lut = "off";
defparam \nios|cpu|W_rf_wren .lut_mask = 64'h000F000FFFFFFFFF;
defparam \nios|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \nios|cpu|d_writedata[8]~feeder (
// Equation(s):
// \nios|cpu|d_writedata[8]~feeder_combout  = \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \nios|cpu|d_writedata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N16
dffeas \nios|cpu|d_writedata[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \nios|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = ( \nios|cpu|d_writedata [8] & ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \nios|cpu|F_iw[11]~22 (
// Equation(s):
// \nios|cpu|F_iw[11]~22_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11])))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11])) # (\onchip|the_altsyncram|auto_generated|q_a [11])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [11]),
	.datac(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[11]~22 .extended_lut = "off";
defparam \nios|cpu|F_iw[11]~22 .lut_mask = 64'h111F111F111F111F;
defparam \nios|cpu|F_iw[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \nios|cpu|F_iw[11]~23 (
// Equation(s):
// \nios|cpu|F_iw[11]~23_combout  = ( \nios|cpu|F_iw[11]~22_combout  ) # ( !\nios|cpu|F_iw[11]~22_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # ((\nios|cpu|av_ld_byte1_data_nxt[3]~0_combout  & \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout )) ) )

	.dataa(!\nios|cpu|av_ld_byte1_data_nxt[3]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datad(!\nios|cpu|D_iw[15]~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[11]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[11]~23 .extended_lut = "off";
defparam \nios|cpu|F_iw[11]~23 .lut_mask = 64'hFF05FF05FFFFFFFF;
defparam \nios|cpu|F_iw[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \nios|cpu|D_iw[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_rot~0_combout  = ( \nios|cpu|D_iw [16] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [12] & !\nios|cpu|D_iw [13])) ) ) ) # ( !\nios|cpu|D_iw [16] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [12] & 
// !\nios|cpu|D_iw [13]) ) ) ) # ( !\nios|cpu|D_iw [16] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [12] & (!\nios|cpu|D_iw [13] & ((!\nios|cpu|D_iw [14]) # (\nios|cpu|D_iw [11])))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [12]),
	.datac(!\nios|cpu|D_iw [11]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h2300000033001100;
defparam \nios|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_rot~1_combout  = ( \nios|cpu|Equal0~0_combout  & ( \nios|cpu|D_ctrl_shift_rot~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|D_ctrl_shift_rot~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \nios|cpu|R_ctrl_shift_rot (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \nios|cpu|E_shift_rot_result[10]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[10]~16_combout ),
	.asdata(\nios|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \nios|cpu|E_alu_result[10]~17 (
// Equation(s):
// \nios|cpu|E_alu_result[10]~17_combout  = ( \nios|cpu|E_shift_rot_result[10]~DUPLICATE_q  & ( ((!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~65_sumout ))) # (\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|E_logic_result[10]~16_combout ))) # 
// (\nios|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\nios|cpu|E_shift_rot_result[10]~DUPLICATE_q  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & ((!\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|Add2~65_sumout ))) # (\nios|cpu|R_ctrl_logic~q  & 
// (\nios|cpu|E_logic_result[10]~16_combout )))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|E_logic_result[10]~16_combout ),
	.datad(!\nios|cpu|Add2~65_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[10]~17 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[10]~17 .lut_mask = 64'h048C048C37BF37BF;
defparam \nios|cpu|E_alu_result[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N32
dffeas \nios|cpu|W_alu_result[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[10]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [46] = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( ((\nios|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\nios|cpu|W_alu_result [10]) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant 
// [0] & ( (\nios|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\nios|cpu|W_alu_result [10]),
	.datab(!\nios|cpu|F_pc [8]),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_001|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35] & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout )) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h0000000005AF05AF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q  & ( 
// ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8] & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8] & (\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q  & (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess~q ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|write~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h002000200F2F0F2F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \nios|cpu|F_iw[12]~24 (
// Equation(s):
// \nios|cpu|F_iw[12]~24_combout  = ( \onchip|the_altsyncram|auto_generated|q_a [12] & ( ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12])) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) ) # ( !\onchip|the_altsyncram|auto_generated|q_a [12] & ( (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datae(gnd),
	.dataf(!\onchip|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[12]~24 .extended_lut = "off";
defparam \nios|cpu|F_iw[12]~24 .lut_mask = 64'h003300330F3F0F3F;
defparam \nios|cpu|F_iw[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \nios|cpu|F_iw[12]~25 (
// Equation(s):
// \nios|cpu|F_iw[12]~25_combout  = ( !\nios|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & \nios|cpu|av_ld_byte1_data_nxt[4]~1_combout )) # (\nios|cpu|F_iw[12]~24_combout ) ) )

	.dataa(!\nios|cpu|F_iw[12]~24_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|av_ld_byte1_data_nxt[4]~1_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[12]~25 .extended_lut = "off";
defparam \nios|cpu|F_iw[12]~25 .lut_mask = 64'h5577557700000000;
defparam \nios|cpu|F_iw[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \nios|cpu|D_iw[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \nios|cpu|D_ctrl_logic~0 (
// Equation(s):
// \nios|cpu|D_ctrl_logic~0_combout  = ( !\nios|cpu|D_iw [11] & ( (\nios|cpu|D_iw [12] & (\nios|cpu|Equal0~0_combout  & (\nios|cpu|D_iw [13] & !\nios|cpu|D_iw [16]))) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(!\nios|cpu|D_iw [13]),
	.datad(!\nios|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_logic~0 .lut_mask = 64'h0100010000000000;
defparam \nios|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \nios|cpu|D_ctrl_logic~1 (
// Equation(s):
// \nios|cpu|D_ctrl_logic~1_combout  = ( \nios|cpu|D_iw[3]~DUPLICATE_q  & ( \nios|cpu|D_iw [0] & ( \nios|cpu|D_ctrl_logic~0_combout  ) ) ) # ( !\nios|cpu|D_iw[3]~DUPLICATE_q  & ( \nios|cpu|D_iw [0] & ( \nios|cpu|D_ctrl_logic~0_combout  ) ) ) # ( 
// \nios|cpu|D_iw[3]~DUPLICATE_q  & ( !\nios|cpu|D_iw [0] & ( ((!\nios|cpu|D_iw [1] & \nios|cpu|D_iw [2])) # (\nios|cpu|D_ctrl_logic~0_combout ) ) ) ) # ( !\nios|cpu|D_iw[3]~DUPLICATE_q  & ( !\nios|cpu|D_iw [0] & ( ((!\nios|cpu|D_iw [1] & 
// (\nios|cpu|D_iw[4]~DUPLICATE_q  & \nios|cpu|D_iw [2]))) # (\nios|cpu|D_ctrl_logic~0_combout ) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_ctrl_logic~0_combout ),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_logic~1 .lut_mask = 64'h0F2F0FAF0F0F0F0F;
defparam \nios|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N49
dffeas \nios|cpu|R_ctrl_logic (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N43
dffeas \nios|cpu|E_shift_rot_result[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[3]~24_combout ),
	.asdata(\nios|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \nios|cpu|E_alu_result[3]~25 (
// Equation(s):
// \nios|cpu|E_alu_result[3]~25_combout  = ( \nios|cpu|E_logic_result[3]~24_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~97_sumout )) # (\nios|cpu|R_ctrl_logic~q ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result 
// [3])))) ) ) # ( !\nios|cpu|E_logic_result[3]~24_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~97_sumout ))) # (\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|E_shift_rot_result [3])))) ) )

	.dataa(!\nios|cpu|R_ctrl_logic~q ),
	.datab(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios|cpu|Add2~97_sumout ),
	.datad(!\nios|cpu|E_shift_rot_result [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[3]~25 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[3]~25 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios|cpu|E_alu_result[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N55
dffeas \nios|cpu|W_alu_result[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[3]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_data [39] = ( \nios|cpu|F_pc [1] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( !\nios|cpu|F_pc [1] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// \nios|cpu|W_alu_result [3]) ) ) ) # ( \nios|cpu|F_pc [1] & ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|W_alu_result [3]) ) ) ) # ( !\nios|cpu|F_pc [1] & ( 
// !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \nios|cpu|W_alu_result [3]) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\nios|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .lut_mask = 64'h030303030303FFFF;
defparam \mm_interconnect_0|cmd_mux_001|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N43
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  = ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2] & ( (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [1]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h00F000F000000000;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0] & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout  & \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1 .lut_mask = 64'h0000000003030303;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder_combout  = \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout 

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N43
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \nios|cpu|F_iw[5]~34 (
// Equation(s):
// \nios|cpu|F_iw[5]~34_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\onchip|the_altsyncram|auto_generated|q_a [5] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\onchip|the_altsyncram|auto_generated|q_a [5] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[5]~34 .extended_lut = "off";
defparam \nios|cpu|F_iw[5]~34 .lut_mask = 64'h000F000F333F333F;
defparam \nios|cpu|F_iw[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \nios|cpu|F_iw[5]~35 (
// Equation(s):
// \nios|cpu|F_iw[5]~35_combout  = ( \mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( ((!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[5]~34_combout )) # (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~5_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[5]~34_combout ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|F_iw[5]~34_combout ),
	.datad(!\nios|cpu|D_iw[15]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[5]~35 .extended_lut = "off";
defparam \nios|cpu|F_iw[5]~35 .lut_mask = 64'hFF0FFF0FFF5FFF5F;
defparam \nios|cpu|F_iw[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N34
dffeas \nios|cpu|D_iw[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[5]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \nios|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \nios|cpu|D_ctrl_hi_imm16~0_combout  = ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( !\nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw [5] & (!\nios|cpu|D_iw [1] & \nios|cpu|D_iw [2])) ) ) ) # ( !\nios|cpu|D_iw[4]~DUPLICATE_q  & ( !\nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw [5] 
// & (\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw [1] & \nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [5]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0010005000000000;
defparam \nios|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \nios|cpu|R_ctrl_hi_imm16 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \nios|cpu|R_src2_hi[10]~4 (
// Equation(s):
// \nios|cpu|R_src2_hi[10]~4_combout  = ( \nios|cpu|R_src2_use_imm~q  & ( \nios|cpu|D_iw [21] & ( (!\nios|cpu|R_ctrl_hi_imm16~q ) # (\nios|cpu|D_iw [16]) ) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( \nios|cpu|D_iw [21] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & 
// ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & (\nios|cpu|D_iw [16])) ) ) ) # ( \nios|cpu|R_src2_use_imm~q  & ( !\nios|cpu|D_iw [21] & ( (\nios|cpu|D_iw [16] & 
// \nios|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\nios|cpu|R_src2_use_imm~q  & ( !\nios|cpu|D_iw [21] & ( (!\nios|cpu|R_ctrl_hi_imm16~q  & ((\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\nios|cpu|R_ctrl_hi_imm16~q  & 
// (\nios|cpu|D_iw [16])) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datad(gnd),
	.datae(!\nios|cpu|R_src2_use_imm~q ),
	.dataf(!\nios|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|R_src2_hi[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|R_src2_hi[10]~4 .extended_lut = "off";
defparam \nios|cpu|R_src2_hi[10]~4 .lut_mask = 64'h1D1D11111D1DDDDD;
defparam \nios|cpu|R_src2_hi[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \nios|cpu|E_src2[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|R_src2_hi[10]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[24]~4 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[24]~4_combout  = ( \nios|cpu|Add0~29_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios|cpu|Add2~29_sumout ))) ) ) # ( !\nios|cpu|Add0~29_sumout  & ( 
// (\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add2~29_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[24]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[24]~4 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[24]~4 .lut_mask = 64'h040404048C8C8C8C;
defparam \nios|cpu|F_pc_no_crst_nxt[24]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \nios|cpu|F_pc[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[24]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[24] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~1_combout  = ( !\nios|cpu|F_pc [18] & ( !\nios|cpu|F_pc [17] & ( (!\nios|cpu|F_pc [24] & (!\nios|cpu|F_pc [25] & (!\nios|cpu|F_pc [22] & !\nios|cpu|F_pc [19]))) ) ) )

	.dataa(!\nios|cpu|F_pc [24]),
	.datab(!\nios|cpu|F_pc [25]),
	.datac(!\nios|cpu|F_pc [22]),
	.datad(!\nios|cpu|F_pc [19]),
	.datae(!\nios|cpu|F_pc [18]),
	.dataf(!\nios|cpu|F_pc [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~1 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|router_001|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal2~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal2~0_combout  = ( \nios|cpu|F_pc [11] & ( \nios|cpu|F_pc [10] & ( \nios|cpu|F_pc [9] ) ) )

	.dataa(!\nios|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc [11]),
	.dataf(!\nios|cpu|F_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal2~0 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal2~0 .lut_mask = 64'h0000000000005555;
defparam \mm_interconnect_0|router_001|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_valid~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \mm_interconnect_0|router_001|Equal2~0_combout  & ( (\mm_interconnect_0|router_001|Equal1~2_combout  & 
// (\mm_interconnect_0|router_001|Equal1~1_combout  & (\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & \mm_interconnect_0|router_001|Equal1~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(!\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datad(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\mm_interconnect_0|router_001|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_valid~0 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|cmd_mux_001|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ( (!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h00000000CFCFCFCF;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  & ( 
// !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h0000FFFF0057FFFF;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N22
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # (\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & ( 
// !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h0000FFFF0507FFFF;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N47
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_mux_001|saved_grant [1])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q )))

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][85]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 64'h4477447744774477;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  = (\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ) # 
// (!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q )))

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .lut_mask = 64'h5544554455445544;
defparam \mm_interconnect_0|rsp_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hC000C00000000000;
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|WideOr1~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|WideOr1~0_combout  ) ) ) # ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ((!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ) # (\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & \mm_interconnect_0|rsp_mux|WideOr1~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0A0A0A0F0F0F0F0F;
defparam \mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \nios|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \nios|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( \nios|cpu|d_read~q  & ( (\mm_interconnect_0|rsp_mux|WideOr1~combout  & !\nios|cpu|av_ld_align_cycle [0]) ) ) # ( !\nios|cpu|d_read~q  & ( !\nios|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\nios|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \nios|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF000F000F00;
defparam \nios|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \nios|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \nios|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \nios|cpu|av_ld_aligning_data_nxt~0_combout  = ( \nios|cpu|D_ctrl_mem16~0_combout  & ( (\nios|cpu|av_ld_align_cycle [1] & (!\nios|cpu|D_iw[4]~DUPLICATE_q  $ (\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q ))) ) ) # ( !\nios|cpu|D_ctrl_mem16~0_combout  & ( 
// (\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \nios|cpu|av_ld_align_cycle [1]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datad(!\nios|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h000F000F00C300C3;
defparam \nios|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \nios|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \nios|cpu|D_ctrl_mem32~0_combout  = ( \nios|cpu|D_iw [2] & ( (\nios|cpu|D_iw [0] & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & \nios|cpu|D_iw[4]~DUPLICATE_q )) ) )

	.dataa(!\nios|cpu|D_iw [0]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0000000004040404;
defparam \nios|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \nios|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \nios|cpu|av_ld_aligning_data_nxt~1_combout  = ( \nios|cpu|av_ld_aligning_data~q  & ( \nios|cpu|d_read~q  & ( !\nios|cpu|av_ld_aligning_data_nxt~0_combout  ) ) ) # ( !\nios|cpu|av_ld_aligning_data~q  & ( \nios|cpu|d_read~q  & ( 
// (!\nios|cpu|D_ctrl_mem32~0_combout  & ((!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) ) ) ) # ( \nios|cpu|av_ld_aligning_data~q  & ( !\nios|cpu|d_read~q  & ( 
// !\nios|cpu|av_ld_aligning_data_nxt~0_combout  ) ) )

	.dataa(!\nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(!\nios|cpu|D_ctrl_mem32~0_combout ),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(!\nios|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \nios|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0000AAAAC0CCAAAA;
defparam \nios|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \nios|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \nios|cpu|E_shift_rot_cnt[0]~feeder_combout  = \nios|cpu|E_src2 [0]

	.dataa(gnd),
	.datab(!\nios|cpu|E_src2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \nios|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \nios|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\nios|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \nios|cpu|E_shift_rot_cnt[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\nios|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \nios|cpu|Add3~3 (
// Equation(s):
// \nios|cpu|Add3~3_combout  = ( \nios|cpu|E_shift_rot_cnt [1] & ( \nios|cpu|E_shift_rot_cnt [0] ) ) # ( !\nios|cpu|E_shift_rot_cnt [1] & ( !\nios|cpu|E_shift_rot_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_cnt [1]),
	.dataf(!\nios|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add3~3 .extended_lut = "off";
defparam \nios|cpu|Add3~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \nios|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \nios|cpu|E_shift_rot_cnt[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|Add3~3_combout ),
	.asdata(\nios|cpu|E_src2 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \nios|cpu|Add3~2 (
// Equation(s):
// \nios|cpu|Add3~2_combout  = ( \nios|cpu|E_shift_rot_cnt [2] & ( \nios|cpu|E_shift_rot_cnt [1] ) ) # ( \nios|cpu|E_shift_rot_cnt [2] & ( !\nios|cpu|E_shift_rot_cnt [1] & ( \nios|cpu|E_shift_rot_cnt [0] ) ) ) # ( !\nios|cpu|E_shift_rot_cnt [2] & ( 
// !\nios|cpu|E_shift_rot_cnt [1] & ( !\nios|cpu|E_shift_rot_cnt [0] ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_cnt [2]),
	.dataf(!\nios|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add3~2 .extended_lut = "off";
defparam \nios|cpu|Add3~2 .lut_mask = 64'hCCCC33330000FFFF;
defparam \nios|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \nios|cpu|E_shift_rot_cnt[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|Add3~2_combout ),
	.asdata(\nios|cpu|E_src2 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \nios|cpu|Add3~1 (
// Equation(s):
// \nios|cpu|Add3~1_combout  = ( \nios|cpu|E_shift_rot_cnt [3] & ( \nios|cpu|E_shift_rot_cnt [1] ) ) # ( \nios|cpu|E_shift_rot_cnt [3] & ( !\nios|cpu|E_shift_rot_cnt [1] & ( (\nios|cpu|E_shift_rot_cnt [2]) # (\nios|cpu|E_shift_rot_cnt [0]) ) ) ) # ( 
// !\nios|cpu|E_shift_rot_cnt [3] & ( !\nios|cpu|E_shift_rot_cnt [1] & ( (!\nios|cpu|E_shift_rot_cnt [0] & !\nios|cpu|E_shift_rot_cnt [2]) ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|E_shift_rot_cnt [0]),
	.datac(!\nios|cpu|E_shift_rot_cnt [2]),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_cnt [3]),
	.dataf(!\nios|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add3~1 .extended_lut = "off";
defparam \nios|cpu|Add3~1 .lut_mask = 64'hC0C03F3F0000FFFF;
defparam \nios|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \nios|cpu|E_shift_rot_cnt[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|Add3~1_combout ),
	.asdata(\nios|cpu|E_src2 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \nios|cpu|E_shift_rot_done~0 (
// Equation(s):
// \nios|cpu|E_shift_rot_done~0_combout  = ( !\nios|cpu|E_shift_rot_cnt [1] & ( (!\nios|cpu|E_shift_rot_cnt [2] & (!\nios|cpu|E_shift_rot_cnt [3] & !\nios|cpu|E_shift_rot_cnt [0])) ) )

	.dataa(!\nios|cpu|E_shift_rot_cnt [2]),
	.datab(!\nios|cpu|E_shift_rot_cnt [3]),
	.datac(!\nios|cpu|E_shift_rot_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_done~0 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_done~0 .lut_mask = 64'h8080808000000000;
defparam \nios|cpu|E_shift_rot_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \nios|cpu|Add3~0 (
// Equation(s):
// \nios|cpu|Add3~0_combout  = ( \nios|cpu|E_shift_rot_done~0_combout  & ( !\nios|cpu|E_shift_rot_cnt [4] ) ) # ( !\nios|cpu|E_shift_rot_done~0_combout  & ( \nios|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add3~0 .extended_lut = "off";
defparam \nios|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \nios|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \nios|cpu|E_shift_rot_cnt[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|Add3~0_combout ),
	.asdata(\nios|cpu|E_src2 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \nios|cpu|E_stall~0 (
// Equation(s):
// \nios|cpu|E_stall~0_combout  = ( \nios|cpu|E_shift_rot_cnt [4] & ( \nios|cpu|R_ctrl_shift_rot~q  & ( ((\nios|cpu|R_ctrl_ld~q  & \nios|cpu|E_new_inst~q )) # (\nios|cpu|E_valid_from_R~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_cnt [4] & ( 
// \nios|cpu|R_ctrl_shift_rot~q  & ( (!\nios|cpu|E_new_inst~q  & (((!\nios|cpu|E_shift_rot_done~0_combout  & \nios|cpu|E_valid_from_R~q )))) # (\nios|cpu|E_new_inst~q  & (((\nios|cpu|E_valid_from_R~q )) # (\nios|cpu|R_ctrl_ld~q ))) ) ) ) # ( 
// \nios|cpu|E_shift_rot_cnt [4] & ( !\nios|cpu|R_ctrl_shift_rot~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|E_new_inst~q ) ) ) ) # ( !\nios|cpu|E_shift_rot_cnt [4] & ( !\nios|cpu|R_ctrl_shift_rot~q  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|E_new_inst~q ) ) ) 
// )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\nios|cpu|E_shift_rot_done~0_combout ),
	.datac(!\nios|cpu|E_new_inst~q ),
	.datad(!\nios|cpu|E_valid_from_R~q ),
	.datae(!\nios|cpu|E_shift_rot_cnt [4]),
	.dataf(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_stall~0 .extended_lut = "off";
defparam \nios|cpu|E_stall~0 .lut_mask = 64'h0505050505CF05FF;
defparam \nios|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \nios|cpu|av_ld_waiting_for_data (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \nios|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \nios|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \nios|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \nios|cpu|av_ld_waiting_for_data~q  & ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\nios|cpu|d_read~q  ) ) ) # ( !\nios|cpu|av_ld_waiting_for_data~q  & ( 
// \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|E_new_inst~q ) ) ) ) # ( \nios|cpu|av_ld_waiting_for_data~q  & ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\nios|cpu|d_read~q ) # 
// (\mm_interconnect_0|rsp_mux|WideOr1~0_combout ) ) ) ) # ( !\nios|cpu|av_ld_waiting_for_data~q  & ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (\nios|cpu|R_ctrl_ld~q  & \nios|cpu|E_new_inst~q ) ) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datac(!\nios|cpu|E_new_inst~q ),
	.datad(!\nios|cpu|d_read~q ),
	.datae(!\nios|cpu|av_ld_waiting_for_data~q ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \nios|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h0505FF330505FF00;
defparam \nios|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \nios|cpu|E_stall~1 (
// Equation(s):
// \nios|cpu|E_stall~1_combout  = ( \nios|cpu|D_ctrl_mem32~0_combout  & ( \nios|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (!\nios|cpu|E_stall~0_combout  & ((!\nios|cpu|E_valid_from_R~q ) # (!\nios|cpu|R_ctrl_ld~q ))) ) ) ) # ( 
// !\nios|cpu|D_ctrl_mem32~0_combout  & ( \nios|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (!\nios|cpu|E_stall~0_combout  & ((!\nios|cpu|E_valid_from_R~q ) # (!\nios|cpu|R_ctrl_ld~q ))) ) ) ) # ( \nios|cpu|D_ctrl_mem32~0_combout  & ( 
// !\nios|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( !\nios|cpu|E_stall~0_combout  ) ) ) # ( !\nios|cpu|D_ctrl_mem32~0_combout  & ( !\nios|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (!\nios|cpu|E_stall~0_combout  & 
// ((!\nios|cpu|av_ld_aligning_data_nxt~1_combout ) # ((!\nios|cpu|E_valid_from_R~q ) # (!\nios|cpu|R_ctrl_ld~q )))) ) ) )

	.dataa(!\nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datab(!\nios|cpu|E_stall~0_combout ),
	.datac(!\nios|cpu|E_valid_from_R~q ),
	.datad(!\nios|cpu|R_ctrl_ld~q ),
	.datae(!\nios|cpu|D_ctrl_mem32~0_combout ),
	.dataf(!\nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_stall~1 .extended_lut = "off";
defparam \nios|cpu|E_stall~1 .lut_mask = 64'hCCC8CCCCCCC0CCC0;
defparam \nios|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \nios|cpu|W_valid~0 (
// Equation(s):
// \nios|cpu|W_valid~0_combout  = ( !\nios|cpu|d_write_nxt~0_combout  & ( \nios|cpu|E_valid_from_R~q  & ( (\nios|cpu|E_stall~1_combout  & ((!\nios|cpu|d_write~DUPLICATE_q ) # ((!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & 
// !\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout )))) ) ) )

	.dataa(!\nios|cpu|E_stall~1_combout ),
	.datab(!\nios|cpu|d_write~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datae(!\nios|cpu|d_write_nxt~0_combout ),
	.dataf(!\nios|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_valid~0 .extended_lut = "off";
defparam \nios|cpu|W_valid~0 .lut_mask = 64'h0000000054440000;
defparam \nios|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \nios|cpu|W_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_valid .is_wysiwyg = "true";
defparam \nios|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \nios|cpu|i_read_nxt~0 (
// Equation(s):
// \nios|cpu|i_read_nxt~0_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( !\nios|cpu|W_valid~q  ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|W_valid~q  & ((\nios|cpu|i_read~q ) # 
// (\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ),
	.datac(!\nios|cpu|W_valid~q ),
	.datad(!\nios|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \nios|cpu|i_read_nxt~0 .lut_mask = 64'h30F030F0F0F0F0F0;
defparam \nios|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N10
dffeas \nios|cpu|i_read (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|i_read .is_wysiwyg = "true";
defparam \nios|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// (!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q  & !\nios|cpu|i_read~q ))) # (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( 
// (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q  & !\nios|cpu|i_read~q )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\nios|cpu|i_read~q ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h4040404040FF40FF;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67]~q  ) ) # ( !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux_001|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|WideOr1~0_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q  & ( (!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q  & 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q  & ((\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))) # (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q  & 
// (((\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q  & \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q  & ( (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q  & 
// \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q  & ( !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q  & ( 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q  & \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datab(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.datac(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|WideOr1~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux_001|WideOr1~0 .lut_mask = 64'h0000003305050537;
defparam \mm_interconnect_0|rsp_mux_001|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \nios|cpu|F_valid~0 (
// Equation(s):
// \nios|cpu|F_valid~0_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & ( (!\nios|cpu|i_read~q  & 
// (((!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & ( (!\nios|cpu|i_read~q  & ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # 
// (\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ))) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( !\mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & ( (\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout  & 
// !\nios|cpu|i_read~q ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & ( !\mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & ( (\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout  & !\nios|cpu|i_read~q ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.datab(!\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\nios|cpu|i_read~q ),
	.datae(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_valid~0 .extended_lut = "off";
defparam \nios|cpu|F_valid~0 .lut_mask = 64'h330033003F003B00;
defparam \nios|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \nios|cpu|D_iw[4]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \nios|cpu|D_ctrl_ld~0 (
// Equation(s):
// \nios|cpu|D_ctrl_ld~0_combout  = ( \nios|cpu|D_iw [0] & ( (\nios|cpu|D_iw [1] & ((!\nios|cpu|D_iw[4]~DUPLICATE_q ) # ((\nios|cpu|D_iw [2] & !\nios|cpu|D_iw[3]~DUPLICATE_q )))) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [1]),
	.datad(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_ld~0 .lut_mask = 64'h000000000F040F04;
defparam \nios|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \nios|cpu|R_ctrl_ld (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \nios|cpu|d_read_nxt (
// Equation(s):
// \nios|cpu|d_read_nxt~combout  = ( \nios|cpu|E_new_inst~q  & ( ((\mm_interconnect_0|rsp_mux|WideOr1~combout  & \nios|cpu|d_read~q )) # (\nios|cpu|R_ctrl_ld~q ) ) ) # ( !\nios|cpu|E_new_inst~q  & ( (\mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// \nios|cpu|d_read~q ) ) )

	.dataa(!\nios|cpu|R_ctrl_ld~q ),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(gnd),
	.datad(!\nios|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|d_read_nxt .extended_lut = "off";
defparam \nios|cpu|d_read_nxt .lut_mask = 64'h0033003355775577;
defparam \nios|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N10
dffeas \nios|cpu|d_read~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  = ( \nios|cpu|d_write~q  & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ((!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # 
// ((\nios|cpu|d_read~DUPLICATE_q  & !\mm_interconnect_0|nios_data_master_translator|read_accepted~q )))) ) ) # ( !\nios|cpu|d_write~q  & ( (\nios|cpu|d_read~DUPLICATE_q  & (!\mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q )) ) )

	.dataa(!\nios|cpu|d_read~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0 .lut_mask = 64'h040404040F040F04;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_valid~1_combout  = ( !\mm_interconnect_0|router|Equal1~4_combout  & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & 
// \mm_interconnect_0|cmd_demux|src4_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_valid~1 .lut_mask = 64'h0005000500000000;
defparam \mm_interconnect_0|cmd_mux_004|src_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout  = ( \mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & ( \mm_interconnect_0|cmd_mux_004|src_valid~1_combout  & ( \mm_interconnect_0|sdram_s1_agent|comb~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & ( \mm_interconnect_0|cmd_mux_004|src_valid~1_combout  & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout  $ (!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ) ) ) ) # ( 
// \mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & ( !\mm_interconnect_0|cmd_mux_004|src_valid~1_combout  & ( \mm_interconnect_0|sdram_s1_agent|comb~0_combout  ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & ( 
// !\mm_interconnect_0|cmd_mux_004|src_valid~1_combout  & ( !\mm_interconnect_0|sdram_s1_agent|comb~0_combout  $ (((!\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ) # 
// (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5 .lut_mask = 64'h01FE00FF33CC00FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N44
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1] ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  
// & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 .lut_mask = 64'h00FF00FF33333333;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N20
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N47
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3] & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N38
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N50
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N51
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N53
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] & ( \mm_interconnect_0|sdram_s1_agent|comb~0_combout  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N34
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N16
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N28
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N28
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N41
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|comb~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|comb~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|comb~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|comb~0 .lut_mask = 64'h0033003300FF00FF;
defparam \mm_interconnect_0|sdram_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|comb~0_combout  & (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6])) # 
// (\mm_interconnect_0|sdram_s1_agent|comb~0_combout  & ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]))) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|comb~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 .lut_mask = 64'h00AA00AA0A5F0A5F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N34
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67]~q  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h3333333300FF00FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N44
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N53
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N2
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N28
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N4
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N16
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N2
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|src_data [67]

	.dataa(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder .lut_mask = 64'h5555555555555555;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|src_data [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [67] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [67] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [67] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|src_data [67]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q  & ( \mm_interconnect_0|cmd_mux_004|src_data [67] ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q  & ( 
// \mm_interconnect_0|cmd_mux_004|src_data [67] & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q  & ( !\mm_interconnect_0|cmd_mux_004|src_data [67] & ( 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49]~q ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h00003333CCCCFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N16
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N1
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N34
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N5
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N15
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_004|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  = (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~q  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~q )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_004|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  = ( \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  & 
// (!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \mm_interconnect_0|sdram_s1_agent|rp_valid~combout )) ) ) # ( !\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \mm_interconnect_0|sdram_s1_agent|rp_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .lut_mask = 64'h0C0C08080C0C0808;
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout  = ( \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( 
// !\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  ) ) ) # ( !\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & ( \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ((\leds|always0~0_combout ) # (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ))) ) ) ) # ( \mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & ( 
// !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( (!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ) # (\mm_interconnect_0|cmd_demux|WideOr0~3_combout ) ) ) ) # ( 
// !\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q  & ( !\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout  & ( (!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (((\leds|always0~0_combout )) # 
// (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ))) # (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|cmd_demux|WideOr0~3_combout  & ((\leds|always0~0_combout ) # 
// (\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout )))) ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(!\leds|always0~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datae(!\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.dataf(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .lut_mask = 64'h2A3FAAFF2A2AAAAA;
defparam \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \mm_interconnect_0|nios_data_master_translator|end_begintransfer (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  = ( !\nios|cpu|d_read~DUPLICATE_q  & ( ((!\nios|cpu|d_write~q ) # ((!\mm_interconnect_0|nios_data_master_translator|write_accepted~q  & 
// ((!\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ) # (!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ))))) ) ) # ( \nios|cpu|d_read~DUPLICATE_q  & ( ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// (\mm_interconnect_0|rsp_mux|WideOr1~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datae(!\nios|cpu|d_read~DUPLICATE_q ),
	.dataf(!\nios|cpu|d_write~q ),
	.datag(!\mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 .extended_lut = "on";
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 .lut_mask = 64'hFFFF0C0CAAA00C0C;
defparam \mm_interconnect_0|nios_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~6 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~6_combout  = ( \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\mm_interconnect_0|cmd_demux|WideOr0~5_combout  & ((!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ) # 
// (\mm_interconnect_0|cmd_demux|WideOr0~4_combout ))) ) ) # ( !\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\mm_interconnect_0|cmd_demux|WideOr0~5_combout  & 
// (!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout  & ((!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ) # (\mm_interconnect_0|cmd_demux|WideOr0~4_combout )))) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datab(!\mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~6 .lut_mask = 64'h80888088A0AAA0AA;
defparam \mm_interconnect_0|cmd_demux|WideOr0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|nios_data_master_translator|write_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout  = ( \mm_interconnect_0|cmd_demux|WideOr0~6_combout  & ( (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & 
// \mm_interconnect_0|nios_data_master_translator|write_accepted~q ) ) ) # ( !\mm_interconnect_0|cmd_demux|WideOr0~6_combout  & ( (\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout  & 
// (((\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \nios|cpu|d_write~q )) # (\mm_interconnect_0|nios_data_master_translator|write_accepted~q ))) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|nios_data_master_translator|av_waitrequest~2_combout ),
	.datac(!\nios|cpu|d_write~q ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_data_master_translator|write_accepted~0 .lut_mask = 64'h0133013300330033;
defparam \mm_interconnect_0|nios_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \mm_interconnect_0|nios_data_master_translator|write_accepted (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \leds|always0~0 (
// Equation(s):
// \leds|always0~0_combout  = ( \nios|cpu|d_write~q  & ( !\mm_interconnect_0|nios_data_master_translator|write_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\leds|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \leds|always0~0 .extended_lut = "off";
defparam \leds|always0~0 .lut_mask = 64'h00000000FF00FF00;
defparam \leds|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \onchip|wren~0 (
// Equation(s):
// \onchip|wren~0_combout  = ( \mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( (!\leds|always0~0_combout ) # ((!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) # (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1])) ) ) # ( 
// !\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( (!\leds|always0~0_combout ) # ((!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ) # ((!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ) # 
// (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\leds|always0~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip|wren~0 .extended_lut = "off";
defparam \onchip|wren~0 .lut_mask = 64'hFFEFFFEFEFEFEFEF;
defparam \onchip|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \nios|cpu|F_iw[21]~48 (
// Equation(s):
// \nios|cpu|F_iw[21]~48_combout  = ( \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( ((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # 
// (\onchip|the_altsyncram|auto_generated|q_a [21]) ) ) # ( !\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) )

	.dataa(!\onchip|the_altsyncram|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[21]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[21]~48 .extended_lut = "off";
defparam \nios|cpu|F_iw[21]~48 .lut_mask = 64'h000F000F555F555F;
defparam \nios|cpu|F_iw[21]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \nios|cpu|F_iw[21]~49 (
// Equation(s):
// \nios|cpu|F_iw[21]~49_combout  = ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( ((!\nios|cpu|D_iw[15]~0_combout ) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5])) # (\nios|cpu|F_iw[21]~48_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[21]~48_combout ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_iw[21]~48_combout ),
	.datac(!\nios|cpu|D_iw[15]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [5]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[21]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[21]~49 .extended_lut = "off";
defparam \nios|cpu|F_iw[21]~49 .lut_mask = 64'hF3F3F3F3F3FFF3FF;
defparam \nios|cpu|F_iw[21]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \nios|cpu|D_iw[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[21]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \nios|cpu|E_src2[15]~feeder (
// Equation(s):
// \nios|cpu|E_src2[15]~feeder_combout  = \nios|cpu|D_iw [21]

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \nios|cpu|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \nios|cpu|E_src2[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_src2[15]~feeder_combout ),
	.asdata(\nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_src2[5]~0_combout ),
	.sload(!\nios|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \nios|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[13]~13 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[13]~13_combout  = (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios|cpu|Add0~13_sumout ))) # (\nios|cpu|F_pc_sel_nxt.10~1_combout  & (\nios|cpu|Add2~13_sumout ))))

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add2~13_sumout ),
	.datad(!\nios|cpu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[13]~13 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[13]~13 .lut_mask = 64'h048C048C048C048C;
defparam \nios|cpu|F_pc_no_crst_nxt[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \nios|cpu|F_pc[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[14]~12 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[14]~12_combout  = ( \nios|cpu|Add2~41_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~41_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~41_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~41_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[14]~12 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[14]~12 .lut_mask = 64'h0088008844CC44CC;
defparam \nios|cpu|F_pc_no_crst_nxt[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N22
dffeas \nios|cpu|F_pc[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~2 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~2_combout  = ( !\nios|cpu|F_pc [16] & ( !\nios|cpu|F_pc [21] & ( (!\nios|cpu|F_pc [14] & (!\nios|cpu|F_pc [20] & (!\nios|cpu|F_pc [15] & !\nios|cpu|F_pc [13]))) ) ) )

	.dataa(!\nios|cpu|F_pc [14]),
	.datab(!\nios|cpu|F_pc [20]),
	.datac(!\nios|cpu|F_pc [15]),
	.datad(!\nios|cpu|F_pc [13]),
	.datae(!\nios|cpu|F_pc [16]),
	.dataf(!\nios|cpu|F_pc [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~2 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|router_001|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_valid~0_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [1] & ( \mm_interconnect_0|router_001|Equal1~3_combout  & ( (\mm_interconnect_0|router_001|Equal1~2_combout  & 
// (\mm_interconnect_0|router_001|Equal1~1_combout  & (\mm_interconnect_0|router_001|Equal1~0_combout  & \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.dataf(!\mm_interconnect_0|router_001|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|cmd_mux_002|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & 
// (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout  & ((\mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # (\mm_interconnect_0|cmd_mux_002|src_valid~0_combout )))) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ( 
// (\mm_interconnect_0|cmd_mux_002|src_valid~0_combout  & (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0005000500070007;
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q  & ( (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][85]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 64'h0000000000330033;
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \nios|cpu|F_iw[13]~26 (
// Equation(s):
// \nios|cpu|F_iw[13]~26_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [13])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [13]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[13]~26 .extended_lut = "off";
defparam \nios|cpu|F_iw[13]~26 .lut_mask = 64'h0505050537373737;
defparam \nios|cpu|F_iw[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \nios|cpu|F_iw[13]~27 (
// Equation(s):
// \nios|cpu|F_iw[13]~27_combout  = ( \nios|cpu|av_ld_byte1_data_nxt[5]~2_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  ) ) # ( !\nios|cpu|av_ld_byte1_data_nxt[5]~2_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( 
// (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[13]~26_combout ) ) ) ) # ( \nios|cpu|av_ld_byte1_data_nxt[5]~2_combout  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[13]~26_combout ) 
// ) ) ) # ( !\nios|cpu|av_ld_byte1_data_nxt[5]~2_combout  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[13]~26_combout ) ) ) )

	.dataa(!\nios|cpu|F_iw[13]~26_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[15]~0_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|av_ld_byte1_data_nxt[5]~2_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[13]~27 .extended_lut = "off";
defparam \nios|cpu|F_iw[13]~27 .lut_mask = 64'hF5F5F5F5F5F5FFFF;
defparam \nios|cpu|F_iw[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \nios|cpu|D_iw[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[13]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_rot_right~0_combout  = ( \nios|cpu|D_iw [16] & ( (\nios|cpu|D_iw [12] & \nios|cpu|D_iw [15]) ) ) # ( !\nios|cpu|D_iw [16] & ( (\nios|cpu|D_iw [12] & ((\nios|cpu|D_iw [11]) # (\nios|cpu|D_iw [15]))) ) )

	.dataa(!\nios|cpu|D_iw [12]),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0555055505050505;
defparam \nios|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \nios|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \nios|cpu|D_ctrl_shift_rot_right~1_combout  = ( \nios|cpu|D_ctrl_shift_rot_right~0_combout  & ( (\nios|cpu|Equal0~0_combout  & (\nios|cpu|D_iw [14] & !\nios|cpu|D_iw [13])) ) )

	.dataa(!\nios|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000005000500;
defparam \nios|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N37
dffeas \nios|cpu|R_ctrl_shift_rot_right (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[16]~10 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[16]~10_combout  = ( \nios|cpu|E_shift_rot_result [15] & ( (!\nios|cpu|R_ctrl_shift_rot_right~q ) # (\nios|cpu|E_shift_rot_result [17]) ) ) # ( !\nios|cpu|E_shift_rot_result [15] & ( (\nios|cpu|R_ctrl_shift_rot_right~q  & 
// \nios|cpu|E_shift_rot_result [17]) ) )

	.dataa(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_shift_rot_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[16]~10 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[16]~10 .lut_mask = 64'h11111111BBBBBBBB;
defparam \nios|cpu|E_shift_rot_result_nxt[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \nios|cpu|E_shift_rot_result[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[16]~10_combout ),
	.asdata(\nios|cpu|E_src1 [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \nios|cpu|E_shift_rot_result_nxt[15]~3 (
// Equation(s):
// \nios|cpu|E_shift_rot_result_nxt[15]~3_combout  = ( \nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [16] ) ) # ( !\nios|cpu|R_ctrl_shift_rot_right~q  & ( \nios|cpu|E_shift_rot_result [14] ) )

	.dataa(!\nios|cpu|E_shift_rot_result [16]),
	.datab(!\nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result_nxt[15]~3 .extended_lut = "off";
defparam \nios|cpu|E_shift_rot_result_nxt[15]~3 .lut_mask = 64'h3333333355555555;
defparam \nios|cpu|E_shift_rot_result_nxt[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \nios|cpu|E_shift_rot_result[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_shift_rot_result_nxt[15]~3_combout ),
	.asdata(\nios|cpu|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \nios|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \nios|cpu|E_logic_result[15]~3 (
// Equation(s):
// \nios|cpu|E_logic_result[15]~3_combout  = ( \nios|cpu|E_src2 [15] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src1 [15]))) ) ) # ( !\nios|cpu|E_src2 [15] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src1 [15])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src1 [15]))) ) )

	.dataa(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\nios|cpu|R_logic_op [0]),
	.datac(!\nios|cpu|E_src1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[15]~3 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[15]~3 .lut_mask = 64'h8585858556565656;
defparam \nios|cpu|E_logic_result[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \nios|cpu|E_alu_result[15]~4 (
// Equation(s):
// \nios|cpu|E_alu_result[15]~4_combout  = ( \nios|cpu|E_logic_result[15]~3_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((\nios|cpu|Add2~13_sumout ) # (\nios|cpu|R_ctrl_logic~q )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_shift_rot_result [15])) 
// ) ) # ( !\nios|cpu|E_logic_result[15]~3_combout  & ( (!\nios|cpu|R_ctrl_shift_rot~q  & (((!\nios|cpu|R_ctrl_logic~q  & \nios|cpu|Add2~13_sumout )))) # (\nios|cpu|R_ctrl_shift_rot~q  & (\nios|cpu|E_shift_rot_result [15])) ) )

	.dataa(!\nios|cpu|E_shift_rot_result [15]),
	.datab(!\nios|cpu|R_ctrl_logic~q ),
	.datac(!\nios|cpu|Add2~13_sumout ),
	.datad(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|E_logic_result[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[15]~4 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[15]~4 .lut_mask = 64'h0C550C553F553F55;
defparam \nios|cpu|E_alu_result[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \nios|cpu|W_alu_result[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[15]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~0_combout  = ( !\nios|cpu|W_alu_result [14] & ( !\nios|cpu|W_alu_result [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~0_combout  = (\nios|cpu|W_alu_result [11] & !\nios|cpu|W_alu_result [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [11]),
	.datad(!\nios|cpu|W_alu_result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h0F000F000F000F00;
defparam \mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src1_valid~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & ( \mm_interconnect_0|router|Equal2~0_combout  & ( (\mm_interconnect_0|router|Equal1~2_combout  & 
// (\mm_interconnect_0|router|Equal1~0_combout  & (\mm_interconnect_0|router|Equal1~1_combout  & \nios|cpu|W_alu_result [13]))) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\nios|cpu|W_alu_result [13]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|cmd_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_001|saved_grant [0] & \mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// \mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout ) # 
// (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout )))) ) ) ) # ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( ((!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_001|saved_grant [0]) # (!\mm_interconnect_0|cmd_demux|src1_valid~0_combout )))) # (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_mux_001|saved_grant [0] & (((!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout )))) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// (((!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & !\mm_interconnect_0|cmd_demux|src1_valid~0_combout )) # (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 64'hCDC5DDD501051115;
defparam \mm_interconnect_0|cmd_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N20
dffeas \mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_001|saved_grant [1] & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )) # (\mm_interconnect_0|cmd_demux|src1_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) # (\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & 
// (((\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  
// & (((\mm_interconnect_0|cmd_demux|src1_valid~0_combout )))) # (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) ) ) 
// )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'h33AF038F00050307;
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N32
dffeas \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N52
dffeas \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_demux|src1_valid~0_combout  & ( (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # ((!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1])) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datad(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .lut_mask = 64'h00000000F0FAF0FA;
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N2
dffeas \mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = ( \nios|cpu|d_writedata [3] & ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE_q  ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h00FF00FF33333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N20
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \nios|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \nios|cpu|wait_for_one_post_bret_inst~0_combout  = ( \nios|cpu|F_valid~0_combout  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q  & \nios|cpu|hbreak_enabled~q ) ) ) # ( 
// !\nios|cpu|F_valid~0_combout  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\nios|cpu|wait_for_one_post_bret_inst~q ) # (\nios|cpu|hbreak_enabled~q ))) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(!\nios|cpu|hbreak_enabled~q ),
	.datac(gnd),
	.datad(!\nios|cpu|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|F_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \nios|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 64'h1155115511111111;
defparam \nios|cpu|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \nios|cpu|wait_for_one_post_bret_inst (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \nios|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \nios|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \nios|cpu|hbreak_pending_nxt~0_combout  = ( \nios|cpu|hbreak_req~0_combout  & ( (!\nios|cpu|hbreak_enabled~q ) # (!\nios|cpu|hbreak_pending~q ) ) ) # ( !\nios|cpu|hbreak_req~0_combout  & ( (!\nios|cpu|hbreak_enabled~q  & \nios|cpu|hbreak_pending~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|hbreak_enabled~q ),
	.datad(!\nios|cpu|hbreak_pending~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|hbreak_pending_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|hbreak_pending_nxt~0 .extended_lut = "off";
defparam \nios|cpu|hbreak_pending_nxt~0 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \nios|cpu|hbreak_pending_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \nios|cpu|hbreak_pending (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \nios|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18] & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19] ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18] & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q ) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [19]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N34
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q  & ( ((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]) # 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21])) ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q  & ( 
// (!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])))) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20])) # 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]))) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q  & ( (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21] & 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [20]),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q ),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h0055CCF53355FFF5;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N8
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \nios|cpu|hbreak_req~0 (
// Equation(s):
// \nios|cpu|hbreak_req~0_combout  = ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( (!\nios|cpu|hbreak_enabled~q  & ((!\nios|cpu|wait_for_one_post_bret_inst~q ) # (\nios|cpu|W_valid~q ))) ) ) # ( 
// !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q  & ( (\nios|cpu|hbreak_pending~q  & (!\nios|cpu|hbreak_enabled~q  & ((!\nios|cpu|wait_for_one_post_bret_inst~q ) # (\nios|cpu|W_valid~q )))) ) )

	.dataa(!\nios|cpu|wait_for_one_post_bret_inst~q ),
	.datab(!\nios|cpu|hbreak_pending~q ),
	.datac(!\nios|cpu|W_valid~q ),
	.datad(!\nios|cpu|hbreak_enabled~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|hbreak_req~0 .extended_lut = "off";
defparam \nios|cpu|hbreak_req~0 .lut_mask = 64'h23002300AF00AF00;
defparam \nios|cpu|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \nios|cpu|D_iw[15]~0 (
// Equation(s):
// \nios|cpu|D_iw[15]~0_combout  = ( !\nios|cpu|intr_req~combout  & ( !\nios|cpu|hbreak_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_iw[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_iw[15]~0 .extended_lut = "off";
defparam \nios|cpu|D_iw[15]~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \nios|cpu|D_iw[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \nios|cpu|F_iw[16]~32 (
// Equation(s):
// \nios|cpu|F_iw[16]~32_combout  = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # 
// (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )) # (\onchip|the_altsyncram|auto_generated|q_a [16])))

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\onchip|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[16]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[16]~32 .extended_lut = "off";
defparam \nios|cpu|F_iw[16]~32 .lut_mask = 64'h111F111F111F111F;
defparam \nios|cpu|F_iw[16]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \nios|cpu|F_iw[16]~33 (
// Equation(s):
// \nios|cpu|F_iw[16]~33_combout  = ( \mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # ((\nios|cpu|F_iw[16]~32_combout ) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0])) ) ) # ( 
// !\mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[16]~32_combout ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw[15]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [0]),
	.datad(!\nios|cpu|F_iw[16]~32_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[16]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[16]~33 .extended_lut = "off";
defparam \nios|cpu|F_iw[16]~33 .lut_mask = 64'hCCFFCCFFCFFFCFFF;
defparam \nios|cpu|F_iw[16]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N4
dffeas \nios|cpu|D_iw[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_exception~1 (
// Equation(s):
// \nios|cpu|D_ctrl_exception~1_combout  = ( \nios|cpu|D_iw [14] & ( \nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & (!\nios|cpu|D_iw [12] & \nios|cpu|D_iw [11]))) ) ) ) # ( \nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [15] & ( 
// (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & !\nios|cpu|D_iw [12])) ) ) ) # ( !\nios|cpu|D_iw [14] & ( !\nios|cpu|D_iw [15] & ( (\nios|cpu|D_iw [16] & (\nios|cpu|D_iw [13] & ((!\nios|cpu|D_iw [12]) # (\nios|cpu|D_iw [11])))) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [12]),
	.datad(!\nios|cpu|D_iw [11]),
	.datae(!\nios|cpu|D_iw [14]),
	.dataf(!\nios|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_exception~1 .lut_mask = 64'h1011101000000010;
defparam \nios|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \nios|cpu|D_ctrl_exception~0 (
// Equation(s):
// \nios|cpu|D_ctrl_exception~0_combout  = ( \nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ( (\nios|cpu|Equal0~0_combout  & ((\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ) # (\nios|cpu|D_ctrl_exception~1_combout ))) ) ) # ( 
// !\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  )

	.dataa(!\nios|cpu|D_ctrl_exception~1_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|Equal0~0_combout ),
	.datad(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_exception~0 .lut_mask = 64'hFFFFFFFF050F050F;
defparam \nios|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \nios|cpu|R_ctrl_exception (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_exception~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \nios|cpu|F_pc_sel_nxt.01~0 (
// Equation(s):
// \nios|cpu|F_pc_sel_nxt.01~0_combout  = ( \nios|cpu|R_ctrl_break~q  & ( !\nios|cpu|R_ctrl_exception~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_sel_nxt.01~0 .extended_lut = "off";
defparam \nios|cpu|F_pc_sel_nxt.01~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \nios|cpu|F_pc_sel_nxt.01~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[21]~9 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[21]~9_combout  = ( \nios|cpu|Add2~17_sumout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios|cpu|Add0~17_sumout ) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( !\nios|cpu|Add2~17_sumout  & ( 
// (!\nios|cpu|F_pc_sel_nxt.10~1_combout  & (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add0~17_sumout )) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[21]~9 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[21]~9 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios|cpu|F_pc_no_crst_nxt[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N52
dffeas \nios|cpu|F_pc[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[21] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \nios|cpu|Add0~37 (
// Equation(s):
// \nios|cpu|Add0~37_sumout  = SUM(( \nios|cpu|F_pc [22] ) + ( GND ) + ( \nios|cpu|Add0~18  ))
// \nios|cpu|Add0~38  = CARRY(( \nios|cpu|F_pc [22] ) + ( GND ) + ( \nios|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios|cpu|Add0~37_sumout ),
	.cout(\nios|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Add0~37 .extended_lut = "off";
defparam \nios|cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[22]~3 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[22]~3_combout  = ( \nios|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\nios|cpu|F_pc_sel_nxt.01~0_combout  & \nios|cpu|Add2~37_sumout ) ) ) # ( !\nios|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios|cpu|Add0~37_sumout  & 
// !\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\nios|cpu|Add0~37_sumout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(!\nios|cpu|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[22]~3 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[22]~3 .lut_mask = 64'h444444440C0C0C0C;
defparam \nios|cpu|F_pc_no_crst_nxt[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N55
dffeas \nios|cpu|F_pc[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[22]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[22] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[23]~1 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[23]~1_combout  = ( \nios|cpu|Add2~33_sumout  & ( \nios|cpu|F_pc_sel_nxt.10~1_combout  & ( !\nios|cpu|F_pc_sel_nxt.01~0_combout  ) ) ) # ( \nios|cpu|Add2~33_sumout  & ( !\nios|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (\nios|cpu|Add0~33_sumout  & !\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( !\nios|cpu|Add2~33_sumout  & ( !\nios|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios|cpu|Add0~33_sumout  & !\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|Add0~33_sumout ),
	.datad(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(!\nios|cpu|Add2~33_sumout ),
	.dataf(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[23]~1 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[23]~1 .lut_mask = 64'h0F000F000000FF00;
defparam \nios|cpu|F_pc_no_crst_nxt[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \nios|cpu|F_pc[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[23]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[23] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~0_combout  = ( !\nios|cpu|F_pc [12] & ( !\nios|cpu|F_pc [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \mm_interconnect_0|router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \mm_interconnect_0|router_001|Equal1~3_combout  & ( (\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (\mm_interconnect_0|router_001|Equal1~0_combout  & 
// (\mm_interconnect_0|router_001|Equal1~1_combout  & \mm_interconnect_0|router_001|Equal1~2_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router_001|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h0000000000010001;
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N28
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]) # ((!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 64'h00000000AAFAAAFA;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_002|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = ( \mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & 
// ((!\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )))) # 
// (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( !\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( 
// \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( (!\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( \mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( 
// (!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & ((!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))) # (\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & 
// (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( !\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ( !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( !\mm_interconnect_0|cmd_mux_002|packet_in_progress~q 
//  ) ) )

	.dataa(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datae(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 64'hFF00DD11F505D515;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h3333333300000000;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( (!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) )

	.dataa(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) # ( 
// !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) # ( \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( 
// !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout  & (((\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q  & \mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_002|src_valid~0_combout ),
	.datae(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h00000133FFFFFFFF;
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N22
dffeas \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  = ( !\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & ( \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h3333333300000000;
defparam \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N47
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & 
// (((\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\mm_interconnect_0|cmd_demux|src2_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout  & (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \mm_interconnect_0|cmd_mux_002|saved_grant [1])) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )))) # (\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( !\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_002|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// (((\mm_interconnect_0|cmd_demux|src2_valid~0_combout )))) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (((!\mm_interconnect_0|cmd_mux_002|saved_grant [1])) # (\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ))) ) ) 
// )

	.dataa(!\mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 64'h31FD315501010155;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N26
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( ((!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0] & !\mm_interconnect_0|cmd_demux|src2_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 64'h000000008F8F8F8F;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal2~1 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal2~1_combout  = ( \mm_interconnect_0|router_001|Equal2~0_combout  & ( (\mm_interconnect_0|router_001|Equal1~2_combout  & (\mm_interconnect_0|router_001|Equal1~0_combout  & \mm_interconnect_0|router_001|Equal1~1_combout )) 
// ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router_001|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal2~1 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal2~1 .lut_mask = 64'h0000000000110011;
defparam \mm_interconnect_0|router_001|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~4 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~4_combout  = ( \mm_interconnect_0|router_001|Equal1~3_combout  & ( (\mm_interconnect_0|router_001|Equal1~2_combout  & (\mm_interconnect_0|router_001|Equal1~0_combout  & \mm_interconnect_0|router_001|Equal1~1_combout )) 
// ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router_001|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~4 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~4 .lut_mask = 64'h0000000000110011;
defparam \mm_interconnect_0|router_001|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  = ( !\mm_interconnect_0|router_001|Equal2~1_combout  & ( (!\mm_interconnect_0|router_001|Equal1~4_combout  & (((\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  & 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1]))))) # (\mm_interconnect_0|router_001|Equal1~4_combout  & (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (((!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]))))) ) ) # ( 
// \mm_interconnect_0|router_001|Equal2~1_combout  & ( (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|router_001|Equal1~4_combout ))) # 
// (\mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ),
	.datac(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.datad(!\mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|router_001|Equal2~1_combout ),
	.dataf(!\mm_interconnect_0|router_001|Equal1~4_combout ),
	.datag(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .extended_lut = "on";
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .lut_mask = 64'h03030F0F55005F0F;
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \mm_interconnect_0|nios_instruction_master_translator|read_accepted (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  = ( \mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( 
// !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout  ) ) ) # ( !\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( 
// (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  & (!\nios|cpu|i_read~q  & !\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ))) ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.datac(!\nios|cpu|i_read~q ),
	.datad(!\mm_interconnect_0|rsp_mux_001|WideOr1~0_combout ),
	.datae(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .lut_mask = 64'h1000FF0000000000;
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[67] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [67] = ( \nios|cpu|d_read~DUPLICATE_q  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// (!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q  & (!\nios|cpu|i_read~q ))) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ) # 
// ((!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q  & !\nios|cpu|i_read~q )))) ) ) ) # ( !\nios|cpu|d_read~DUPLICATE_q  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( 
// (!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q  & !\nios|cpu|i_read~q ) ) ) ) # ( \nios|cpu|d_read~DUPLICATE_q  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// !\mm_interconnect_0|nios_data_master_translator|read_accepted~q ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\nios|cpu|i_read~q ),
	.datad(!\mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datae(!\nios|cpu|d_read~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[67] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[67] .lut_mask = 64'h00005500C0C0D5C0;
defparam \mm_interconnect_0|cmd_mux_004|src_data[67] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [67] & ( (!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & \mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0 .lut_mask = 64'h0000000022222222;
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout  = ( \mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout  & (((\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]))) ) ) # ( !\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ( (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1 .lut_mask = 64'h00110011001F001F;
defparam \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder_combout  = \mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|rf_source_data[86]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N40
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & ( 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ))) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & ( 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q  & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ) # ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q )))) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 .lut_mask = 64'h0000FFFF00FEFF01;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] 
// & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] $ (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])))) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] $ (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1])))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 .lut_mask = 64'h8148814824122412;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q  & 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0_combout  & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] $ (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0])))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 .lut_mask = 64'h0000000000120012;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout  & 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout  & ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q )))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout  & 
// (((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q )))) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout  & ( 
// ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout  & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q )) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 .lut_mask = 64'h0FAF0FAF0CAF0CAF;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q  & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout  ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] $ 
// (((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0])))) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] $ (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 .lut_mask = 64'h6666666666656665;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [4])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~3_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) 
// # (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [4]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [4]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [4]),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~3 .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \nios|cpu|F_iw[4]~15 (
// Equation(s):
// \nios|cpu|F_iw[4]~15_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [4])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [4]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[4]~15 .extended_lut = "off";
defparam \nios|cpu|F_iw[4]~15 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios|cpu|F_iw[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \nios|cpu|F_iw[4]~16 (
// Equation(s):
// \nios|cpu|F_iw[4]~16_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( ((!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[4]~15_combout )) # (\mm_interconnect_0|rsp_mux|src_data[4]~3_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[4]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[4]~3_combout ),
	.datac(!\nios|cpu|F_iw[4]~15_combout ),
	.datad(!\nios|cpu|D_iw[15]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[4]~16 .extended_lut = "off";
defparam \nios|cpu|F_iw[4]~16 .lut_mask = 64'hFF0FFF0FFF3FFF3F;
defparam \nios|cpu|F_iw[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N32
dffeas \nios|cpu|D_iw[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \nios|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \nios|cpu|D_ctrl_mem16~1_combout  = (!\nios|cpu|D_iw [4] & \nios|cpu|D_ctrl_mem16~0_combout )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw [4]),
	.datac(!\nios|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_mem16~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \nios|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \nios|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \nios|cpu|E_mem_byte_en[3]~3_combout  = ( \nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem8~1_combout  $ (!\nios|cpu|D_ctrl_mem16~1_combout )) # (\nios|cpu|Add2~105_sumout ) ) ) # ( !\nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & 
// (\nios|cpu|D_ctrl_mem16~1_combout )) # (\nios|cpu|D_ctrl_mem8~1_combout  & ((!\nios|cpu|D_ctrl_mem16~1_combout ) # (\nios|cpu|Add2~105_sumout ))) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \nios|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h6677667766FF66FF;
defparam \nios|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N52
dffeas \nios|cpu|d_byteenable[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \nios|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [35] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios|cpu|d_byteenable [3]) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios|cpu|d_byteenable [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .lut_mask = 64'h555555555F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used 
// [7] & ( ((!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ) # (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q )) # (\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0 .lut_mask = 64'hFDFDFDFDF0F0F0F0;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N2
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [35]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|cp_ready~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1] & ( \sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q )) # (\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1] & ( \sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout 
//  & ( ((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|cmd_mux_004|saved_grant [1]))) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]))) # 
// (\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready~0 .lut_mask = 64'h0000000057DF77FF;
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used 
// [1])))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h3303330333033303;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout  ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout  ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout  & ((\mm_interconnect_0|cmd_demux|src4_valid~1_combout ) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout  & ( (!\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout  & (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|cp_ready~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0202020AFFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N37
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  & ( 
// !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  ) ) # ( 
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q  & ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready .lut_mask = 64'hFFFFFFFFFFFFF0F0;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [3])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~4_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) 
// # (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [3]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [3]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [3]),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~4 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~4 .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \nios|cpu|F_iw[3]~17 (
// Equation(s):
// \nios|cpu|F_iw[3]~17_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [3])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [3]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(!\onchip|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[3]~17 .extended_lut = "off";
defparam \nios|cpu|F_iw[3]~17 .lut_mask = 64'h000F000F333F333F;
defparam \nios|cpu|F_iw[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \nios|cpu|F_iw[3]~18 (
// Equation(s):
// \nios|cpu|F_iw[3]~18_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( ((!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[3]~17_combout )) # (\mm_interconnect_0|rsp_mux|src_data[3]~4_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[3]~17_combout ) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[3]~4_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[15]~0_combout ),
	.datad(!\nios|cpu|F_iw[3]~17_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[3]~18 .extended_lut = "off";
defparam \nios|cpu|F_iw[3]~18 .lut_mask = 64'hF0FFF0FFF5FFF5FF;
defparam \nios|cpu|F_iw[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \nios|cpu|D_iw[3]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \nios|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \nios|cpu|D_ctrl_mem8~0_combout  = ( \nios|cpu|D_iw [1] & ( (!\nios|cpu|D_iw[3]~DUPLICATE_q  & \nios|cpu|D_iw [0]) ) ) # ( !\nios|cpu|D_iw [1] & ( (\nios|cpu|D_iw [2] & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & \nios|cpu|D_iw [0])) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0050005000F000F0;
defparam \nios|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \nios|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \nios|cpu|D_ctrl_mem8~1_combout  = (!\nios|cpu|D_ctrl_mem8~0_combout ) # (\nios|cpu|D_iw[4]~DUPLICATE_q )

	.dataa(!\nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_mem8~1 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \nios|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \nios|cpu|E_mem_byte_en~1 (
// Equation(s):
// \nios|cpu|E_mem_byte_en~1_combout  = ( \nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|D_ctrl_mem8~1_combout  & (\nios|cpu|D_ctrl_mem16~1_combout )) # (\nios|cpu|D_ctrl_mem8~1_combout  & ((!\nios|cpu|D_ctrl_mem16~1_combout ) # (!\nios|cpu|Add2~105_sumout ))) ) 
// ) # ( !\nios|cpu|Add2~109_sumout  & ( (!\nios|cpu|Add2~105_sumout ) # (!\nios|cpu|D_ctrl_mem8~1_combout  $ (!\nios|cpu|D_ctrl_mem16~1_combout )) ) )

	.dataa(!\nios|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_mem_byte_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_mem_byte_en~1 .extended_lut = "off";
defparam \nios|cpu|E_mem_byte_en~1 .lut_mask = 64'hFF66FF6677667766;
defparam \nios|cpu|E_mem_byte_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \nios|cpu|d_byteenable[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_mem_byte_en~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \nios|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  = ( \nios|cpu|d_byteenable [1] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( !\nios|cpu|d_byteenable [1] & ( 
// (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_byteenable [0])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\nios|cpu|d_byteenable [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|d_byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~0 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|m0_write~0_combout  = (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & (\nios|cpu|d_write~DUPLICATE_q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// !\mm_interconnect_0|nios_data_master_translator|write_accepted~q )))

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datab(!\nios|cpu|d_write~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~0 .lut_mask = 64'h0200020002000200;
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|m0_write~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|m0_write~1_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1] & ( \mm_interconnect_0|sdram_s1_agent|m0_write~0_combout  & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q )) # (\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1] & ( \mm_interconnect_0|sdram_s1_agent|m0_write~0_combout  & ( 
// ((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0])))) # 
// (\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~1 .lut_mask = 64'h000000005D7F7F7F;
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|m0_write~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (!\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ) # ((!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (!\mm_interconnect_0|cmd_demux|src4_valid~1_combout )))) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # 
// ((!\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ) # (!\mm_interconnect_0|cmd_demux|src4_valid~1_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~2 .lut_mask = 64'hFEFEFEFEFECCFECC;
defparam \mm_interconnect_0|sdram_s1_agent|m0_write~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|wr_address~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|wr_address~0_combout  = !\sdram|the_multicore_sdram_input_efifo_module|wr_address~q  $ ((((\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & 
// !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout )) # (\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout )))

	.dataa(!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|wr_address~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|wr_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|wr_address~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|wr_address~0 .lut_mask = 64'hB04FB04FB04FB04F;
defparam \sdram|the_multicore_sdram_input_efifo_module|wr_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N11
dffeas \sdram|the_multicore_sdram_input_efifo_module|wr_address (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout  = ( !\sdram|the_multicore_sdram_input_efifo_module|wr_address~q  & ( (!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  & 
// ((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|wr_address~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0 .lut_mask = 64'hBB00BB0000000000;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[43] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[43] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|wr_address~q  & ( (!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  & 
// ((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|wr_address~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0 .lut_mask = 64'h00000000B0B0B0B0;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[43] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[43] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [43] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [43]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [43] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [43]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \sdram|Selector30~0 (
// Equation(s):
// \sdram|Selector30~0_combout  = ( !\sdram|m_state.000000001~q  & ( \sdram|init_done~q  ) )

	.dataa(!\sdram|init_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.000000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector30~0 .extended_lut = "off";
defparam \sdram|Selector30~0 .lut_mask = 64'h5555555500000000;
defparam \sdram|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \sdram|Selector25~0 (
// Equation(s):
// \sdram|Selector25~0_combout  = ( !\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ( (!\sdram|refresh_request~q  & \sdram|Selector30~0_combout ) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(gnd),
	.datac(!\sdram|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector25~0 .extended_lut = "off";
defparam \sdram|Selector25~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sdram|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \sdram|m_state.000000010 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000000010 .is_wysiwyg = "true";
defparam \sdram|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N34
dffeas \sdram|init_done~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|init_done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|init_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|init_done~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|init_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \sdram|Selector34~0 (
// Equation(s):
// \sdram|Selector34~0_combout  = (!\sdram|WideOr9~0_combout  & \sdram|Selector41~0_combout )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector34~0 .extended_lut = "off";
defparam \sdram|Selector34~0 .lut_mask = 64'h2222222222222222;
defparam \sdram|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \sdram|WideOr8~0 (
// Equation(s):
// \sdram|WideOr8~0_combout  = ( !\sdram|m_state.001000000~q  & ( (!\sdram|m_state.010000000~q  & !\sdram|m_state.000000010~q ) ) )

	.dataa(!\sdram|m_state.010000000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|m_state.000000010~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|WideOr8~0 .extended_lut = "off";
defparam \sdram|WideOr8~0 .lut_mask = 64'hAA00AA0000000000;
defparam \sdram|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \sdram|Selector26~0 (
// Equation(s):
// \sdram|Selector26~0_combout  = ( \sdram|m_state.000000100~q  & ( \sdram|WideOr8~0_combout  & ( (((\sdram|m_state.100000000~DUPLICATE_q  & \sdram|refresh_request~q )) # (\sdram|Selector34~0_combout )) # (\sdram|m_count [1]) ) ) ) # ( 
// !\sdram|m_state.000000100~q  & ( \sdram|WideOr8~0_combout  & ( (\sdram|refresh_request~q  & ((\sdram|Selector34~0_combout ) # (\sdram|m_state.100000000~DUPLICATE_q ))) ) ) ) # ( \sdram|m_state.000000100~q  & ( !\sdram|WideOr8~0_combout  ) ) # ( 
// !\sdram|m_state.000000100~q  & ( !\sdram|WideOr8~0_combout  ) )

	.dataa(!\sdram|m_count [1]),
	.datab(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datac(!\sdram|Selector34~0_combout ),
	.datad(!\sdram|refresh_request~q ),
	.datae(!\sdram|m_state.000000100~q ),
	.dataf(!\sdram|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector26~0 .extended_lut = "off";
defparam \sdram|Selector26~0 .lut_mask = 64'hFFFFFFFF003F5F7F;
defparam \sdram|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N31
dffeas \sdram|m_state.000000100 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000000100 .is_wysiwyg = "true";
defparam \sdram|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \sdram|Selector36~2 (
// Equation(s):
// \sdram|Selector36~2_combout  = ( !\sdram|m_state.000100000~q  & ( (!\sdram|Selector30~0_combout  & !\sdram|m_state.000000100~q ) ) )

	.dataa(gnd),
	.datab(!\sdram|Selector30~0_combout ),
	.datac(gnd),
	.datad(!\sdram|m_state.000000100~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector36~2 .extended_lut = "off";
defparam \sdram|Selector36~2 .lut_mask = 64'hCC00CC0000000000;
defparam \sdram|Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \sdram|Selector30~1 (
// Equation(s):
// \sdram|Selector30~1_combout  = ( \sdram|refresh_request~q  & ( \sdram|Selector30~0_combout  ) )

	.dataa(gnd),
	.datab(!\sdram|Selector30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|refresh_request~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector30~1 .extended_lut = "off";
defparam \sdram|Selector30~1 .lut_mask = 64'h0000000033333333;
defparam \sdram|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \sdram|Selector38~0 (
// Equation(s):
// \sdram|Selector38~0_combout  = (\sdram|refresh_request~q  & \sdram|Selector41~0_combout )

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector38~0 .extended_lut = "off";
defparam \sdram|Selector38~0 .lut_mask = 64'h1111111111111111;
defparam \sdram|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \sdram|Selector36~3 (
// Equation(s):
// \sdram|Selector36~3_combout  = ( \sdram|m_next.010000000~q  & ( \sdram|Selector38~0_combout  & ( (!\sdram|Selector36~2_combout ) # ((!\sdram|Selector36~1_combout ) # (\sdram|Selector30~1_combout )) ) ) ) # ( !\sdram|m_next.010000000~q  & ( 
// \sdram|Selector38~0_combout  & ( \sdram|Selector30~1_combout  ) ) ) # ( \sdram|m_next.010000000~q  & ( !\sdram|Selector38~0_combout  & ( (!\sdram|WideOr9~0_combout ) # ((!\sdram|Selector36~2_combout ) # ((!\sdram|Selector36~1_combout ) # 
// (\sdram|Selector30~1_combout ))) ) ) ) # ( !\sdram|m_next.010000000~q  & ( !\sdram|Selector38~0_combout  & ( \sdram|Selector30~1_combout  ) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|Selector36~2_combout ),
	.datac(!\sdram|Selector36~1_combout ),
	.datad(!\sdram|Selector30~1_combout ),
	.datae(!\sdram|m_next.010000000~q ),
	.dataf(!\sdram|Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector36~3 .extended_lut = "off";
defparam \sdram|Selector36~3 .lut_mask = 64'h00FFFEFF00FFFCFF;
defparam \sdram|Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \sdram|m_next.010000000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector36~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_next.010000000 .is_wysiwyg = "true";
defparam \sdram|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \sdram|Selector24~0 (
// Equation(s):
// \sdram|Selector24~0_combout  = ( \sdram|m_state.000000100~q  & ( !\sdram|m_count [1] ) )

	.dataa(!\sdram|m_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.000000100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector24~0 .extended_lut = "off";
defparam \sdram|Selector24~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sdram|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \sdram|Selector31~0 (
// Equation(s):
// \sdram|Selector31~0_combout  = ( \sdram|Selector24~0_combout  & ( (\sdram|Selector24~3_combout  & \sdram|m_next.010000000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Selector24~3_combout ),
	.datad(!\sdram|m_next.010000000~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector31~0 .extended_lut = "off";
defparam \sdram|Selector31~0 .lut_mask = 64'h00000000000F000F;
defparam \sdram|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N46
dffeas \sdram|m_state.010000000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.010000000 .is_wysiwyg = "true";
defparam \sdram|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[50] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [50] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios|cpu|W_alu_result [14]) # (\nios|cpu|F_pc [12]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [14] ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \nios|cpu|F_pc [12] ) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|F_pc [12]),
	.datac(!\nios|cpu|W_alu_result [14]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [50]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [50] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [14]) ) ) # 
// ( !\mm_interconnect_0|cmd_mux_004|src_data [50] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [14]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[31] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N20
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[31] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[31] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [31] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [31]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \sdram|active_rnw~0 (
// Equation(s):
// \sdram|active_rnw~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( \sdram|init_done~DUPLICATE_q  ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( (\sdram|init_done~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entries [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|init_done~DUPLICATE_q ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entries [1]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|active_rnw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|active_rnw~0 .extended_lut = "off";
defparam \sdram|active_rnw~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \sdram|active_rnw~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \sdram|active_rnw~1 (
// Equation(s):
// \sdram|active_rnw~1_combout  = ( !\rst_controller|r_sync_rst~q  & ( !\sdram|refresh_request~q  ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|active_rnw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|active_rnw~1 .extended_lut = "off";
defparam \sdram|active_rnw~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \sdram|active_rnw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \sdram|m_state.100000000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.100000000 .is_wysiwyg = "true";
defparam \sdram|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \sdram|active_rnw~2 (
// Equation(s):
// \sdram|active_rnw~2_combout  = ( \sdram|active_rnw~1_combout  & ( \sdram|m_state.100000000~q  & ( ((\sdram|active_rnw~0_combout  & !\sdram|m_state.000000001~q )) # (\sdram|Selector41~0_combout ) ) ) ) # ( \sdram|active_rnw~1_combout  & ( 
// !\sdram|m_state.100000000~q  & ( (!\sdram|m_state.000000001~q  & (\sdram|active_rnw~0_combout )) # (\sdram|m_state.000000001~q  & (((!\sdram|WideOr9~0_combout  & \sdram|Selector41~0_combout )))) ) ) )

	.dataa(!\sdram|active_rnw~0_combout ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|Selector41~0_combout ),
	.datae(!\sdram|active_rnw~1_combout ),
	.dataf(!\sdram|m_state.100000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|active_rnw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|active_rnw~2 .extended_lut = "off";
defparam \sdram|active_rnw~2 .lut_mask = 64'h00004474000044FF;
defparam \sdram|active_rnw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \sdram|active_addr[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[13] .is_wysiwyg = "true";
defparam \sdram|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \sdram|Equal3~0 (
// Equation(s):
// \sdram|Equal3~0_combout  = ( \sdram|active_addr [13] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31]))) ) ) # ( !\sdram|active_addr [13] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31]))) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [31]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [31]),
	.datae(gnd),
	.dataf(!\sdram|active_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal3~0 .extended_lut = "off";
defparam \sdram|Equal3~0 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \sdram|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[51] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [51] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\nios|cpu|W_alu_result [15]) # (\nios|cpu|F_pc [13]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios|cpu|F_pc [13] ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( 
// \nios|cpu|W_alu_result [15] ) ) )

	.dataa(!\nios|cpu|F_pc [13]),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [15]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .lut_mask = 64'h00000F0F55555F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [15] & ( (\mm_interconnect_0|cmd_mux_004|src_data [51]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [15] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [51]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[32] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[32] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[32] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[32] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [32] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [32]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [32] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [32]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[54] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [54] = ( \nios|cpu|F_pc [16] & ( ((\nios|cpu|W_alu_result [18] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [16] & ( 
// (\nios|cpu|W_alu_result [18] & \mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) )

	.dataa(!\nios|cpu|W_alu_result [18]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [54]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[54] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[54] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[54] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [54]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [54] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [18]) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_004|src_data [54] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [18]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[35] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[35] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[35] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[35] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [35]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25 .lut_mask = 64'h00550055AAFFAAFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N40
dffeas \sdram|active_addr[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[17] .is_wysiwyg = "true";
defparam \sdram|active_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[53] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [53] = ( \nios|cpu|W_alu_result [17] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [15])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( !\nios|cpu|W_alu_result [17] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [15]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\nios|cpu|F_pc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [53]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[53] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[53] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_004|src_data[53] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [53]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [53] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [17]) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_004|src_data [53] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [17]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [17]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N47
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[34] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[34] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[34] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[34] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [34]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N49
dffeas \sdram|active_addr[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[16] .is_wysiwyg = "true";
defparam \sdram|active_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \sdram|pending~5 (
// Equation(s):
// \sdram|pending~5_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [35] & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( (\sdram|active_addr [17] & ((!\sdram|active_addr [16] $ 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35] & ( 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( (!\sdram|active_addr [17] & (((\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q )))) # (\sdram|active_addr [17] & 
// (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [16] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34])))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [35] & ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( (!\sdram|active_addr [17] & (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [16] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 
// [34])))) # (\sdram|active_addr [17] & (((\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q )))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35] & ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35] & ( 
// (!\sdram|active_addr [17] & ((!\sdram|active_addr [16] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ))) ) ) )

	.dataa(!\sdram|active_addr [17]),
	.datab(!\sdram|active_addr [16]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [34]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [35]),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~5 .extended_lut = "off";
defparam \sdram|pending~5 .lut_mask = 64'h8A2A85254A1A4515;
defparam \sdram|pending~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[52] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [52] = ( \nios|cpu|F_pc [14] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [16])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [14] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [16]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios|cpu|W_alu_result [16]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [52]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[52] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[52] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[52] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N4
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [52]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [16] & ( (\mm_interconnect_0|cmd_mux_004|src_data [52]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [16] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [52]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[33] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[33] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[33] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[33] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33]))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N37
dffeas \sdram|active_addr[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[15] .is_wysiwyg = "true";
defparam \sdram|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \sdram|pending~6 (
// Equation(s):
// \sdram|pending~6_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( (\sdram|active_addr [16] & (!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33] 
// $ (\sdram|active_addr [15]))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( (!\sdram|active_addr [16] & 
// (!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33] $ (\sdram|active_addr [15]))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33] $ (\sdram|active_addr [15]) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34] & ( !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33] $ (\sdram|active_addr [15]) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [33]),
	.datab(!\sdram|active_addr [16]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [33]),
	.datad(!\sdram|active_addr [15]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [34]),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~6 .extended_lut = "off";
defparam \sdram|pending~6 .lut_mask = 64'hF00FF00F88442211;
defparam \sdram|pending~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N53
dffeas \sdram|active_addr[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[14] .is_wysiwyg = "true";
defparam \sdram|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[56] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [56] = ( \nios|cpu|F_pc [18] & ( ((\nios|cpu|W_alu_result [20] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [18] & ( 
// (\nios|cpu|W_alu_result [20] & \mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|W_alu_result [20]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [56]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[56] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[56] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[56] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [56]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [56] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [20]) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_004|src_data [56] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [20]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [20]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[37] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[37] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[37] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[37] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [37] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [37]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \sdram|active_addr[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[19] .is_wysiwyg = "true";
defparam \sdram|active_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \sdram|Equal3~2 (
// Equation(s):
// \sdram|Equal3~2_combout  = ( \sdram|active_addr [19] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37]))) ) ) # ( !\sdram|active_addr [19] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37]))) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [37]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [37]),
	.datae(gnd),
	.dataf(!\sdram|active_addr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal3~2 .extended_lut = "off";
defparam \sdram|Equal3~2 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \sdram|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[55] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [55] = ( \nios|cpu|F_pc [17] & ( ((\nios|cpu|W_alu_result [19] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [17] & ( 
// (\nios|cpu|W_alu_result [19] & \mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) )

	.dataa(!\nios|cpu|W_alu_result [19]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [55]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[55] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[55] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[55] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [55]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [55] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [19]) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_004|src_data [55] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [19]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [19]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[36] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[36] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[36] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[36] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [36] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [36]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \sdram|active_addr[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[18] .is_wysiwyg = "true";
defparam \sdram|active_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \sdram|Equal3~1 (
// Equation(s):
// \sdram|Equal3~1_combout  = ( \sdram|active_addr [18] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36]))) ) ) # ( !\sdram|active_addr [18] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36]))) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [36]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [36]),
	.datae(gnd),
	.dataf(!\sdram|active_addr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal3~1 .extended_lut = "off";
defparam \sdram|Equal3~1 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \sdram|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \sdram|pending~2 (
// Equation(s):
// \sdram|pending~2_combout  = ( !\sdram|Equal3~2_combout  & ( !\sdram|Equal3~1_combout  & ( (\sdram|pending~5_combout  & (\sdram|pending~6_combout  & (!\sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout  $ (\sdram|active_addr [14])))) ) ) 
// )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22_combout ),
	.datab(!\sdram|pending~5_combout ),
	.datac(!\sdram|pending~6_combout ),
	.datad(!\sdram|active_addr [14]),
	.datae(!\sdram|Equal3~2_combout ),
	.dataf(!\sdram|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~2 .extended_lut = "off";
defparam \sdram|pending~2 .lut_mask = 64'h0201000000000000;
defparam \sdram|pending~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[57] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [57] = ( \nios|cpu|F_pc [19] & ( ((\nios|cpu|W_alu_result [21] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [19] & ( 
// (\nios|cpu|W_alu_result [21] & \mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|W_alu_result [21]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [57]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[57] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[57] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[57] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N46
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [57]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [57] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [21]) ) ) # 
// ( !\mm_interconnect_0|cmd_mux_004|src_data [57] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [21]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[38] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[38] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[58] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [58] = ( \nios|cpu|W_alu_result [22] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [20])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( !\nios|cpu|W_alu_result [22] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [20]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\nios|cpu|F_pc [20]),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [58]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[58] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[58] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[58] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [58]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [22] & ( (\mm_interconnect_0|cmd_mux_004|src_data [58]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [22] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [58]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[39] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[39] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[39] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[39] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [39]) ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \sdram|active_addr[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[21] .is_wysiwyg = "true";
defparam \sdram|active_addr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N11
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[38] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[38] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]))

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \sdram|active_addr[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[20] .is_wysiwyg = "true";
defparam \sdram|active_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \sdram|pending~7 (
// Equation(s):
// \sdram|pending~7_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [39] & ( \sdram|active_addr [20] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38] 
// & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] $ (\sdram|active_addr [21])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((\sdram|active_addr [21])))) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39] & ( \sdram|active_addr [20] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38] & 
// (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] $ (\sdram|active_addr [21])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((!\sdram|active_addr [21])))) ) ) ) # ( 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [39] & ( !\sdram|active_addr [20] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38] & 
// (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] $ (\sdram|active_addr [21])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((\sdram|active_addr [21])))) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39] & ( !\sdram|active_addr [20] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38] & 
// (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39] $ (\sdram|active_addr [21])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((!\sdram|active_addr [21])))) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [38]),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [39]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datad(!\sdram|active_addr [21]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [39]),
	.dataf(!\sdram|active_addr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~7 .extended_lut = "off";
defparam \sdram|pending~7 .lut_mask = 64'h8F20802F4F10401F;
defparam \sdram|pending~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[60] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [60] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [24] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [24] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [22]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [24] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [22]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [24] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [22]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [22]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [60]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[60] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[60] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[60] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [60]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [24] & ( (\mm_interconnect_0|cmd_mux_004|src_data [60]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [24] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [60]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [60]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N2
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[41] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[41] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[41] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[41] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41])))

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \sdram|active_addr[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[23] .is_wysiwyg = "true";
defparam \sdram|active_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \sdram|pending~8 (
// Equation(s):
// \sdram|pending~8_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [41] & ( \sdram|active_addr [23] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((\sdram|the_multicore_sdram_input_efifo_module|entry_0 
// [41])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [20] $ (((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]))))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41] & ( 
// \sdram|active_addr [23] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & \sdram|the_multicore_sdram_input_efifo_module|entry_0 [41]) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [41] & ( !\sdram|active_addr 
// [23] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41]) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41] & ( !\sdram|active_addr [23] & ( 
// (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [20] $ 
// (((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]))))) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(!\sdram|active_addr [20]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [41]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [38]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [41]),
	.dataf(!\sdram|active_addr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~8 .extended_lut = "off";
defparam \sdram|pending~8 .lut_mask = 64'hE4B1A0A00A0A4E1B;
defparam \sdram|pending~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[59] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [59] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [23] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [23] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [21]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [23] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [21]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [23] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [21]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [21]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [59]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[59] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[59] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[59] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [59]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [23] & ( (\mm_interconnect_0|cmd_mux_004|src_data [59]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [23] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [59]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [59]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N49
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[40] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N35
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[40] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [40]) ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19 .lut_mask = 64'h03030303CFCFCFCF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \sdram|active_addr[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[22] .is_wysiwyg = "true";
defparam \sdram|active_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \sdram|pending~0 (
// Equation(s):
// \sdram|pending~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [40] & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (\sdram|pending~7_combout  & (\sdram|pending~8_combout  & \sdram|active_addr [22])) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40] & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (\sdram|pending~7_combout  & (\sdram|pending~8_combout  & (!\sdram|active_addr [22] $ 
// (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q )))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [40] & ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (\sdram|pending~7_combout  & 
// (\sdram|pending~8_combout  & (!\sdram|active_addr [22] $ (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q )))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40] & ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40] & ( (\sdram|pending~7_combout  & (\sdram|pending~8_combout  & !\sdram|active_addr [22])) ) ) )

	.dataa(!\sdram|pending~7_combout ),
	.datab(!\sdram|pending~8_combout ),
	.datac(!\sdram|active_addr [22]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [40]),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~0 .extended_lut = "off";
defparam \sdram|pending~0 .lut_mask = 64'h1010100101100101;
defparam \sdram|pending~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \sdram|m_next~17 (
// Equation(s):
// \sdram|m_next~17_combout  = ( \sdram|pending~0_combout  & ( (!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ((!\sdram|pending~9_combout ) # ((!\sdram|pending~2_combout ) # (\sdram|Equal3~0_combout )))) ) ) # ( !\sdram|pending~0_combout 
//  & ( !\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  ) )

	.dataa(!\sdram|pending~9_combout ),
	.datab(!\sdram|Equal3~0_combout ),
	.datac(!\sdram|pending~2_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|pending~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|m_next~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|m_next~17 .extended_lut = "off";
defparam \sdram|m_next~17 .lut_mask = 64'hFF00FF00FB00FB00;
defparam \sdram|m_next~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \sdram|Selector34~2 (
// Equation(s):
// \sdram|Selector34~2_combout  = ( !\sdram|refresh_request~q  & ( ((!\sdram|init_done~DUPLICATE_q  & ((!\sdram|m_state.000000001~q ) # ((\sdram|m_next~17_combout  & \sdram|m_state.100000000~DUPLICATE_q )))) # (\sdram|init_done~DUPLICATE_q  & 
// (((\sdram|m_next~17_combout  & \sdram|m_state.100000000~DUPLICATE_q ))))) # (\sdram|m_state.010000000~q ) ) ) # ( \sdram|refresh_request~q  & ( ((!\sdram|m_state.000000001~q ) # (((\sdram|m_state.010000000~q ) # (\sdram|m_state.100000000~DUPLICATE_q )) # 
// (\sdram|Selector34~0_combout ))) ) )

	.dataa(!\sdram|init_done~DUPLICATE_q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|Selector34~0_combout ),
	.datad(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datae(!\sdram|refresh_request~q ),
	.dataf(!\sdram|m_state.010000000~q ),
	.datag(!\sdram|m_next~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector34~2 .extended_lut = "on";
defparam \sdram|Selector34~2 .lut_mask = 64'h888FCFFFFFFFFFFF;
defparam \sdram|Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \sdram|active_rnw (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_rnw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_rnw .is_wysiwyg = "true";
defparam \sdram|active_rnw .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \sdram|Selector34~1 (
// Equation(s):
// \sdram|Selector34~1_combout  = ( \sdram|active_rnw~q  & ( (!\sdram|Selector34~2_combout  & ((\sdram|m_next.000001000~q ) # (\sdram|m_state.000000010~q ))) ) ) # ( !\sdram|active_rnw~q  & ( (!\sdram|m_state.000000010~q  & (!\sdram|Selector34~2_combout  & 
// \sdram|m_next.000001000~q )) ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(!\sdram|Selector34~2_combout ),
	.datac(gnd),
	.datad(!\sdram|m_next.000001000~q ),
	.datae(gnd),
	.dataf(!\sdram|active_rnw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector34~1 .extended_lut = "off";
defparam \sdram|Selector34~1 .lut_mask = 64'h0088008844CC44CC;
defparam \sdram|Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N11
dffeas \sdram|m_next.000001000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_next.000001000 .is_wysiwyg = "true";
defparam \sdram|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \sdram|Selector27~0 (
// Equation(s):
// \sdram|Selector27~0_combout  = ( \sdram|m_state.100000000~q  & ( ((\sdram|the_multicore_sdram_input_efifo_module|entries [1]) # (\sdram|the_multicore_sdram_input_efifo_module|entries [0])) # (\sdram|refresh_request~q ) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entries [1]),
	.datae(gnd),
	.dataf(!\sdram|m_state.100000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~0 .extended_lut = "off";
defparam \sdram|Selector27~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \sdram|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \sdram|Selector27~1 (
// Equation(s):
// \sdram|Selector27~1_combout  = ( \sdram|Equal3~0_combout  & ( \sdram|pending~9_combout  & ( \sdram|Selector27~0_combout  ) ) ) # ( !\sdram|Equal3~0_combout  & ( \sdram|pending~9_combout  & ( (\sdram|Selector27~0_combout  & ((!\sdram|pending~0_combout ) # 
// ((!\sdram|pending~2_combout ) # (\sdram|refresh_request~q )))) ) ) ) # ( \sdram|Equal3~0_combout  & ( !\sdram|pending~9_combout  & ( \sdram|Selector27~0_combout  ) ) ) # ( !\sdram|Equal3~0_combout  & ( !\sdram|pending~9_combout  & ( 
// \sdram|Selector27~0_combout  ) ) )

	.dataa(!\sdram|pending~0_combout ),
	.datab(!\sdram|Selector27~0_combout ),
	.datac(!\sdram|refresh_request~q ),
	.datad(!\sdram|pending~2_combout ),
	.datae(!\sdram|Equal3~0_combout ),
	.dataf(!\sdram|pending~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~1 .extended_lut = "off";
defparam \sdram|Selector27~1 .lut_mask = 64'h3333333333233333;
defparam \sdram|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \sdram|Selector27~2 (
// Equation(s):
// \sdram|Selector27~2_combout  = ( \sdram|Selector27~0_combout  & ( !\sdram|Selector27~1_combout  ) ) # ( !\sdram|Selector27~0_combout  & ( (!\sdram|Selector27~1_combout  & \sdram|Selector24~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|Selector27~1_combout ),
	.datad(!\sdram|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~2 .extended_lut = "off";
defparam \sdram|Selector27~2 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \sdram|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \sdram|Selector27~12 (
// Equation(s):
// \sdram|Selector27~12_combout  = ( \sdram|Selector27~2_combout  & ( (!\sdram|Selector27~11_combout  & ((\sdram|m_next.000001000~q ))) # (\sdram|Selector27~11_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout )) ) ) # ( 
// !\sdram|Selector27~2_combout  & ( (\sdram|Selector27~11_combout  & \sdram|m_state.000001000~q ) ) )

	.dataa(!\sdram|Selector27~11_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout ),
	.datac(!\sdram|m_next.000001000~q ),
	.datad(!\sdram|m_state.000001000~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~12 .extended_lut = "off";
defparam \sdram|Selector27~12 .lut_mask = 64'h005500551B1B1B1B;
defparam \sdram|Selector27~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N28
dffeas \sdram|m_state.000001000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector27~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000001000 .is_wysiwyg = "true";
defparam \sdram|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \sdram|WideOr9~0 (
// Equation(s):
// \sdram|WideOr9~0_combout  = ( !\sdram|m_state.000001000~q  & ( !\sdram|m_state.000010000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|m_state.000010000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.000001000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|WideOr9~0 .extended_lut = "off";
defparam \sdram|WideOr9~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \sdram|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \sdram|Selector24~2 (
// Equation(s):
// \sdram|Selector24~2_combout  = (\sdram|WideOr8~0_combout  & (((\sdram|Selector41~0_combout  & !\sdram|refresh_request~q )) # (\sdram|WideOr9~0_combout )))

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(!\sdram|refresh_request~q ),
	.datad(!\sdram|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector24~2 .extended_lut = "off";
defparam \sdram|Selector24~2 .lut_mask = 64'h0075007500750075;
defparam \sdram|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \sdram|Selector24~1 (
// Equation(s):
// \sdram|Selector24~1_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ( (!\sdram|refresh_request~q  & (((\sdram|init_done~DUPLICATE_q )) # (\sdram|m_state.000000001~q ))) # (\sdram|refresh_request~q  & 
// (\sdram|m_state.000000001~q  & (!\sdram|m_state.100000000~q ))) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ( (\sdram|m_state.000000001~q  & !\sdram|m_state.100000000~q ) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|m_state.100000000~q ),
	.datad(!\sdram|init_done~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector24~1 .extended_lut = "off";
defparam \sdram|Selector24~1 .lut_mask = 64'h3030303032BA32BA;
defparam \sdram|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \sdram|Selector24~3 (
// Equation(s):
// \sdram|Selector24~3_combout  = ( \sdram|Selector24~1_combout  & ( !\sdram|Selector24~2_combout  $ (((!\sdram|m_state.000100000~q ) # (\sdram|m_count [1]))) ) ) # ( !\sdram|Selector24~1_combout  & ( (\sdram|m_state.000100000~q  & !\sdram|m_count [1]) ) )

	.dataa(gnd),
	.datab(!\sdram|Selector24~2_combout ),
	.datac(!\sdram|m_state.000100000~q ),
	.datad(!\sdram|m_count [1]),
	.datae(gnd),
	.dataf(!\sdram|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector24~3 .extended_lut = "off";
defparam \sdram|Selector24~3 .lut_mask = 64'h0F000F003C333C33;
defparam \sdram|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \sdram|Selector33~0 (
// Equation(s):
// \sdram|Selector33~0_combout  = ( !\sdram|m_state.001000000~q  & ( (\sdram|WideOr9~0_combout  & ((\sdram|refresh_request~q ) # (\sdram|m_state.000000001~q ))) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|refresh_request~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector33~0 .extended_lut = "off";
defparam \sdram|Selector33~0 .lut_mask = 64'h1515151500000000;
defparam \sdram|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \sdram|Selector33~1 (
// Equation(s):
// \sdram|Selector33~1_combout  = ( !\sdram|m_state.000100000~q  & ( (!\sdram|m_state.100000000~DUPLICATE_q  & (!\sdram|m_state.000000100~q  & \sdram|Selector33~0_combout )) ) )

	.dataa(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|m_state.000000100~q ),
	.datad(!\sdram|Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector33~1 .extended_lut = "off";
defparam \sdram|Selector33~1 .lut_mask = 64'h00A000A000000000;
defparam \sdram|Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \sdram|Selector33~2 (
// Equation(s):
// \sdram|Selector33~2_combout  = ( \sdram|m_next.000000001~q  & ( (!\sdram|m_state.010000000~q  & ((\sdram|init_done~DUPLICATE_q ) # (\sdram|m_state.000000001~q ))) ) ) # ( !\sdram|m_next.000000001~q  & ( (!\sdram|m_state.010000000~q  & 
// (\sdram|Selector33~1_combout  & ((\sdram|init_done~DUPLICATE_q ) # (\sdram|m_state.000000001~q )))) ) )

	.dataa(!\sdram|m_state.010000000~q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|init_done~DUPLICATE_q ),
	.datad(!\sdram|Selector33~1_combout ),
	.datae(gnd),
	.dataf(!\sdram|m_next.000000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector33~2 .extended_lut = "off";
defparam \sdram|Selector33~2 .lut_mask = 64'h002A002A2A2A2A2A;
defparam \sdram|Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \sdram|Selector33~3 (
// Equation(s):
// \sdram|Selector33~3_combout  = ( \sdram|m_next~17_combout  & ( \sdram|Selector33~2_combout  & ( (!\sdram|m_state.100000000~DUPLICATE_q  & ((!\sdram|Selector38~0_combout ) # (\sdram|WideOr9~0_combout ))) ) ) ) # ( !\sdram|m_next~17_combout  & ( 
// \sdram|Selector33~2_combout  & ( (!\sdram|Selector38~0_combout  & ((!\sdram|m_state.100000000~DUPLICATE_q ) # ((!\sdram|refresh_request~q )))) # (\sdram|Selector38~0_combout  & (\sdram|WideOr9~0_combout  & ((!\sdram|m_state.100000000~DUPLICATE_q ) # 
// (!\sdram|refresh_request~q )))) ) ) )

	.dataa(!\sdram|Selector38~0_combout ),
	.datab(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|refresh_request~q ),
	.datae(!\sdram|m_next~17_combout ),
	.dataf(!\sdram|Selector33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector33~3 .extended_lut = "off";
defparam \sdram|Selector33~3 .lut_mask = 64'h00000000AF8C8C8C;
defparam \sdram|Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \sdram|m_next.000000001 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_next.000000001 .is_wysiwyg = "true";
defparam \sdram|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \sdram|Selector24~4 (
// Equation(s):
// \sdram|Selector24~4_combout  = ( \sdram|m_state.000000001~q  & ( \sdram|init_done~DUPLICATE_q  & ( (!\sdram|Selector24~3_combout ) # ((!\sdram|Selector24~0_combout ) # (\sdram|m_next.000000001~q )) ) ) ) # ( !\sdram|m_state.000000001~q  & ( 
// \sdram|init_done~DUPLICATE_q  & ( (!\sdram|Selector24~3_combout ) # ((\sdram|Selector24~0_combout  & \sdram|m_next.000000001~q )) ) ) ) # ( \sdram|m_state.000000001~q  & ( !\sdram|init_done~DUPLICATE_q  & ( (!\sdram|Selector24~3_combout ) # 
// ((!\sdram|Selector24~0_combout ) # (\sdram|m_next.000000001~q )) ) ) ) # ( !\sdram|m_state.000000001~q  & ( !\sdram|init_done~DUPLICATE_q  & ( (!\sdram|Selector24~3_combout  & (((!\sdram|WideOr8~0_combout )))) # (\sdram|Selector24~3_combout  & 
// (\sdram|Selector24~0_combout  & ((\sdram|m_next.000000001~q )))) ) ) )

	.dataa(!\sdram|Selector24~3_combout ),
	.datab(!\sdram|Selector24~0_combout ),
	.datac(!\sdram|WideOr8~0_combout ),
	.datad(!\sdram|m_next.000000001~q ),
	.datae(!\sdram|m_state.000000001~q ),
	.dataf(!\sdram|init_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector24~4 .extended_lut = "off";
defparam \sdram|Selector24~4 .lut_mask = 64'hA0B1EEFFAABBEEFF;
defparam \sdram|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \sdram|m_state.000000001 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector24~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000000001 .is_wysiwyg = "true";
defparam \sdram|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \sdram|Selector23~0 (
// Equation(s):
// \sdram|Selector23~0_combout  = ( \sdram|m_state.010000000~q  & ( ((!\sdram|init_done~q  & \sdram|ack_refresh_request~q )) # (\sdram|m_state.000000001~q ) ) ) # ( !\sdram|m_state.010000000~q  & ( (\sdram|ack_refresh_request~q  & ((!\sdram|init_done~q ) # 
// (\sdram|m_state.000000001~q ))) ) )

	.dataa(!\sdram|init_done~q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(gnd),
	.datad(!\sdram|ack_refresh_request~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.010000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector23~0 .extended_lut = "off";
defparam \sdram|Selector23~0 .lut_mask = 64'h00BB00BB33BB33BB;
defparam \sdram|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N49
dffeas \sdram|ack_refresh_request (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|ack_refresh_request .is_wysiwyg = "true";
defparam \sdram|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \sdram|refresh_request~0 (
// Equation(s):
// \sdram|refresh_request~0_combout  = ( \sdram|Equal0~2_combout  & ( (\sdram|init_done~q  & !\sdram|ack_refresh_request~q ) ) ) # ( !\sdram|Equal0~2_combout  & ( (\sdram|init_done~q  & (!\sdram|ack_refresh_request~q  & \sdram|refresh_request~q )) ) )

	.dataa(!\sdram|init_done~q ),
	.datab(gnd),
	.datac(!\sdram|ack_refresh_request~q ),
	.datad(!\sdram|refresh_request~q ),
	.datae(gnd),
	.dataf(!\sdram|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|refresh_request~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|refresh_request~0 .extended_lut = "off";
defparam \sdram|refresh_request~0 .lut_mask = 64'h0050005050505050;
defparam \sdram|refresh_request~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N52
dffeas \sdram|refresh_request (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|refresh_request .is_wysiwyg = "true";
defparam \sdram|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \sdram|Selector41~1 (
// Equation(s):
// \sdram|Selector41~1_combout  = ( \sdram|m_state.100000000~q  & ( ((!\sdram|refresh_request~q  & \sdram|Selector41~0_combout )) # (\sdram|Selector25~0_combout ) ) ) # ( !\sdram|m_state.100000000~q  & ( ((!\sdram|refresh_request~q  & 
// (\sdram|Selector41~0_combout  & !\sdram|WideOr9~0_combout ))) # (\sdram|Selector25~0_combout ) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|m_state.100000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector41~1 .extended_lut = "off";
defparam \sdram|Selector41~1 .lut_mask = 64'h20FF20FF22FF22FF;
defparam \sdram|Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N1
dffeas \sdram|f_pop (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|f_pop .is_wysiwyg = "true";
defparam \sdram|f_pop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( \sdram|Selector41~0_combout  & ( !\sdram|f_pop~q  $ (((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( \sdram|Selector41~0_combout  & ( !\sdram|f_pop~q  $ ((((\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & 
// !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout )) # (\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( !\sdram|Selector41~0_combout  & ( 
// (\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout  & !\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entries [0] & ( !\sdram|Selector41~0_combout  & ( 
// (!\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q  & ((!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ))) ) ) )

	.dataa(!\sdram|f_pop~q ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent|m0_write~2_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|always2~0_combout ),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.dataf(!\sdram|Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entries[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1 .lut_mask = 64'hC0CC0F0095995A55;
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N49
dffeas \sdram|the_multicore_sdram_input_efifo_module|entries[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entries[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|Equal1~0 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  = ( !\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q  & ( !\sdram|the_multicore_sdram_input_efifo_module|entries [0] ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entries [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entries[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal1~0 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal1~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \sdram|the_multicore_sdram_input_efifo_module|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \sdram|Selector32~0 (
// Equation(s):
// \sdram|Selector32~0_combout  = ( \sdram|refresh_request~q  & ( (!\sdram|Selector41~0_combout  & !\sdram|WideOr9~0_combout ) ) ) # ( !\sdram|refresh_request~q  & ( (!\sdram|WideOr9~0_combout  & (((!\sdram|Selector41~0_combout ) # 
// (\sdram|m_state.100000000~q )))) # (\sdram|WideOr9~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ((\sdram|m_state.100000000~q )))) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|m_state.100000000~q ),
	.datae(gnd),
	.dataf(!\sdram|refresh_request~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector32~0 .extended_lut = "off";
defparam \sdram|Selector32~0 .lut_mask = 64'hC0F5C0F5C0C0C0C0;
defparam \sdram|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N25
dffeas \sdram|m_state.100000000~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.100000000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.100000000~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|m_state.100000000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \sdram|Selector36~0 (
// Equation(s):
// \sdram|Selector36~0_combout  = ( !\sdram|m_next~17_combout  & ( (\sdram|m_state.100000000~DUPLICATE_q  & !\sdram|refresh_request~q ) ) )

	.dataa(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|refresh_request~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_next~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector36~0 .extended_lut = "off";
defparam \sdram|Selector36~0 .lut_mask = 64'h5050505000000000;
defparam \sdram|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \sdram|Selector36~1 (
// Equation(s):
// \sdram|Selector36~1_combout  = (!\sdram|Selector36~0_combout  & !\sdram|m_state.001000000~q )

	.dataa(!\sdram|Selector36~0_combout ),
	.datab(gnd),
	.datac(!\sdram|m_state.001000000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector36~1 .extended_lut = "off";
defparam \sdram|Selector36~1 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \sdram|Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N57
cyclonev_lcell_comb \sdram|Selector38~1 (
// Equation(s):
// \sdram|Selector38~1_combout  = (!\sdram|m_state.000001000~q  & (((\sdram|refresh_request~q  & \sdram|init_done~DUPLICATE_q )) # (\sdram|m_state.000000001~q )))

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|m_state.000001000~q ),
	.datac(!\sdram|m_state.000000001~q ),
	.datad(!\sdram|init_done~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector38~1 .extended_lut = "off";
defparam \sdram|Selector38~1 .lut_mask = 64'h0C4C0C4C0C4C0C4C;
defparam \sdram|Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \sdram|Selector39~2 (
// Equation(s):
// \sdram|Selector39~2_combout  = (!\sdram|m_state.000100000~q  & (\sdram|m_count [0] & ((!\sdram|m_count [1]) # (!\sdram|m_state.000000100~q ))))

	.dataa(!\sdram|m_count [1]),
	.datab(!\sdram|m_state.000000100~q ),
	.datac(!\sdram|m_state.000100000~q ),
	.datad(!\sdram|m_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector39~2 .extended_lut = "off";
defparam \sdram|Selector39~2 .lut_mask = 64'h00E000E000E000E0;
defparam \sdram|Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \sdram|Selector39~3 (
// Equation(s):
// \sdram|Selector39~3_combout  = ( \sdram|Selector30~0_combout  & ( (!\sdram|refresh_request~q  & \sdram|Selector39~2_combout ) ) ) # ( !\sdram|Selector30~0_combout  & ( (\sdram|Selector39~2_combout  & ((!\sdram|refresh_request~q ) # 
// ((!\sdram|Selector41~0_combout ) # (!\sdram|m_state.000001000~q )))) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|Selector41~0_combout ),
	.datac(!\sdram|Selector39~2_combout ),
	.datad(!\sdram|m_state.000001000~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector39~3 .extended_lut = "off";
defparam \sdram|Selector39~3 .lut_mask = 64'h0F0E0F0E0A0A0A0A;
defparam \sdram|Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \sdram|Selector39~0 (
// Equation(s):
// \sdram|Selector39~0_combout  = ( \sdram|m_state.000100000~q  & ( (\sdram|m_count [1] & !\sdram|m_count [0]) ) ) # ( !\sdram|m_state.000100000~q  & ( (!\sdram|m_state.000000100~q ) # ((\sdram|m_count [1] & !\sdram|m_count [0])) ) )

	.dataa(!\sdram|m_count [1]),
	.datab(gnd),
	.datac(!\sdram|m_count [0]),
	.datad(!\sdram|m_state.000000100~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector39~0 .extended_lut = "off";
defparam \sdram|Selector39~0 .lut_mask = 64'hFF50FF5050505050;
defparam \sdram|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \sdram|Selector39~1 (
// Equation(s):
// \sdram|Selector39~1_combout  = ( \sdram|Selector39~0_combout  & ( (!\sdram|m_state.001000000~q  & (!\sdram|m_state.000001000~q  & \sdram|m_state.000000001~q )) ) )

	.dataa(!\sdram|m_state.001000000~q ),
	.datab(gnd),
	.datac(!\sdram|m_state.000001000~q ),
	.datad(!\sdram|m_state.000000001~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector39~1 .extended_lut = "off";
defparam \sdram|Selector39~1 .lut_mask = 64'h0000000000A000A0;
defparam \sdram|Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \sdram|Selector39~4 (
// Equation(s):
// \sdram|Selector39~4_combout  = ( \sdram|Selector38~0_combout  & ( (\sdram|Selector39~1_combout ) # (\sdram|Selector39~3_combout ) ) ) # ( !\sdram|Selector38~0_combout  & ( ((!\sdram|Selector36~0_combout  & (\sdram|Selector39~1_combout  & 
// !\sdram|m_state.000010000~q ))) # (\sdram|Selector39~3_combout ) ) )

	.dataa(!\sdram|Selector36~0_combout ),
	.datab(!\sdram|Selector39~3_combout ),
	.datac(!\sdram|Selector39~1_combout ),
	.datad(!\sdram|m_state.000010000~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector39~4 .extended_lut = "off";
defparam \sdram|Selector39~4 .lut_mask = 64'h3B333B333F3F3F3F;
defparam \sdram|Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N52
dffeas \sdram|m_count[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector39~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_count[0] .is_wysiwyg = "true";
defparam \sdram|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \sdram|Selector38~2 (
// Equation(s):
// \sdram|Selector38~2_combout  = ( \sdram|m_count [1] & ( (\sdram|m_count [0] & ((\sdram|m_state.000100000~q ) # (\sdram|m_state.000000100~q ))) ) )

	.dataa(gnd),
	.datab(!\sdram|m_state.000000100~q ),
	.datac(!\sdram|m_state.000100000~q ),
	.datad(!\sdram|m_count [0]),
	.datae(gnd),
	.dataf(!\sdram|m_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector38~2 .extended_lut = "off";
defparam \sdram|Selector38~2 .lut_mask = 64'h00000000003F003F;
defparam \sdram|Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \sdram|Selector38~3 (
// Equation(s):
// \sdram|Selector38~3_combout  = ( \sdram|Selector38~0_combout  & ( (!\sdram|m_state.000001000~q  & (!\sdram|m_state.010000000~q  & !\sdram|Selector38~2_combout )) ) ) # ( !\sdram|Selector38~0_combout  & ( (!\sdram|m_state.010000000~q  & 
// !\sdram|Selector38~2_combout ) ) )

	.dataa(gnd),
	.datab(!\sdram|m_state.000001000~q ),
	.datac(!\sdram|m_state.010000000~q ),
	.datad(!\sdram|Selector38~2_combout ),
	.datae(gnd),
	.dataf(!\sdram|Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector38~3 .extended_lut = "off";
defparam \sdram|Selector38~3 .lut_mask = 64'hF000F000C000C000;
defparam \sdram|Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \sdram|Selector38~4 (
// Equation(s):
// \sdram|Selector38~4_combout  = ( \sdram|m_count [1] & ( \sdram|Selector38~0_combout  & ( (!\sdram|Selector36~1_combout ) # ((!\sdram|Selector38~1_combout ) # (!\sdram|Selector38~3_combout )) ) ) ) # ( !\sdram|m_count [1] & ( \sdram|Selector38~0_combout  & 
// ( !\sdram|Selector38~3_combout  ) ) ) # ( \sdram|m_count [1] & ( !\sdram|Selector38~0_combout  & ( (!\sdram|Selector36~1_combout ) # ((!\sdram|Selector38~1_combout ) # ((!\sdram|Selector38~3_combout ) # (\sdram|m_state.000010000~q ))) ) ) ) # ( 
// !\sdram|m_count [1] & ( !\sdram|Selector38~0_combout  & ( !\sdram|Selector38~3_combout  ) ) )

	.dataa(!\sdram|Selector36~1_combout ),
	.datab(!\sdram|Selector38~1_combout ),
	.datac(!\sdram|Selector38~3_combout ),
	.datad(!\sdram|m_state.000010000~q ),
	.datae(!\sdram|m_count [1]),
	.dataf(!\sdram|Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector38~4 .extended_lut = "off";
defparam \sdram|Selector38~4 .lut_mask = 64'hF0F0FEFFF0F0FEFE;
defparam \sdram|Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N25
dffeas \sdram|m_count[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector38~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_count[1] .is_wysiwyg = "true";
defparam \sdram|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \sdram|Selector29~0 (
// Equation(s):
// \sdram|Selector29~0_combout  = ( \sdram|m_state.100000000~DUPLICATE_q  & ( (!\sdram|m_count [1] & (\sdram|m_next~17_combout  & (!\sdram|refresh_request~q ))) # (\sdram|m_count [1] & (((\sdram|m_next~17_combout  & !\sdram|refresh_request~q )) # 
// (\sdram|m_state.000100000~q ))) ) ) # ( !\sdram|m_state.100000000~DUPLICATE_q  & ( (\sdram|m_count [1] & \sdram|m_state.000100000~q ) ) )

	.dataa(!\sdram|m_count [1]),
	.datab(!\sdram|m_next~17_combout ),
	.datac(!\sdram|refresh_request~q ),
	.datad(!\sdram|m_state.000100000~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.100000000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector29~0 .extended_lut = "off";
defparam \sdram|Selector29~0 .lut_mask = 64'h0055005530753075;
defparam \sdram|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \sdram|m_state.000100000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000100000 .is_wysiwyg = "true";
defparam \sdram|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \sdram|Selector30~2 (
// Equation(s):
// \sdram|Selector30~2_combout  = ( \sdram|m_count [1] & ( \sdram|Selector30~1_combout  ) ) # ( !\sdram|m_count [1] & ( (\sdram|Selector30~1_combout ) # (\sdram|m_state.000100000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|m_state.000100000~q ),
	.datad(!\sdram|Selector30~1_combout ),
	.datae(gnd),
	.dataf(!\sdram|m_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector30~2 .extended_lut = "off";
defparam \sdram|Selector30~2 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \sdram|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \sdram|m_state.001000000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.001000000 .is_wysiwyg = "true";
defparam \sdram|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \sdram|Selector3~0 (
// Equation(s):
// \sdram|Selector3~0_combout  = ( !\sdram|i_state.010~q  & ( (!\sdram|i_state.011~q  & (\sdram|i_state.000~q  & ((!\sdram|i_state.101~q ) # (\sdram|i_cmd [0])))) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.101~q ),
	.datac(!\sdram|i_state.000~q ),
	.datad(!\sdram|i_cmd [0]),
	.datae(gnd),
	.dataf(!\sdram|i_state.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector3~0 .extended_lut = "off";
defparam \sdram|Selector3~0 .lut_mask = 64'h080A080A00000000;
defparam \sdram|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \sdram|i_cmd[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_cmd[0] .is_wysiwyg = "true";
defparam \sdram|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \sdram|always5~0 (
// Equation(s):
// \sdram|always5~0_combout  = ( \sdram|Equal3~0_combout  & ( \sdram|pending~0_combout  & ( !\sdram|f_pop~q  ) ) ) # ( !\sdram|Equal3~0_combout  & ( \sdram|pending~0_combout  & ( (!\sdram|f_pop~q ) # ((\sdram|pending~9_combout  & 
// (!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & \sdram|pending~2_combout ))) ) ) ) # ( \sdram|Equal3~0_combout  & ( !\sdram|pending~0_combout  & ( !\sdram|f_pop~q  ) ) ) # ( !\sdram|Equal3~0_combout  & ( !\sdram|pending~0_combout  & ( 
// !\sdram|f_pop~q  ) ) )

	.dataa(!\sdram|pending~9_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datac(!\sdram|f_pop~q ),
	.datad(!\sdram|pending~2_combout ),
	.datae(!\sdram|Equal3~0_combout ),
	.dataf(!\sdram|pending~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|always5~0 .extended_lut = "off";
defparam \sdram|always5~0 .lut_mask = 64'hF0F0F0F0F0F4F0F0;
defparam \sdram|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \sdram|Selector22~0 (
// Equation(s):
// \sdram|Selector22~0_combout  = ( \sdram|init_done~DUPLICATE_q  & ( \sdram|m_state.000000001~q  & ( (!\sdram|m_state.000010000~q  & (\sdram|m_state.001000000~q )) # (\sdram|m_state.000010000~q  & ((\sdram|always5~0_combout ))) ) ) ) # ( 
// !\sdram|init_done~DUPLICATE_q  & ( \sdram|m_state.000000001~q  & ( (!\sdram|m_state.000010000~q  & (\sdram|m_state.001000000~q )) # (\sdram|m_state.000010000~q  & ((\sdram|always5~0_combout ))) ) ) ) # ( !\sdram|init_done~DUPLICATE_q  & ( 
// !\sdram|m_state.000000001~q  & ( (\sdram|i_cmd [0] & ((!\sdram|m_state.000010000~q ) # (\sdram|always5~0_combout ))) ) ) )

	.dataa(!\sdram|m_state.001000000~q ),
	.datab(!\sdram|i_cmd [0]),
	.datac(!\sdram|m_state.000010000~q ),
	.datad(!\sdram|always5~0_combout ),
	.datae(!\sdram|init_done~DUPLICATE_q ),
	.dataf(!\sdram|m_state.000000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector22~0 .extended_lut = "off";
defparam \sdram|Selector22~0 .lut_mask = 64'h30330000505F505F;
defparam \sdram|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N49
dffeas \sdram|m_cmd[0]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \sdram|Selector1~0 (
// Equation(s):
// \sdram|Selector1~0_combout  = (!\sdram|i_state.011~q  & (\sdram|i_state.000~DUPLICATE_q  & ((!\sdram|i_state.101~q ) # (\sdram|i_cmd [2]))))

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.000~DUPLICATE_q ),
	.datac(!\sdram|i_state.101~q ),
	.datad(!\sdram|i_cmd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector1~0 .extended_lut = "off";
defparam \sdram|Selector1~0 .lut_mask = 64'h2022202220222022;
defparam \sdram|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N34
dffeas \sdram|i_cmd[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_cmd[2] .is_wysiwyg = "true";
defparam \sdram|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \sdram|Selector20~0 (
// Equation(s):
// \sdram|Selector20~0_combout  = ( \sdram|WideOr8~0_combout  & ( (!\sdram|init_done~DUPLICATE_q  & (!\sdram|m_state.000000001~q  & \sdram|i_cmd [2])) ) ) # ( !\sdram|WideOr8~0_combout  & ( ((!\sdram|init_done~DUPLICATE_q  & \sdram|i_cmd [2])) # 
// (\sdram|m_state.000000001~q ) ) )

	.dataa(!\sdram|init_done~DUPLICATE_q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|i_cmd [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector20~0 .extended_lut = "off";
defparam \sdram|Selector20~0 .lut_mask = 64'h3B3B3B3B08080808;
defparam \sdram|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N59
dffeas \sdram|m_cmd[2]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \sdram|Selector2~0 (
// Equation(s):
// \sdram|Selector2~0_combout  = ( !\sdram|i_state.001~q  & ( (!\sdram|i_state.011~q  & (\sdram|i_state.000~DUPLICATE_q  & ((!\sdram|i_state.101~q ) # (\sdram|i_cmd [1])))) ) )

	.dataa(!\sdram|i_state.011~q ),
	.datab(!\sdram|i_state.101~q ),
	.datac(!\sdram|i_state.000~DUPLICATE_q ),
	.datad(!\sdram|i_cmd [1]),
	.datae(gnd),
	.dataf(!\sdram|i_state.001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector2~0 .extended_lut = "off";
defparam \sdram|Selector2~0 .lut_mask = 64'h080A080A00000000;
defparam \sdram|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N16
dffeas \sdram|i_cmd[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_cmd[1] .is_wysiwyg = "true";
defparam \sdram|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \sdram|Selector21~0 (
// Equation(s):
// \sdram|Selector21~0_combout  = ( \sdram|i_cmd [1] & ( \sdram|m_state.010000000~q  & ( (!\sdram|always5~0_combout  & (\sdram|WideOr9~0_combout  & ((!\sdram|init_done~DUPLICATE_q ) # (\sdram|m_state.000000001~q )))) # (\sdram|always5~0_combout  & 
// (((!\sdram|init_done~DUPLICATE_q )) # (\sdram|m_state.000000001~q ))) ) ) ) # ( !\sdram|i_cmd [1] & ( \sdram|m_state.010000000~q  & ( (\sdram|m_state.000000001~q  & ((\sdram|WideOr9~0_combout ) # (\sdram|always5~0_combout ))) ) ) ) # ( \sdram|i_cmd [1] & 
// ( !\sdram|m_state.010000000~q  & ( (!\sdram|m_state.000000001~q  & (!\sdram|init_done~DUPLICATE_q  & ((\sdram|WideOr9~0_combout ) # (\sdram|always5~0_combout )))) # (\sdram|m_state.000000001~q  & (\sdram|always5~0_combout  & (!\sdram|WideOr9~0_combout ))) 
// ) ) ) # ( !\sdram|i_cmd [1] & ( !\sdram|m_state.010000000~q  & ( (\sdram|always5~0_combout  & (\sdram|m_state.000000001~q  & !\sdram|WideOr9~0_combout )) ) ) )

	.dataa(!\sdram|always5~0_combout ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|init_done~DUPLICATE_q ),
	.datae(!\sdram|i_cmd [1]),
	.dataf(!\sdram|m_state.010000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector21~0 .extended_lut = "off";
defparam \sdram|Selector21~0 .lut_mask = 64'h10105C1013135F13;
defparam \sdram|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \sdram|m_cmd[1]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \sdram|Equal4~0 (
// Equation(s):
// \sdram|Equal4~0_combout  = ( \sdram|m_cmd[1]~_Duplicate_1_q  & ( (!\sdram|m_cmd[0]~_Duplicate_1_q  & !\sdram|m_cmd[2]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|m_cmd[0]~_Duplicate_1_q ),
	.datad(!\sdram|m_cmd[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|m_cmd[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Equal4~0 .extended_lut = "off";
defparam \sdram|Equal4~0 .lut_mask = 64'h00000000F000F000;
defparam \sdram|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N55
dffeas \sdram|rd_valid[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rd_valid[0] .is_wysiwyg = "true";
defparam \sdram|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N40
dffeas \sdram|rd_valid[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|rd_valid [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rd_valid[1] .is_wysiwyg = "true";
defparam \sdram|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N40
dffeas \sdram|rd_valid[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|rd_valid [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|rd_valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|rd_valid[2] .is_wysiwyg = "true";
defparam \sdram|rd_valid[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N56
dffeas \sdram|za_valid (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|rd_valid [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|za_valid .is_wysiwyg = "true";
defparam \sdram|za_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]))) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1] & ( 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1])) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1])))) ) ) ) # ( 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1] & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]))) # (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1] & !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]))) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1] & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2] & ( 
// (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2] & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1])) # 
// (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0] & (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0] & !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1])))) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [0]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [1]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr [2]),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [1]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 .lut_mask = 64'h4200042000422004;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout  & ( (!\sdram|za_valid~q  & (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q  & 
// ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout )))) # (\sdram|za_valid~q  & ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # 
// ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout )))) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q  & 
// ((!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ) # (!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ))) ) )

	.dataa(!\sdram|za_valid~q ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 .lut_mask = 64'h00FC00FC54FC54FC;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N58
dffeas \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout  = ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q  & ( \sdram|za_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|za_valid~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rdata_fifo|write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write .lut_mask = 64'h00FF00FF00000000;
defparam \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15_combout  = ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [9])

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N8
dffeas \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \nios|cpu|av_ld_byte1_data_nxt[1]~7 (
// Equation(s):
// \nios|cpu|av_ld_byte1_data_nxt[1]~7_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( ((\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9] & \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout )) # 
// (\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [9]) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9] & 
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload [9]),
	.datab(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|av_ld_byte1_data_nxt[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~7 .extended_lut = "off";
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~7 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios|cpu|av_ld_byte1_data_nxt[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \nios|cpu|F_iw[9]~66 (
// Equation(s):
// \nios|cpu|F_iw[9]~66_combout  = ( \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [9])) # 
// (\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]) ) ) # ( !\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [9]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [9]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[9]~66 .extended_lut = "off";
defparam \nios|cpu|F_iw[9]~66 .lut_mask = 64'h0505050505FF05FF;
defparam \nios|cpu|F_iw[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \nios|cpu|F_iw[9]~67 (
// Equation(s):
// \nios|cpu|F_iw[9]~67_combout  = ( !\nios|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & \nios|cpu|av_ld_byte1_data_nxt[1]~7_combout )) # (\nios|cpu|F_iw[9]~66_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(!\nios|cpu|av_ld_byte1_data_nxt[1]~7_combout ),
	.datad(!\nios|cpu|F_iw[9]~66_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[9]~67 .extended_lut = "off";
defparam \nios|cpu|F_iw[9]~67 .lut_mask = 64'h03FF03FF00000000;
defparam \nios|cpu|F_iw[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N38
dffeas \nios|cpu|D_iw[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[9]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \nios|cpu|Equal134~0 (
// Equation(s):
// \nios|cpu|Equal134~0_combout  = ( !\nios|cpu|D_iw [8] & ( (!\nios|cpu|D_iw [9] & (\nios|cpu|D_iw [7] & !\nios|cpu|D_iw [10])) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|D_iw [9]),
	.datac(!\nios|cpu|D_iw [7]),
	.datad(!\nios|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal134~0 .extended_lut = "off";
defparam \nios|cpu|Equal134~0 .lut_mask = 64'h0C000C0000000000;
defparam \nios|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \nios|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \nios|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( !\nios|cpu|R_ctrl_break~q  & ( (!\nios|cpu|Equal134~0_combout  & ((((\nios|cpu|W_bstatus_reg~DUPLICATE_q ))))) # (\nios|cpu|Equal134~0_combout  & ((!\nios|cpu|R_ctrl_wrctl_inst~q  & 
// (((\nios|cpu|W_bstatus_reg~DUPLICATE_q )))) # (\nios|cpu|R_ctrl_wrctl_inst~q  & ((!\nios|cpu|D_iw [6] & (\nios|cpu|E_src1 [0])) # (\nios|cpu|D_iw [6] & ((\nios|cpu|W_bstatus_reg~DUPLICATE_q ))))))) ) ) # ( \nios|cpu|R_ctrl_break~q  & ( 
// (((\nios|cpu|W_status_reg_pie~q ))) ) )

	.dataa(!\nios|cpu|Equal134~0_combout ),
	.datab(!\nios|cpu|E_src1 [0]),
	.datac(!\nios|cpu|W_status_reg_pie~q ),
	.datad(!\nios|cpu|D_iw [6]),
	.datae(!\nios|cpu|R_ctrl_break~q ),
	.dataf(!\nios|cpu|W_bstatus_reg~DUPLICATE_q ),
	.datag(!\nios|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "on";
defparam \nios|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h01000F0FFBFF0F0F;
defparam \nios|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \nios|cpu|W_bstatus_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \nios|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \nios|cpu|D_op_eret (
// Equation(s):
// \nios|cpu|D_op_eret~combout  = ( \nios|cpu|Equal62~15_combout  & ( \nios|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_op_eret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_op_eret .extended_lut = "off";
defparam \nios|cpu|D_op_eret .lut_mask = 64'h0000000033333333;
defparam \nios|cpu|D_op_eret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \nios|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \nios|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \nios|cpu|Equal132~0_combout  & ( (!\nios|cpu|R_ctrl_wrctl_inst~q  & ((\nios|cpu|W_status_reg_pie~q ))) # (\nios|cpu|R_ctrl_wrctl_inst~q  & (\nios|cpu|E_src1 [0])) ) ) # ( !\nios|cpu|Equal132~0_combout  & 
// ( \nios|cpu|W_status_reg_pie~q  ) )

	.dataa(!\nios|cpu|R_ctrl_wrctl_inst~q ),
	.datab(gnd),
	.datac(!\nios|cpu|E_src1 [0]),
	.datad(!\nios|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \nios|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \nios|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N15
cyclonev_lcell_comb \nios|cpu|D_op_bret (
// Equation(s):
// \nios|cpu|D_op_bret~combout  = ( \nios|cpu|Equal62~16_combout  & ( \nios|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_op_bret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_op_bret .extended_lut = "off";
defparam \nios|cpu|D_op_bret .lut_mask = 64'h0000000033333333;
defparam \nios|cpu|D_op_bret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \nios|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \nios|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( \nios|cpu|F_pc_sel_nxt.10~0_combout  & ( \nios|cpu|D_op_bret~combout  & ( (!\nios|cpu|D_op_eret~combout  & (\nios|cpu|W_bstatus_reg~q )) # (\nios|cpu|D_op_eret~combout  & ((\nios|cpu|W_estatus_reg~q ))) ) 
// ) ) # ( \nios|cpu|F_pc_sel_nxt.10~0_combout  & ( !\nios|cpu|D_op_bret~combout  & ( (!\nios|cpu|D_op_eret~combout  & (\nios|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\nios|cpu|D_op_eret~combout  & ((\nios|cpu|W_estatus_reg~q ))) ) ) )

	.dataa(!\nios|cpu|W_bstatus_reg~q ),
	.datab(!\nios|cpu|D_op_eret~combout ),
	.datac(!\nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datad(!\nios|cpu|W_estatus_reg~q ),
	.datae(!\nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.dataf(!\nios|cpu|D_op_bret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \nios|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h00000C3F00004477;
defparam \nios|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \nios|cpu|W_status_reg_pie (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \nios|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N45
cyclonev_lcell_comb \nios|cpu|intr_req (
// Equation(s):
// \nios|cpu|intr_req~combout  = ( \nios|cpu|W_ipending_reg [0] & ( \nios|cpu|W_status_reg_pie~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_ipending_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|intr_req .extended_lut = "off";
defparam \nios|cpu|intr_req .lut_mask = 64'h0000000000FF00FF;
defparam \nios|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \nios|cpu|F_iw[2]~20 (
// Equation(s):
// \nios|cpu|F_iw[2]~20_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ( ((\onchip|the_altsyncram|auto_generated|q_a [2] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & ( (\onchip|the_altsyncram|auto_generated|q_a [2] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[2]~20 .extended_lut = "off";
defparam \nios|cpu|F_iw[2]~20 .lut_mask = 64'h000F000F555F555F;
defparam \nios|cpu|F_iw[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \nios|cpu|F_iw[2]~21 (
// Equation(s):
// \nios|cpu|F_iw[2]~21_combout  = ( \nios|cpu|F_iw[2]~20_combout  & ( !\nios|cpu|intr_req~combout  ) ) # ( !\nios|cpu|F_iw[2]~20_combout  & ( (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & (!\nios|cpu|intr_req~combout  & 
// \nios|cpu|F_iw[2]~19_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(!\nios|cpu|intr_req~combout ),
	.datad(!\nios|cpu|F_iw[2]~19_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|F_iw[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[2]~21 .extended_lut = "off";
defparam \nios|cpu|F_iw[2]~21 .lut_mask = 64'h00300030F0F0F0F0;
defparam \nios|cpu|F_iw[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \nios|cpu|D_iw[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \nios|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \nios|cpu|D_ctrl_alu_subtract~0_combout  = ( \nios|cpu|D_iw [1] & ( (\nios|cpu|D_iw [2] & (\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & !\nios|cpu|D_iw [0]))) ) ) # ( !\nios|cpu|D_iw [1] & ( (!\nios|cpu|D_iw [2] & 
// (\nios|cpu|D_iw[4]~DUPLICATE_q  & (!\nios|cpu|D_iw[3]~DUPLICATE_q  & !\nios|cpu|D_iw [0]))) ) )

	.dataa(!\nios|cpu|D_iw [2]),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h2000200010001000;
defparam \nios|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \nios|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \nios|cpu|D_ctrl_alu_subtract~1_combout  = ( \nios|cpu|D_iw [15] & ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [13] & ((!\nios|cpu|D_iw [11] & ((!\nios|cpu|D_iw [14]))) # (\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [16] & \nios|cpu|D_iw [14])))) ) ) ) # ( 
// !\nios|cpu|D_iw [15] & ( !\nios|cpu|D_iw [12] & ( (!\nios|cpu|D_iw [11] & (\nios|cpu|D_iw [14] & !\nios|cpu|D_iw [13])) ) ) )

	.dataa(!\nios|cpu|D_iw [16]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [14]),
	.datad(!\nios|cpu|D_iw [13]),
	.datae(!\nios|cpu|D_iw [15]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h0C00C10000000000;
defparam \nios|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N42
cyclonev_lcell_comb \nios|cpu|E_alu_sub~0 (
// Equation(s):
// \nios|cpu|E_alu_sub~0_combout  = ( \nios|cpu|Equal0~0_combout  & ( (\nios|cpu|R_valid~q  & (((\nios|cpu|D_ctrl_alu_subtract~2_combout ) # (\nios|cpu|D_ctrl_alu_subtract~1_combout )) # (\nios|cpu|D_ctrl_alu_subtract~0_combout ))) ) ) # ( 
// !\nios|cpu|Equal0~0_combout  & ( (\nios|cpu|R_valid~q  & ((\nios|cpu|D_ctrl_alu_subtract~2_combout ) # (\nios|cpu|D_ctrl_alu_subtract~0_combout ))) ) )

	.dataa(!\nios|cpu|D_ctrl_alu_subtract~0_combout ),
	.datab(!\nios|cpu|D_ctrl_alu_subtract~1_combout ),
	.datac(!\nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(!\nios|cpu|R_valid~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \nios|cpu|E_alu_sub~0 .lut_mask = 64'h005F005F007F007F;
defparam \nios|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas \nios|cpu|E_alu_sub (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \nios|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \nios|cpu|E_logic_result[22]~11 (
// Equation(s):
// \nios|cpu|E_logic_result[22]~11_combout  = ( \nios|cpu|E_src1 [22] & ( !\nios|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\nios|cpu|R_logic_op [0]) # (!\nios|cpu|E_src2 [22]))) ) ) # ( !\nios|cpu|E_src1 [22] & ( (!\nios|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\nios|cpu|R_logic_op [0] & !\nios|cpu|E_src2 [22])) # (\nios|cpu|R_logic_op[1]~DUPLICATE_q  & ((\nios|cpu|E_src2 [22]))) ) )

	.dataa(gnd),
	.datab(!\nios|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\nios|cpu|R_logic_op [0]),
	.datad(!\nios|cpu|E_src2 [22]),
	.datae(gnd),
	.dataf(!\nios|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_logic_result[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_logic_result[22]~11 .extended_lut = "off";
defparam \nios|cpu|E_logic_result[22]~11 .lut_mask = 64'hC033C033333C333C;
defparam \nios|cpu|E_logic_result[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \nios|cpu|E_alu_result[22]~12 (
// Equation(s):
// \nios|cpu|E_alu_result[22]~12_combout  = ( \nios|cpu|E_shift_rot_result [22] & ( \nios|cpu|R_ctrl_shift_rot~q  ) ) # ( \nios|cpu|E_shift_rot_result [22] & ( !\nios|cpu|R_ctrl_shift_rot~q  & ( (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~45_sumout )) # 
// (\nios|cpu|R_ctrl_logic~q  & ((\nios|cpu|E_logic_result[22]~11_combout ))) ) ) ) # ( !\nios|cpu|E_shift_rot_result [22] & ( !\nios|cpu|R_ctrl_shift_rot~q  & ( (!\nios|cpu|R_ctrl_logic~q  & (\nios|cpu|Add2~45_sumout )) # (\nios|cpu|R_ctrl_logic~q  & 
// ((\nios|cpu|E_logic_result[22]~11_combout ))) ) ) )

	.dataa(!\nios|cpu|Add2~45_sumout ),
	.datab(!\nios|cpu|R_ctrl_logic~q ),
	.datac(!\nios|cpu|E_logic_result[22]~11_combout ),
	.datad(gnd),
	.datae(!\nios|cpu|E_shift_rot_result [22]),
	.dataf(!\nios|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|E_alu_result[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|E_alu_result[22]~12 .extended_lut = "off";
defparam \nios|cpu|E_alu_result[22]~12 .lut_mask = 64'h474747470000FFFF;
defparam \nios|cpu|E_alu_result[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \nios|cpu|W_alu_result[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~2_combout  = ( !\nios|cpu|W_alu_result [19] & ( !\nios|cpu|W_alu_result [20] & ( (!\nios|cpu|W_alu_result [22] & (!\nios|cpu|W_alu_result [16] & (!\nios|cpu|W_alu_result [18] & !\nios|cpu|W_alu_result [21]))) ) ) )

	.dataa(!\nios|cpu|W_alu_result [22]),
	.datab(!\nios|cpu|W_alu_result [16]),
	.datac(!\nios|cpu|W_alu_result [18]),
	.datad(!\nios|cpu|W_alu_result [21]),
	.datae(!\nios|cpu|W_alu_result [19]),
	.dataf(!\nios|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~2 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|router|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~1_combout  = ( \nios|cpu|W_alu_result [13] & ( (\mm_interconnect_0|router|Equal1~2_combout  & (\mm_interconnect_0|router|Equal1~1_combout  & (\mm_interconnect_0|router|Equal2~0_combout  & 
// \mm_interconnect_0|router|Equal1~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h0000000000010001;
defparam \mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src4_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src4_valid~1_combout  = ( \nios|cpu|W_alu_result [3] & ( \mm_interconnect_0|router|Equal3~2_combout  & ( (!\mm_interconnect_0|router|Equal2~1_combout  & 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & (!\mm_interconnect_0|router|Equal1~4_combout  & \nios|cpu|W_alu_result [4]))) ) ) ) # ( \nios|cpu|W_alu_result [3] & ( !\mm_interconnect_0|router|Equal3~2_combout  
// & ( (!\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & !\mm_interconnect_0|router|Equal1~4_combout )) ) ) ) # ( !\nios|cpu|W_alu_result [3] & ( 
// !\mm_interconnect_0|router|Equal3~2_combout  & ( (!\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout  & !\mm_interconnect_0|router|Equal1~4_combout )) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_begintransfer~0_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~4_combout ),
	.datad(!\nios|cpu|W_alu_result [4]),
	.datae(!\nios|cpu|W_alu_result [3]),
	.dataf(!\mm_interconnect_0|router|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src4_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src4_valid~1 .lut_mask = 64'h2020202000000020;
defparam \mm_interconnect_0|cmd_demux|src4_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|update_grant~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  & 
// (((\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_demux|src4_valid~1_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  & (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( ((!\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & ((!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ) # 
// (!\mm_interconnect_0|cmd_mux_004|saved_grant [1])))) # (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( 
// ((!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ) # (!\mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .lut_mask = 64'hFFDDF5D500110515;
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_004|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \mm_interconnect_0|cmd_mux_004|packet_in_progress (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  & 
// (((\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_demux|src4_valid~1_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout  & (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout )))) # (\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout )) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & (((\mm_interconnect_0|cmd_demux|src4_valid~1_combout )))) # 
// (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & (((!\mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|last_cycle~0_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .lut_mask = 64'h3F1D351500110515;
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N49
dffeas \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout 

	.dataa(!\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N53
dffeas \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( (!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & (\mm_interconnect_0|cmd_demux|src4_valid~1_combout  & 
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1])) ) ) # ( !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( \mm_interconnect_0|cmd_demux|src4_valid~1_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .lut_mask = 64'h0F0F0F0F000C000C;
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \mm_interconnect_0|cmd_mux_004|saved_grant[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[73] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [73] = (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[73] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[73] .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[73] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|src_data [73]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder_combout  = \mm_interconnect_0|cmd_mux_004|src_data [73]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [73] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [73] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [73] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [73] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N53
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [73] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84]~q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|src_data [73] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84]~q ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][84]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N14
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N55
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N40
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N16
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N58
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N44
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0_combout  = !\mm_interconnect_0|sdram_s1_agent|cp_ready~combout  $ (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N26
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [1] & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder_combout  = \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19]~q  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N47
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N40
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N19
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N55
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N55
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N37
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58]~q  ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N8
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout  & ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q 
// ))) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout  & (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~q )) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6] & ( 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12 .lut_mask = 64'h0FFF0FFF03F303F3;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ) 
// # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout  
// & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q  & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q  & 
// ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5] & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout  ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58]~q ),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7 .lut_mask = 64'h5555FFFF0055AAFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N40
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]) 
// # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used 
// [4]) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q  & ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout  ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [4]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~q ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4 .lut_mask = 64'h0000FFFFAFAFAFAF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ) 
// ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout  & ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ))) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout  & (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [3]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3 .lut_mask = 64'h30FC30FC33FF33FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N49
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ) 
// ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout  & ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ))) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout  & (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2])) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2 .lut_mask = 64'h0AFA0AFA0FFF0FFF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1_combout  = ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ) 
// ) ) # ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout  & ((\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ))) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout  & (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1 .lut_mask = 64'h30FC30FC33FF33FF;
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N14
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N30
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5_sumout  = SUM(( (\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [0] & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ))) ) + ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q  ) + ( !VCC ))
// \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~6  = CARRY(( (\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [0] & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ))) ) + ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5_sumout ),
	.cout(\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 .lut_mask = 64'h000000FF000000FC;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N27
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0] = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5_sumout  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N29
dffeas \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N33
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1_sumout  = SUM(( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout  & (((\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1])))) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout  & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1]))) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~q )))) ) + ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q  ) + ( \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~6  ))

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~q ),
	.datad(!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datag(gnd),
	.cin(\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 .lut_mask = 64'h0000FF00000001EF;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N24
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1] = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1_sumout  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N26
dffeas \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N38
dffeas \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder_combout ),
	.asdata(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N51
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0_combout  = ( !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q  & ( \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q  ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 .lut_mask = 64'h5555555500000000;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N52
dffeas \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout  = ( \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1] & ( \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( 
// (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1] & ( 
// \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1])) # 
// (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) ) ) # ( \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1] & ( 
// !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q  & \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used 
// [0])) ) ) ) # ( !\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1] & ( !\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & 
// (!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1])) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q  & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & 
// (!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1])) # (\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))))) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datab(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~q ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.dataf(!\mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 .lut_mask = 64'hAAB80030AAF000F0;
defparam \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_004|src1_valid~1 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (\mm_interconnect_0|sdram_s1_agent|rp_valid~combout  & ((!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ) # 
// (!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~1 .lut_mask = 64'h0000000000EE00EE;
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \nios|cpu|F_iw[14]~28 (
// Equation(s):
// \nios|cpu|F_iw[14]~28_combout  = ( !\nios|cpu|intr_req~combout  & ( (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// ((!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])))) # (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (!\onchip|the_altsyncram|auto_generated|q_a [14] & ((!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # 
// (!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [14]),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datae(gnd),
	.dataf(!\nios|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[14]~28 .extended_lut = "off";
defparam \nios|cpu|F_iw[14]~28 .lut_mask = 64'hFAC8FAC800000000;
defparam \nios|cpu|F_iw[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \nios|cpu|F_iw[14]~29 (
// Equation(s):
// \nios|cpu|F_iw[14]~29_combout  = ( \nios|cpu|av_ld_byte1_data_nxt[6]~3_combout  & ( (!\nios|cpu|F_iw[14]~28_combout ) # (\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ) ) ) # ( !\nios|cpu|av_ld_byte1_data_nxt[6]~3_combout  & ( 
// !\nios|cpu|F_iw[14]~28_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|F_iw[14]~28_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|av_ld_byte1_data_nxt[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[14]~29 .extended_lut = "off";
defparam \nios|cpu|F_iw[14]~29 .lut_mask = 64'hFF00FF00FF33FF33;
defparam \nios|cpu|F_iw[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \nios|cpu|D_iw[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[14]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \nios|cpu|D_ctrl_break~0 (
// Equation(s):
// \nios|cpu|D_ctrl_break~0_combout  = ( \nios|cpu|D_iw [16] & ( \nios|cpu|Equal0~0_combout  & ( (!\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [13] & (\nios|cpu|D_iw [15] & !\nios|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [13]),
	.datac(!\nios|cpu|D_iw [15]),
	.datad(!\nios|cpu|D_iw [12]),
	.datae(!\nios|cpu|D_iw [16]),
	.dataf(!\nios|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_break~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_break~0 .lut_mask = 64'h0000000000000200;
defparam \nios|cpu|D_ctrl_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N43
dffeas \nios|cpu|R_ctrl_break (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \nios|cpu|hbreak_enabled~0 (
// Equation(s):
// \nios|cpu|hbreak_enabled~0_combout  = ((!\nios|cpu|D_op_bret~combout  & \nios|cpu|hbreak_enabled~q )) # (\nios|cpu|R_ctrl_break~q )

	.dataa(!\nios|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(!\nios|cpu|D_op_bret~combout ),
	.datad(!\nios|cpu|hbreak_enabled~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|hbreak_enabled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|hbreak_enabled~0 .extended_lut = "off";
defparam \nios|cpu|hbreak_enabled~0 .lut_mask = 64'h55F555F555F555F5;
defparam \nios|cpu|hbreak_enabled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N16
dffeas \nios|cpu|hbreak_enabled (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|hbreak_enabled~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \nios|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N16
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N23
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N29
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0404040407070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0000000020002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hB888B88830003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0505050555005500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h3332373232323333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0000000000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 64'h0E0E1F1F0E0A1F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h00FF005500BF0055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h1010101010101810;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0004000404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 64'h0F0F0FAFFFFF7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder_combout  = 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(gnd),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N11
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h551D551D470F470F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h0000000022002200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h01F101F100F000F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .extended_lut = "off";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.dataf(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0202000002022222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h50A050A050A050A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h1111111111F111F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0A0A0A0A0AA00AA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hFD000000FF000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h00AA002A02A802A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h2022222222222228;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hA005A0050F050F05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h00000A0A88080A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h111111111FFF1FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hF000F00055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h00A000A000800080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h1010D010FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h00500050C0500050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h2000200020AA20AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000000000008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0033555505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h000F000F555F555F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hCFCFCFCF3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h8F8F8F8F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hD57FD57F55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h8F7F0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hC8C2C8C2AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000002000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h586A586A20AA20AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04070407F4F7F4F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h9C209C20DFA0DFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h550355CF550355CF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h726A726AD0C0D0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h30303A3A35353F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0047FF470047FF47;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h2AAA000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFFFE00CE00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF13331333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~1_combout ),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg 
// [21]) ) ) ) # ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [21] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) 
// ) ) ) # ( \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [21]) ) ) ) # 
// ( !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [21] & !\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) )

	.dataa(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg [21]),
	.datab(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg [21]),
	.datac(gnd),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [23]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39 .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39 .lut_mask = 64'h550055FF330033FF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~21_combout ),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = ( 
// \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder .extended_lut = "off";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N2
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N32
dffeas \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \rst_controller|merged_reset~0 (
// Equation(s):
// \rst_controller|merged_reset~0_combout  = (!\reset_reset_n~input_o ) # (\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_reset_n~input_o ),
	.datad(!\nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|merged_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|merged_reset~0 .extended_lut = "off";
defparam \rst_controller|merged_reset~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \rst_controller|merged_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N8
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N2
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\rst_controller|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N14
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N40
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [2] & ( \rst_controller|r_sync_rst_chain [3] ) )

	.dataa(gnd),
	.datab(!\rst_controller|r_sync_rst_chain [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000033333333;
defparam \rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N56
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_controller|r_sync_rst_chain [2]),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000000FFFF;
defparam \rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N43
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(!\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N26
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\rst_controller|r_sync_rst_chain [1] & \rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|r_sync_rst_chain [1]),
	.datad(!\rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .extended_lut = "off";
defparam \rst_controller|WideOr0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \rst_controller|r_sync_rst (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N13
dffeas \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  = ( !\nios|cpu|i_read~q  & ( (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ) ) )

	.dataa(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(!\nios|cpu|i_read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .lut_mask = 64'h5050000050500000;
defparam \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( \mm_interconnect_0|router_001|Equal2~0_combout  & ( (\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & (\mm_interconnect_0|router_001|Equal1~0_combout  & 
// (\mm_interconnect_0|router_001|Equal1~2_combout  & \mm_interconnect_0|router_001|Equal1~1_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datac(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.datad(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router_001|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h0000000000010001;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_demux|src1_valid~0_combout  & ( (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) ) ) # ( 
// !\mm_interconnect_0|cmd_demux|src1_valid~0_combout  & ( (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]) # (\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]))) ) )

	.dataa(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .lut_mask = 64'h4455445500550055;
defparam \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N38
dffeas \mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & ( ((\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\nios|cpu|i_read~q  & 
// !\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ))) # (\mm_interconnect_0|cmd_mux_001|saved_grant [0]) ) ) # ( !\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & ( 
// (\mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\nios|cpu|i_read~q  & !\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q )) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\nios|cpu|i_read~q ),
	.datac(!\mm_interconnect_0|nios_instruction_master_translator|read_accepted~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'h4040404040FF40FF;
defparam \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( 
// (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & (\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout ) # (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout )))) ) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_001|saved_grant [0] & ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// (\mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q )) ) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datac(!\jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000001010105;
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q  & ( (\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ) ) )

	.dataa(!\mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 64'h0000000000550055;
defparam \mm_interconnect_0|rsp_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \nios|cpu|F_iw[1]~13 (
// Equation(s):
// \nios|cpu|F_iw[1]~13_combout  = ( \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & ( ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [1])) # 
// (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1] & ( (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \onchip|the_altsyncram|auto_generated|q_a [1]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(!\onchip|the_altsyncram|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[1]~13 .extended_lut = "off";
defparam \nios|cpu|F_iw[1]~13 .lut_mask = 64'h0303030357575757;
defparam \nios|cpu|F_iw[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N51
cyclonev_lcell_comb \nios|cpu|F_iw[1]~14 (
// Equation(s):
// \nios|cpu|F_iw[1]~14_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( ((!\nios|cpu|D_iw[15]~0_combout ) # (\mm_interconnect_0|rsp_mux|src_data[1]~2_combout )) # (\nios|cpu|F_iw[1]~13_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout  & ( (!\nios|cpu|D_iw[15]~0_combout ) # (\nios|cpu|F_iw[1]~13_combout ) ) )

	.dataa(!\nios|cpu|F_iw[1]~13_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.datad(!\nios|cpu|D_iw[15]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_iw[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_iw[1]~14 .extended_lut = "off";
defparam \nios|cpu|F_iw[1]~14 .lut_mask = 64'hFF55FF55FF5FFF5F;
defparam \nios|cpu|F_iw[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N52
dffeas \nios|cpu|D_iw[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_iw[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \nios|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \nios|cpu|Equal0~0 (
// Equation(s):
// \nios|cpu|Equal0~0_combout  = ( \nios|cpu|D_iw[3]~DUPLICATE_q  & ( \nios|cpu|D_iw[4]~DUPLICATE_q  & ( (\nios|cpu|D_iw [1] & (!\nios|cpu|D_iw [0] & (\nios|cpu|D_iw [5] & !\nios|cpu|D_iw [2]))) ) ) )

	.dataa(!\nios|cpu|D_iw [1]),
	.datab(!\nios|cpu|D_iw [0]),
	.datac(!\nios|cpu|D_iw [5]),
	.datad(!\nios|cpu|D_iw [2]),
	.datae(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~0 .extended_lut = "off";
defparam \nios|cpu|Equal0~0 .lut_mask = 64'h0000000000000400;
defparam \nios|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \nios|cpu|Equal62~12 (
// Equation(s):
// \nios|cpu|Equal62~12_combout  = ( \nios|cpu|D_iw [13] & ( !\nios|cpu|D_iw [12] & ( (\nios|cpu|D_iw [14] & (\nios|cpu|D_iw [11] & (!\nios|cpu|D_iw [16] & \nios|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios|cpu|D_iw [14]),
	.datab(!\nios|cpu|D_iw [11]),
	.datac(!\nios|cpu|D_iw [16]),
	.datad(!\nios|cpu|D_iw [15]),
	.datae(!\nios|cpu|D_iw [13]),
	.dataf(!\nios|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal62~12 .extended_lut = "off";
defparam \nios|cpu|Equal62~12 .lut_mask = 64'h0000001000000000;
defparam \nios|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N48
cyclonev_lcell_comb \nios|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \nios|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( \nios|cpu|Equal62~13_combout  & ( \nios|cpu|Equal0~0_combout  ) ) # ( !\nios|cpu|Equal62~13_combout  & ( (\nios|cpu|Equal0~0_combout  & ((\nios|cpu|Equal62~12_combout ) # (\nios|cpu|Equal62~14_combout ))) 
// ) )

	.dataa(gnd),
	.datab(!\nios|cpu|Equal0~0_combout ),
	.datac(!\nios|cpu|Equal62~14_combout ),
	.datad(!\nios|cpu|Equal62~12_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Equal62~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'h0333033333333333;
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \nios|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \nios|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \nios|cpu|D_op_eret~combout  ) # ( !\nios|cpu|D_op_eret~combout  & ( ((\nios|cpu|D_ctrl_jmp_direct~0_combout ) # (\nios|cpu|D_op_bret~combout )) # (\nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ) ) )

	.dataa(!\nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(gnd),
	.datac(!\nios|cpu|D_op_bret~combout ),
	.datad(!\nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datae(gnd),
	.dataf(!\nios|cpu|D_op_eret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \nios|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N53
dffeas \nios|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \nios|cpu|Equal0~3 (
// Equation(s):
// \nios|cpu|Equal0~3_combout  = ( \nios|cpu|D_iw [1] & ( !\nios|cpu|D_iw [5] & ( (!\nios|cpu|D_iw[3]~DUPLICATE_q  & (!\nios|cpu|D_iw[4]~DUPLICATE_q  & (\nios|cpu|D_iw [2] & !\nios|cpu|D_iw [0]))) ) ) )

	.dataa(!\nios|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\nios|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\nios|cpu|D_iw [2]),
	.datad(!\nios|cpu|D_iw [0]),
	.datae(!\nios|cpu|D_iw [1]),
	.dataf(!\nios|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|Equal0~3 .extended_lut = "off";
defparam \nios|cpu|Equal0~3 .lut_mask = 64'h0000080000000000;
defparam \nios|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \nios|cpu|R_ctrl_br_uncond (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \nios|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \nios|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \nios|cpu|F_pc_sel_nxt~0_combout  = ( !\nios|cpu|R_ctrl_br_uncond~q  & ( (!\nios|cpu|R_ctrl_uncond_cti_non_br~q  & ((!\nios|cpu|W_cmp_result~q ) # (!\nios|cpu|R_ctrl_br~q ))) ) )

	.dataa(!\nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(gnd),
	.datac(!\nios|cpu|W_cmp_result~q ),
	.datad(!\nios|cpu|R_ctrl_br~q ),
	.datae(gnd),
	.dataf(!\nios|cpu|R_ctrl_br_uncond~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \nios|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hAAA0AAA000000000;
defparam \nios|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N15
cyclonev_lcell_comb \nios|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \nios|cpu|F_pc_sel_nxt.10~1_combout  = ( \nios|cpu|F_pc_sel_nxt.10~0_combout  & ( !\nios|cpu|F_pc_sel_nxt~0_combout  ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \nios|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \nios|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \nios|cpu|F_pc_no_crst_nxt[11]~15 (
// Equation(s):
// \nios|cpu|F_pc_no_crst_nxt[11]~15_combout  = ( \nios|cpu|Add2~5_sumout  & ( ((\nios|cpu|Add0~5_sumout ) # (\nios|cpu|F_pc_sel_nxt.01~0_combout )) # (\nios|cpu|F_pc_sel_nxt.10~1_combout ) ) ) # ( !\nios|cpu|Add2~5_sumout  & ( 
// ((!\nios|cpu|F_pc_sel_nxt.10~1_combout  & \nios|cpu|Add0~5_sumout )) # (\nios|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios|cpu|F_pc_sel_nxt.01~0_combout ),
	.datac(gnd),
	.datad(!\nios|cpu|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\nios|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios|cpu|F_pc_no_crst_nxt[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios|cpu|F_pc_no_crst_nxt[11]~15 .extended_lut = "off";
defparam \nios|cpu|F_pc_no_crst_nxt[11]~15 .lut_mask = 64'h33BB33BB77FF77FF;
defparam \nios|cpu|F_pc_no_crst_nxt[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N34
dffeas \nios|cpu|F_pc[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|F_pc_no_crst_nxt[11]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \nios|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~3 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~3_combout  = ( !\nios|cpu|F_pc [11] & ( !\nios|cpu|F_pc [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc [11]),
	.dataf(!\nios|cpu|F_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~3 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~3 .lut_mask = 64'hFFFF000000000000;
defparam \mm_interconnect_0|router_001|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src2_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  = ( \mm_interconnect_0|router_001|Equal1~2_combout  & ( \mm_interconnect_0|router_001|Equal1~0_combout  & ( (\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  & 
// ((!\mm_interconnect_0|router_001|Equal1~1_combout ) # ((!\mm_interconnect_0|router_001|Equal1~3_combout  & !\mm_interconnect_0|router_001|Equal2~0_combout )))) ) ) ) # ( !\mm_interconnect_0|router_001|Equal1~2_combout  & ( 
// \mm_interconnect_0|router_001|Equal1~0_combout  & ( \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  ) ) ) # ( \mm_interconnect_0|router_001|Equal1~2_combout  & ( !\mm_interconnect_0|router_001|Equal1~0_combout  & ( 
// \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  ) ) ) # ( !\mm_interconnect_0|router_001|Equal1~2_combout  & ( !\mm_interconnect_0|router_001|Equal1~0_combout  & ( \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  ) 
// ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~3_combout ),
	.datab(!\mm_interconnect_0|router_001|Equal2~0_combout ),
	.datac(!\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datad(!\mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.datae(!\mm_interconnect_0|router_001|Equal1~2_combout ),
	.dataf(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src2_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src2_valid~0 .lut_mask = 64'h00FF00FF00FF00F8;
defparam \mm_interconnect_0|cmd_demux_001|src2_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & ( \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & ( !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & ( 
// !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout  & !\mm_interconnect_0|cmd_demux|src4_valid~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .lut_mask = 64'h3030333300003333;
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N56
dffeas \mm_interconnect_0|cmd_mux_004|saved_grant[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [34] = ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_byteenable [2])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_byteenable [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .lut_mask = 64'h5757575757575757;
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [34]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0] & !\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~1 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~1 .lut_mask = 64'hCCCCCCCCAA00AA00;
defparam \mm_interconnect_0|sdram_s1_agent|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_agent|cp_ready (
// Equation(s):
// \mm_interconnect_0|sdram_s1_agent|cp_ready~combout  = ( \mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & ( (!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout  & !\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]) ) ) # ( 
// !\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout  & ( (!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7] & ((!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ) # (\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ))) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|WideOr0~1_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(!\mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready .lut_mask = 64'hD0D0D0D0C0C0C0C0;
defparam \mm_interconnect_0|sdram_s1_agent|cp_ready .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ) # 
// (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\mm_interconnect_0|sdram_s1_agent|cp_ready~combout  & 
// ((\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) # (\mm_interconnect_0|cmd_demux|src4_valid~1_combout ))) ) ) ) # ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// (!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ) # (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]) ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// (\mm_interconnect_0|sdram_s1_agent|cp_ready~combout  & \mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_agent|cp_ready~combout ),
	.datab(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|count [0]),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 .lut_mask = 64'h0505FFAA1515FFAA;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N44
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N55
dffeas \nios|cpu|W_alu_result[12]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\nios|cpu|E_alu_result[12]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios|cpu|W_alu_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios|cpu|W_alu_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \nios|cpu|W_alu_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[48] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [48] = ( \nios|cpu|F_pc [10] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result[12]~DUPLICATE_q ) ) ) ) # ( !\nios|cpu|F_pc [10] & ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) ) # ( \nios|cpu|F_pc [10] & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result[12]~DUPLICATE_q ) ) ) ) # ( !\nios|cpu|F_pc [10] & 
// ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result[12]~DUPLICATE_q ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\nios|cpu|W_alu_result[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc [10]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [48]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .lut_mask = 64'h11111111FFFF1111;
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [48]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [12] & ( (\mm_interconnect_0|cmd_mux_004|src_data [48]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [12] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [48]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[29] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[49] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [49] = ( \nios|cpu|F_pc [11] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result[13]~DUPLICATE_q )) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [11] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result[13]~DUPLICATE_q ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\nios|cpu|W_alu_result[13]~DUPLICATE_q ),
	.datae(!\nios|cpu|F_pc [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [49]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .lut_mask = 64'h000F555F000F555F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N22
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [49]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|src_data [49])) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [13])))

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [49]),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N55
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[30] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[30] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[30] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [30]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N10
dffeas \sdram|active_addr[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[12] .is_wysiwyg = "true";
defparam \sdram|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[29] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[29] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N34
dffeas \sdram|the_multicore_sdram_input_efifo_module|rd_address (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|the_multicore_sdram_input_efifo_module|rd_address~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29])))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \sdram|active_addr[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[11] .is_wysiwyg = "true";
defparam \sdram|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \sdram|pending~4 (
// Equation(s):
// \sdram|pending~4_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [30] & ( \sdram|active_addr [11] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (((\sdram|active_addr [12] & \sdram|the_multicore_sdram_input_efifo_module|entry_1 [29])))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30] & ( \sdram|active_addr [11] & 
// ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (((!\sdram|active_addr [12] & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [29])))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [30] & ( !\sdram|active_addr [11] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & 
// (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29])) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (((\sdram|active_addr [12] & !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29])))) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30] & ( !\sdram|active_addr [11] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29])) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & (((!\sdram|active_addr [12] & !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29])))) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [29]),
	.datab(!\sdram|active_addr [12]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [29]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q ),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [30]),
	.dataf(!\sdram|active_addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~4 .extended_lut = "off";
defparam \sdram|pending~4 .lut_mask = 64'hAAC0AA30550C5503;
defparam \sdram|pending~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [47] = ( \nios|cpu|W_alu_result [11] & ( \nios|cpu|F_pc [9] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) ) # ( !\nios|cpu|W_alu_result [11] & ( 
// \nios|cpu|F_pc [9] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) ) ) # ( \nios|cpu|W_alu_result [11] & ( !\nios|cpu|F_pc [9] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(!\nios|cpu|W_alu_result [11]),
	.dataf(!\nios|cpu|F_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .lut_mask = 64'h000000FF0F0F0FFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N55
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [47]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|cmd_mux_004|src_data [47]))) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [11]))

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [11]),
	.datad(!\mm_interconnect_0|cmd_mux_004|src_data [47]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N47
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[28] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N26
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[28] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[28] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [28]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N35
dffeas \sdram|active_addr[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[10] .is_wysiwyg = "true";
defparam \sdram|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \sdram|pending~3 (
// Equation(s):
// \sdram|pending~3_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|active_addr [12] 
// & (!\sdram|active_addr [10] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((\sdram|active_addr [10])))) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|active_addr [12] & (!\sdram|active_addr [10] $ 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((!\sdram|active_addr [10])))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( 
// !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [12] & (!\sdram|active_addr [10] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 
// [28])))) # (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((\sdram|active_addr [10])))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28] & ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30] & ( 
// (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (!\sdram|active_addr [12] & (!\sdram|active_addr [10] $ (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28])))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (((!\sdram|active_addr [10])))) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(!\sdram|active_addr [12]),
	.datac(!\sdram|active_addr [10]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [28]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [28]),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~3 .extended_lut = "off";
defparam \sdram|pending~3 .lut_mask = 64'hD058850D70522507;
defparam \sdram|pending~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[61] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [61] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios|cpu|F_pc [23] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios|cpu|F_pc [23] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios|cpu|W_alu_result [25]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios|cpu|F_pc [23] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [25]) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( 
// !\nios|cpu|F_pc [23] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [25]) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|W_alu_result [25]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\nios|cpu|F_pc [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [61]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[61] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[61] .lut_mask = 64'h030303030303FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[61] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [61]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [61] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [25]) ) ) # 
// ( !\mm_interconnect_0|cmd_mux_004|src_data [61] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [25]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[42] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[42] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[42] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[42] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [42] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [42]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [42] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [42]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \sdram|active_addr[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[24] .is_wysiwyg = "true";
defparam \sdram|active_addr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \sdram|active_cs_n~0 (
// Equation(s):
// \sdram|active_cs_n~0_combout  = ( \sdram|active_cs_n~q  & ( \sdram|Selector30~0_combout  & ( ((\rst_controller|r_sync_rst~q ) # (\sdram|refresh_request~q )) # (\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ) ) ) ) # ( 
// !\sdram|active_cs_n~q  & ( \sdram|Selector30~0_combout  & ( (\sdram|refresh_request~q  & !\rst_controller|r_sync_rst~q ) ) ) ) # ( \sdram|active_cs_n~q  & ( !\sdram|Selector30~0_combout  ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datab(!\sdram|refresh_request~q ),
	.datac(!\rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.datae(!\sdram|active_cs_n~q ),
	.dataf(!\sdram|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|active_cs_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|active_cs_n~0 .extended_lut = "off";
defparam \sdram|active_cs_n~0 .lut_mask = 64'h0000FFFF30307F7F;
defparam \sdram|active_cs_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \sdram|active_cs_n (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|active_cs_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_cs_n .is_wysiwyg = "true";
defparam \sdram|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \sdram|pending~1 (
// Equation(s):
// \sdram|pending~1_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( (!\sdram|active_cs_n~q  & (!\sdram|active_rnw~q  $ (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [43]))) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( (!\sdram|active_cs_n~q  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [43] $ (\sdram|active_rnw~q ))) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [43]),
	.datab(!\sdram|active_rnw~q ),
	.datac(!\sdram|active_cs_n~q ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [43]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~1 .extended_lut = "off";
defparam \sdram|pending~1 .lut_mask = 64'h90909090C030C030;
defparam \sdram|pending~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \sdram|pending~9 (
// Equation(s):
// \sdram|pending~9_combout  = ( !\sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & ( (\sdram|pending~4_combout  & (\sdram|pending~3_combout  & (\sdram|pending~1_combout  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [42] $ 
// (\sdram|active_addr [24]))))) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|rd_address~q  & ( (\sdram|pending~4_combout  & (\sdram|pending~3_combout  & (\sdram|pending~1_combout  & (!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [42] $ 
// (\sdram|active_addr [24]))))) ) )

	.dataa(!\sdram|pending~4_combout ),
	.datab(!\sdram|pending~3_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [42]),
	.datad(!\sdram|active_addr [24]),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~q ),
	.dataf(!\sdram|pending~1_combout ),
	.datag(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [42]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|pending~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|pending~9 .extended_lut = "on";
defparam \sdram|pending~9 .lut_mask = 64'h0000000010011001;
defparam \sdram|pending~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \sdram|Selector41~0 (
// Equation(s):
// \sdram|Selector41~0_combout  = ( \sdram|pending~2_combout  & ( (\sdram|pending~9_combout  & (!\sdram|Equal3~0_combout  & (\sdram|pending~0_combout  & !\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ))) ) )

	.dataa(!\sdram|pending~9_combout ),
	.datab(!\sdram|Equal3~0_combout ),
	.datac(!\sdram|pending~0_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|pending~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector41~0 .extended_lut = "off";
defparam \sdram|Selector41~0 .lut_mask = 64'h0000000004000400;
defparam \sdram|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N57
cyclonev_lcell_comb \sdram|Selector27~3 (
// Equation(s):
// \sdram|Selector27~3_combout  = ( \sdram|m_state.000100000~q  & ( (!\sdram|Selector27~0_combout  & \sdram|m_count [1]) ) ) # ( !\sdram|m_state.000100000~q  & ( !\sdram|Selector27~0_combout  ) )

	.dataa(!\sdram|Selector27~0_combout ),
	.datab(!\sdram|m_count [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~3 .extended_lut = "off";
defparam \sdram|Selector27~3 .lut_mask = 64'hAAAAAAAA22222222;
defparam \sdram|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \sdram|Selector27~4 (
// Equation(s):
// \sdram|Selector27~4_combout  = ( \sdram|m_state.000100000~q  & ( (!\sdram|Selector27~0_combout  & (!\sdram|m_count [1] & \sdram|WideOr8~0_combout )) ) )

	.dataa(!\sdram|Selector27~0_combout ),
	.datab(!\sdram|m_count [1]),
	.datac(!\sdram|WideOr8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~4 .extended_lut = "off";
defparam \sdram|Selector27~4 .lut_mask = 64'h0000000008080808;
defparam \sdram|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \sdram|Selector27~6 (
// Equation(s):
// \sdram|Selector27~6_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ( !\sdram|m_state.000000001~q  & ( !\sdram|init_done~q  ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & ( 
// !\sdram|m_state.000000001~q  ) )

	.dataa(!\sdram|init_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.dataf(!\sdram|m_state.000000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~6 .extended_lut = "off";
defparam \sdram|Selector27~6 .lut_mask = 64'hFFFFAAAA00000000;
defparam \sdram|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \sdram|Selector27~7 (
// Equation(s):
// \sdram|Selector27~7_combout  = (!\sdram|Selector27~6_combout  & !\sdram|refresh_request~q )

	.dataa(!\sdram|Selector27~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|refresh_request~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~7 .extended_lut = "off";
defparam \sdram|Selector27~7 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \sdram|Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \sdram|Selector27~5 (
// Equation(s):
// \sdram|Selector27~5_combout  = ( \sdram|WideOr9~0_combout  & ( ((!\sdram|refresh_request~q  & (\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout  & \sdram|init_done~DUPLICATE_q ))) # (\sdram|m_state.000000001~q ) ) )

	.dataa(!\sdram|refresh_request~q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|Equal1~0_combout ),
	.datad(!\sdram|init_done~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~5 .extended_lut = "off";
defparam \sdram|Selector27~5 .lut_mask = 64'h00000000333B333B;
defparam \sdram|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \sdram|Selector27~8 (
// Equation(s):
// \sdram|Selector27~8_combout  = ( \sdram|m_state.000100000~q  & ( (\sdram|m_count [1] & (\sdram|refresh_request~q  & ((!\sdram|WideOr9~0_combout ) # (!\sdram|m_state.000000001~q )))) ) ) # ( !\sdram|m_state.000100000~q  & ( (\sdram|refresh_request~q  & 
// ((!\sdram|WideOr9~0_combout ) # (!\sdram|m_state.000000001~q ))) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|m_count [1]),
	.datad(!\sdram|refresh_request~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.000100000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~8 .extended_lut = "off";
defparam \sdram|Selector27~8 .lut_mask = 64'h00EE00EE000E000E;
defparam \sdram|Selector27~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \sdram|Selector27~9 (
// Equation(s):
// \sdram|Selector27~9_combout  = ( !\sdram|Selector27~8_combout  & ( (!\sdram|Selector24~0_combout  & ((!\sdram|Selector27~6_combout ) # (!\sdram|Selector27~3_combout ))) ) )

	.dataa(!\sdram|Selector27~6_combout ),
	.datab(gnd),
	.datac(!\sdram|Selector27~3_combout ),
	.datad(!\sdram|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|Selector27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~9 .extended_lut = "off";
defparam \sdram|Selector27~9 .lut_mask = 64'hFA00FA0000000000;
defparam \sdram|Selector27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \sdram|Selector27~10 (
// Equation(s):
// \sdram|Selector27~10_combout  = ( !\sdram|Selector27~1_combout  & ( \sdram|Selector41~0_combout  & ( (\sdram|Selector27~9_combout  & ((!\sdram|Selector27~4_combout ) # ((!\sdram|Selector27~7_combout  & !\sdram|Selector27~5_combout )))) ) ) ) # ( 
// !\sdram|Selector27~1_combout  & ( !\sdram|Selector41~0_combout  & ( (\sdram|Selector27~9_combout  & ((!\sdram|Selector27~4_combout ) # (!\sdram|Selector27~5_combout ))) ) ) )

	.dataa(!\sdram|Selector27~4_combout ),
	.datab(!\sdram|Selector27~7_combout ),
	.datac(!\sdram|Selector27~5_combout ),
	.datad(!\sdram|Selector27~9_combout ),
	.datae(!\sdram|Selector27~1_combout ),
	.dataf(!\sdram|Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~10 .extended_lut = "off";
defparam \sdram|Selector27~10 .lut_mask = 64'h00FA000000EA0000;
defparam \sdram|Selector27~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \sdram|Selector27~11 (
// Equation(s):
// \sdram|Selector27~11_combout  = ( \sdram|Selector27~10_combout  & ( (!\sdram|Selector27~3_combout ) # ((\sdram|WideOr8~0_combout  & ((\sdram|WideOr9~0_combout ) # (\sdram|Selector41~0_combout )))) ) )

	.dataa(!\sdram|Selector41~0_combout ),
	.datab(!\sdram|WideOr9~0_combout ),
	.datac(!\sdram|WideOr8~0_combout ),
	.datad(!\sdram|Selector27~3_combout ),
	.datae(gnd),
	.dataf(!\sdram|Selector27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector27~11 .extended_lut = "off";
defparam \sdram|Selector27~11 .lut_mask = 64'h00000000FF07FF07;
defparam \sdram|Selector27~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \sdram|Selector35~0 (
// Equation(s):
// \sdram|Selector35~0_combout  = ( \sdram|active_rnw~q  & ( (!\sdram|m_state.000000010~q  & (!\sdram|Selector34~2_combout  & \sdram|m_next.000010000~q )) ) ) # ( !\sdram|active_rnw~q  & ( (!\sdram|Selector34~2_combout  & ((\sdram|m_next.000010000~q ) # 
// (\sdram|m_state.000000010~q ))) ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(!\sdram|Selector34~2_combout ),
	.datac(gnd),
	.datad(!\sdram|m_next.000010000~q ),
	.datae(gnd),
	.dataf(!\sdram|active_rnw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector35~0 .extended_lut = "off";
defparam \sdram|Selector35~0 .lut_mask = 64'h44CC44CC00880088;
defparam \sdram|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N7
dffeas \sdram|m_next.000010000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_next.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_next.000010000 .is_wysiwyg = "true";
defparam \sdram|m_next.000010000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \sdram|Selector28~0 (
// Equation(s):
// \sdram|Selector28~0_combout  = ( \sdram|Selector27~2_combout  & ( (!\sdram|Selector27~11_combout  & ((\sdram|m_next.000010000~q ))) # (\sdram|Selector27~11_combout  & (!\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout )) ) ) # ( 
// !\sdram|Selector27~2_combout  & ( (\sdram|Selector27~11_combout  & \sdram|m_state.000010000~q ) ) )

	.dataa(!\sdram|Selector27~11_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17_combout ),
	.datac(!\sdram|m_next.000010000~q ),
	.datad(!\sdram|m_state.000010000~q ),
	.datae(gnd),
	.dataf(!\sdram|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector28~0 .extended_lut = "off";
defparam \sdram|Selector28~0 .lut_mask = 64'h005500554E4E4E4E;
defparam \sdram|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N25
dffeas \sdram|m_state.000010000 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_state.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_state.000010000 .is_wysiwyg = "true";
defparam \sdram|m_state.000010000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \sdram|WideOr17~0 (
// Equation(s):
// \sdram|WideOr17~0_combout  = (!\sdram|m_state.000010000~q  & !\sdram|m_state.000000010~q )

	.dataa(!\sdram|m_state.000010000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|m_state.000000010~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|WideOr17~0 .extended_lut = "off";
defparam \sdram|WideOr17~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \sdram|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~0_combout  = ( \nios|cpu|d_writedata [16] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N28
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout  = ( \nios|cpu|d_writedata [0] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [0]))) ) ) # ( !\nios|cpu|d_writedata [0] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [0]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25 .lut_mask = 64'h0505050527272727;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N16
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[0] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[0] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N57
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [0] ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [0] ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [0]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28 .lut_mask = 64'h333333330F0F0F0F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb \sdram|m_data[6]~0 (
// Equation(s):
// \sdram|m_data[6]~0_combout  = (\sdram|f_pop~q  & (\sdram|Selector41~0_combout  & \sdram|m_state.000010000~q ))

	.dataa(gnd),
	.datab(!\sdram|f_pop~q ),
	.datac(!\sdram|Selector41~0_combout ),
	.datad(!\sdram|m_state.000010000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|m_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|m_data[6]~0 .extended_lut = "off";
defparam \sdram|m_data[6]~0 .lut_mask = 64'h0003000300030003;
defparam \sdram|m_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N53
dffeas \sdram|m_data[0]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N58
dffeas \sdram|active_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[0] .is_wysiwyg = "true";
defparam \sdram|active_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \sdram|Selector116~0 (
// Equation(s):
// \sdram|Selector116~0_combout  = ( \sdram|m_data[0]~_Duplicate_1_q  & ( \sdram|active_data [0] & ( (!\sdram|m_data[6]~0_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ) ) ) ) # ( !\sdram|m_data[0]~_Duplicate_1_q  & ( 
// \sdram|active_data [0] & ( (!\sdram|m_data[6]~0_combout  & (!\sdram|WideOr17~0_combout )) # (\sdram|m_data[6]~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ))) ) ) ) # ( \sdram|m_data[0]~_Duplicate_1_q  & ( 
// !\sdram|active_data [0] & ( (!\sdram|m_data[6]~0_combout  & (\sdram|WideOr17~0_combout )) # (\sdram|m_data[6]~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ))) ) ) ) # ( !\sdram|m_data[0]~_Duplicate_1_q  & ( 
// !\sdram|active_data [0] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout  & \sdram|m_data[6]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28_combout ),
	.datad(!\sdram|m_data[6]~0_combout ),
	.datae(!\sdram|m_data[0]~_Duplicate_1_q ),
	.dataf(!\sdram|active_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector116~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector116~0 .extended_lut = "off";
defparam \sdram|Selector116~0 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \sdram|Selector116~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X24_Y0_N61
dffeas \sdram|m_data[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[0] .is_wysiwyg = "true";
defparam \sdram|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X24_Y0_N56
dffeas \sdram|oe (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe .is_wysiwyg = "true";
defparam \sdram|oe .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~1_combout  = ( \nios|cpu|d_writedata [17] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\nios|cpu|d_writedata[1]~DUPLICATE_q ))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [1]))))

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata[1]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26 .lut_mask = 64'h0257025702570257;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N28
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[1] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N19
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[1] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [1] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [1]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [1] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [1]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \sdram|m_data[1]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N58
dffeas \sdram|active_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[1] .is_wysiwyg = "true";
defparam \sdram|active_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \sdram|Selector115~0 (
// Equation(s):
// \sdram|Selector115~0_combout  = ( \sdram|active_data [1] & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout ) # ((\sdram|m_data[1]~_Duplicate_1_q )))) # (\sdram|m_data[6]~0_combout  & 
// (((\sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout )))) ) ) # ( !\sdram|active_data [1] & ( (!\sdram|m_data[6]~0_combout  & (\sdram|WideOr17~0_combout  & ((\sdram|m_data[1]~_Duplicate_1_q )))) # (\sdram|m_data[6]~0_combout  & 
// (((\sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout )))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29_combout ),
	.datad(!\sdram|m_data[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|active_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector115~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector115~0 .extended_lut = "off";
defparam \sdram|Selector115~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \sdram|Selector115~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y0_N101
dffeas \sdram|m_data[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[1] .is_wysiwyg = "true";
defparam \sdram|m_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X26_Y0_N96
dffeas \sdram|oe~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_1 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~2_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\nios|cpu|d_writedata[2]~DUPLICATE_q )))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [2]))))

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [2]),
	.datad(!\nios|cpu|d_writedata[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27 .lut_mask = 64'h0527052705270527;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N22
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[2] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N55
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[2] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [2] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [2]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [2] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [2]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \sdram|active_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[2] .is_wysiwyg = "true";
defparam \sdram|active_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \sdram|m_data[2]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \sdram|Selector114~0 (
// Equation(s):
// \sdram|Selector114~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [2])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[2]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [2])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[2]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [2]),
	.datad(!\sdram|m_data[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector114~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector114~0 .extended_lut = "off";
defparam \sdram|Selector114~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector114~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y0_N44
dffeas \sdram|m_data[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[2] .is_wysiwyg = "true";
defparam \sdram|m_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X28_Y0_N39
dffeas \sdram|oe~_Duplicate_2 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_2 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_2 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~3_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N49
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28_combout  = ( \nios|cpu|d_writedata [3] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [3]))) ) ) # ( !\nios|cpu|d_writedata [3] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [3]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [3]),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28 .lut_mask = 64'h005500550A5F0A5F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N58
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[3] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[3] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [3]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [3]))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [3]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \sdram|active_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[3] .is_wysiwyg = "true";
defparam \sdram|active_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N23
dffeas \sdram|m_data[3]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \sdram|Selector113~0 (
// Equation(s):
// \sdram|Selector113~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [3])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[3]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [3])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[3]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [3]),
	.datad(!\sdram|m_data[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector113~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector113~0 .extended_lut = "off";
defparam \sdram|Selector113~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector113~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y0_N61
dffeas \sdram|m_data[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[3] .is_wysiwyg = "true";
defparam \sdram|m_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X28_Y0_N56
dffeas \sdram|oe~_Duplicate_3 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_3 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_3 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~4_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [4] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [4])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [4] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios|cpu|d_writedata [4])) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29 .lut_mask = 64'h0202020257575757;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[4] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[4] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [4] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [4]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [4] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [4]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \sdram|active_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[4] .is_wysiwyg = "true";
defparam \sdram|active_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \sdram|m_data[4]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \sdram|Selector112~0 (
// Equation(s):
// \sdram|Selector112~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [4])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[4]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [4])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[4]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [4]),
	.datad(!\sdram|m_data[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector112~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector112~0 .extended_lut = "off";
defparam \sdram|Selector112~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector112~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y0_N61
dffeas \sdram|m_data[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[4] .is_wysiwyg = "true";
defparam \sdram|m_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X30_Y0_N56
dffeas \sdram|oe~_Duplicate_4 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_4 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_4 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~5_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [5] & ( ((\nios|cpu|d_writedata [5] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [5] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\nios|cpu|d_writedata [5] & 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0])) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\nios|cpu|d_writedata [5]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30 .lut_mask = 64'h0202020257575757;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N10
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[5] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[5] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [5] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [5]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [5] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [5]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [5]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \sdram|active_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[5] .is_wysiwyg = "true";
defparam \sdram|active_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \sdram|m_data[5]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \sdram|Selector111~0 (
// Equation(s):
// \sdram|Selector111~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [5])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[5]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [5])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[5]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [5]),
	.datad(!\sdram|m_data[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector111~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector111~0 .extended_lut = "off";
defparam \sdram|Selector111~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector111~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N84
dffeas \sdram|m_data[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[5] .is_wysiwyg = "true";
defparam \sdram|m_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X18_Y0_N79
dffeas \sdram|oe~_Duplicate_5 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_5 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_5 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~6_combout  = ( \nios|cpu|d_writedata [22] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [6] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [6])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [6] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \nios|cpu|d_writedata [6])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [6]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31 .lut_mask = 64'h0044004433773377;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[6] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[6] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [6] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [6]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [6] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [6]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [6]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N16
dffeas \sdram|active_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[6] .is_wysiwyg = "true";
defparam \sdram|active_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N59
dffeas \sdram|m_data[6]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \sdram|Selector110~0 (
// Equation(s):
// \sdram|Selector110~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [6])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[6]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [6])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[6]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [6]),
	.datad(!\sdram|m_data[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector110~0 .extended_lut = "off";
defparam \sdram|Selector110~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector110~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X34_Y0_N67
dffeas \sdram|m_data[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[6] .is_wysiwyg = "true";
defparam \sdram|m_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X34_Y0_N62
dffeas \sdram|oe~_Duplicate_6 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_6 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_6 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~7_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [23])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios|cpu|d_writedata [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [7] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [7])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [7] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \nios|cpu|d_writedata [7])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\nios|cpu|d_writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32 .lut_mask = 64'h0404040437373737;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N16
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[7] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N25
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[7] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [7] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [7]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [7] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [7]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \sdram|active_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[7] .is_wysiwyg = "true";
defparam \sdram|active_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \sdram|m_data[7]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \sdram|Selector109~0 (
// Equation(s):
// \sdram|Selector109~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [7])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[7]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [7])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[7]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [7]),
	.datad(!\sdram|m_data[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector109~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector109~0 .extended_lut = "off";
defparam \sdram|Selector109~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector109~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X34_Y0_N50
dffeas \sdram|m_data[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[7] .is_wysiwyg = "true";
defparam \sdram|m_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X34_Y0_N45
dffeas \sdram|oe~_Duplicate_7 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_7 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_7 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~8_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [24])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [8] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [8])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [8] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \nios|cpu|d_writedata [8])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\nios|cpu|d_writedata [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33 .lut_mask = 64'h0404040437373737;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N58
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[8] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N37
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[8] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [8] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [8]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [8] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [8]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [8]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N34
dffeas \sdram|active_data[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[8] .is_wysiwyg = "true";
defparam \sdram|active_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N53
dffeas \sdram|m_data[8]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \sdram|Selector108~0 (
// Equation(s):
// \sdram|Selector108~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [8])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[8]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [8])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[8]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [8]),
	.datad(!\sdram|m_data[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector108~0 .extended_lut = "off";
defparam \sdram|Selector108~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector108~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X34_Y0_N84
dffeas \sdram|m_data[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[8] .is_wysiwyg = "true";
defparam \sdram|m_data[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X34_Y0_N79
dffeas \sdram|oe~_Duplicate_8 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_8 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_8 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~9_combout  = ( \nios|cpu|d_writedata [25] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\nios|cpu|d_writedata [9])))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [9]))))

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [9]),
	.datad(!\nios|cpu|d_writedata [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34 .lut_mask = 64'h0347034703470347;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[9] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[9] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [9] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [9]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [9] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [9]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \sdram|m_data[9]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \sdram|active_data[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[9] .is_wysiwyg = "true";
defparam \sdram|active_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \sdram|Selector107~0 (
// Equation(s):
// \sdram|Selector107~0_combout  = ( \sdram|m_data[9]~_Duplicate_1_q  & ( \sdram|active_data [9] & ( (!\sdram|m_data[6]~0_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout ) ) ) ) # ( !\sdram|m_data[9]~_Duplicate_1_q  & ( 
// \sdram|active_data [9] & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout ))) # (\sdram|m_data[6]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout )) ) ) ) # ( \sdram|m_data[9]~_Duplicate_1_q  & ( 
// !\sdram|active_data [9] & ( (!\sdram|m_data[6]~0_combout  & ((\sdram|WideOr17~0_combout ))) # (\sdram|m_data[6]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout )) ) ) ) # ( !\sdram|m_data[9]~_Duplicate_1_q  & ( 
// !\sdram|active_data [9] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout  & \sdram|m_data[6]~0_combout ) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|m_data[6]~0_combout ),
	.datad(gnd),
	.datae(!\sdram|m_data[9]~_Duplicate_1_q ),
	.dataf(!\sdram|active_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector107~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector107~0 .extended_lut = "off";
defparam \sdram|Selector107~0 .lut_mask = 64'h05053535C5C5F5F5;
defparam \sdram|Selector107~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X34_Y0_N101
dffeas \sdram|m_data[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[9] .is_wysiwyg = "true";
defparam \sdram|m_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X34_Y0_N96
dffeas \sdram|oe~_Duplicate_9 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_9 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_9 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~10_combout  = ( \nios|cpu|d_writedata [26] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [10] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [10])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [10] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios|cpu|d_writedata [10])) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35 .lut_mask = 64'h0202020257575757;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[10] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[10] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [10] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [10]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [10] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [10]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \sdram|active_data[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[10] .is_wysiwyg = "true";
defparam \sdram|active_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \sdram|m_data[10]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \sdram|Selector106~0 (
// Equation(s):
// \sdram|Selector106~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [10])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[10]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [10])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[10]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [10]),
	.datad(!\sdram|m_data[10]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector106~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector106~0 .extended_lut = "off";
defparam \sdram|Selector106~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector106~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y0_N44
dffeas \sdram|m_data[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[10] .is_wysiwyg = "true";
defparam \sdram|m_data[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X30_Y0_N39
dffeas \sdram|oe~_Duplicate_10 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_10 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_10 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~11_combout  = ( \nios|cpu|d_writedata [27] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36_combout  = (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ((\nios|cpu|d_writedata [11])))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [11]))))

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [11]),
	.datad(!\nios|cpu|d_writedata [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36 .lut_mask = 64'h0527052705270527;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N43
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[11] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[11] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [11] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [11]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [11] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [11]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \sdram|active_data[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[11] .is_wysiwyg = "true";
defparam \sdram|active_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N47
dffeas \sdram|m_data[11]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \sdram|Selector105~0 (
// Equation(s):
// \sdram|Selector105~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [11])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[11]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [11])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[11]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [11]),
	.datad(!\sdram|m_data[11]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector105~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector105~0 .extended_lut = "off";
defparam \sdram|Selector105~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector105~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N101
dffeas \sdram|m_data[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[11] .is_wysiwyg = "true";
defparam \sdram|m_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X18_Y0_N96
dffeas \sdram|oe~_Duplicate_11 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_11 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_11 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~12_combout  = ( \nios|cpu|d_writedata [28] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [12] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [12])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [12] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \nios|cpu|d_writedata [12])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37 .lut_mask = 64'h0044004433773377;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N58
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[12] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N46
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[12] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [12]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [12]))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [12]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \sdram|m_data[12]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N10
dffeas \sdram|active_data[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[12] .is_wysiwyg = "true";
defparam \sdram|active_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \sdram|Selector104~0 (
// Equation(s):
// \sdram|Selector104~0_combout  = ( \sdram|active_data [12] & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout ) # ((\sdram|m_data[12]~_Duplicate_1_q )))) # (\sdram|m_data[6]~0_combout  & 
// (((\sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout )))) ) ) # ( !\sdram|active_data [12] & ( (!\sdram|m_data[6]~0_combout  & (\sdram|WideOr17~0_combout  & ((\sdram|m_data[12]~_Duplicate_1_q )))) # (\sdram|m_data[6]~0_combout  & 
// (((\sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout )))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40_combout ),
	.datad(!\sdram|m_data[12]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|active_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector104~0 .extended_lut = "off";
defparam \sdram|Selector104~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \sdram|Selector104~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y0_N61
dffeas \sdram|m_data[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[12] .is_wysiwyg = "true";
defparam \sdram|m_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X32_Y0_N56
dffeas \sdram|oe~_Duplicate_12 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_12 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_12 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [29])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [13] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [13])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [13] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \nios|cpu|d_writedata [13])) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\nios|cpu|d_writedata [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38 .lut_mask = 64'h0044004433773377;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[13] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[13] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [13] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [13]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [13] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [13]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \sdram|active_data[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[13] .is_wysiwyg = "true";
defparam \sdram|active_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \sdram|m_data[13]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \sdram|Selector103~0 (
// Equation(s):
// \sdram|Selector103~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [13])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[13]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [13])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[13]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [13]),
	.datad(!\sdram|m_data[13]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector103~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector103~0 .extended_lut = "off";
defparam \sdram|Selector103~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector103~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y0_N44
dffeas \sdram|m_data[13] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[13] .is_wysiwyg = "true";
defparam \sdram|m_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X32_Y0_N39
dffeas \sdram|oe~_Duplicate_13 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_13 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_13 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~14_combout  = ( \nios|cpu|d_writedata [30] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39_combout  = ( \nios|cpu|d_writedata [14] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [14]))) ) ) # ( !\nios|cpu|d_writedata [14] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [14]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39 .lut_mask = 64'h0505050527272727;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N53
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[14] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[14] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [14]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [14]))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [14]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \sdram|active_data[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[14] .is_wysiwyg = "true";
defparam \sdram|active_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \sdram|m_data[14]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \sdram|Selector102~0 (
// Equation(s):
// \sdram|Selector102~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [14])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[14]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [14])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[14]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [14]),
	.datad(!\sdram|m_data[14]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector102~0 .extended_lut = "off";
defparam \sdram|Selector102~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector102~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y0_N84
dffeas \sdram|m_data[14] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[14] .is_wysiwyg = "true";
defparam \sdram|m_data[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X26_Y0_N79
dffeas \sdram|oe~_Duplicate_14 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_14 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_14 .power_up = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~15_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N4
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N45
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [15] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|d_writedata [15])) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [15] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios|cpu|d_writedata [15])) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios|cpu|d_writedata [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40 .lut_mask = 64'h0202020257575757;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N46
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[15] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N19
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[15] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [15] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [15]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [15] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [15]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \sdram|active_data[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_data[15] .is_wysiwyg = "true";
defparam \sdram|active_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N26
dffeas \sdram|m_data[15]~_Duplicate_1 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram|m_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \sdram|Selector101~0 (
// Equation(s):
// \sdram|Selector101~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout  & ( ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [15])) # (\sdram|WideOr17~0_combout  & ((\sdram|m_data[15]~_Duplicate_1_q )))) # 
// (\sdram|m_data[6]~0_combout ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout  & ( (!\sdram|m_data[6]~0_combout  & ((!\sdram|WideOr17~0_combout  & (\sdram|active_data [15])) # (\sdram|WideOr17~0_combout  & 
// ((\sdram|m_data[15]~_Duplicate_1_q ))))) ) )

	.dataa(!\sdram|m_data[6]~0_combout ),
	.datab(!\sdram|WideOr17~0_combout ),
	.datac(!\sdram|active_data [15]),
	.datad(!\sdram|m_data[15]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector101~0 .extended_lut = "off";
defparam \sdram|Selector101~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \sdram|Selector101~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X24_Y0_N44
dffeas \sdram|m_data[15] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_data[15] .is_wysiwyg = "true";
defparam \sdram|m_data[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X24_Y0_N39
dffeas \sdram|oe~_Duplicate_15 (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(!\sdram|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|oe~_Duplicate_15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|oe~_Duplicate_15 .is_wysiwyg = "true";
defparam \sdram|oe~_Duplicate_15 .power_up = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(vcc),
	.nen0(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(vcc),
	.shiften(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clocks|sys_pll|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 4;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 9;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "-3000 ps";
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\clocks|sys_pll|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N22
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N13
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[18] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [18] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [18]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [18] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [18]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N34
dffeas \sdram|active_addr[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[0] .is_wysiwyg = "true";
defparam \sdram|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \sdram|m_addr[7]~0 (
// Equation(s):
// \sdram|m_addr[7]~0_combout  = ( \sdram|f_pop~q  & ( (!\sdram|WideOr9~0_combout  & ((\sdram|Selector41~0_combout ))) # (\sdram|WideOr9~0_combout  & (\sdram|m_state.000000010~q )) ) ) # ( !\sdram|f_pop~q  & ( (\sdram|m_state.000000010~q  & 
// \sdram|WideOr9~0_combout ) ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(!\sdram|WideOr9~0_combout ),
	.datac(!\sdram|Selector41~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|f_pop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|m_addr[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|m_addr[7]~0 .extended_lut = "off";
defparam \sdram|m_addr[7]~0 .lut_mask = 64'h111111111D1D1D1D;
defparam \sdram|m_addr[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \sdram|active_addr[11]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|active_addr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N53
dffeas \sdram|i_addr[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|i_state.111~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_addr[12] .is_wysiwyg = "true";
defparam \sdram|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \sdram|Selector98~0 (
// Equation(s):
// \sdram|Selector98~0_combout  = ( \sdram|active_addr[11]~DUPLICATE_q  & ( \sdram|i_addr [12] & ( (!\sdram|m_addr[7]~0_combout  & (((\sdram|active_addr [0] & !\sdram|WideOr9~0_combout )))) # (\sdram|m_addr[7]~0_combout  & (((\sdram|WideOr9~0_combout )) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ))) ) ) ) # ( !\sdram|active_addr[11]~DUPLICATE_q  & ( \sdram|i_addr [12] & ( (!\sdram|WideOr9~0_combout  & ((!\sdram|m_addr[7]~0_combout  & ((\sdram|active_addr [0]))) # 
// (\sdram|m_addr[7]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout )))) ) ) ) # ( \sdram|active_addr[11]~DUPLICATE_q  & ( !\sdram|i_addr [12] & ( ((!\sdram|m_addr[7]~0_combout  & ((\sdram|active_addr [0]))) # 
// (\sdram|m_addr[7]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ))) # (\sdram|WideOr9~0_combout ) ) ) ) # ( !\sdram|active_addr[11]~DUPLICATE_q  & ( !\sdram|i_addr [12] & ( (!\sdram|m_addr[7]~0_combout  & 
// (((\sdram|WideOr9~0_combout ) # (\sdram|active_addr [0])))) # (\sdram|m_addr[7]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout  & ((!\sdram|WideOr9~0_combout )))) ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~3_combout ),
	.datab(!\sdram|active_addr [0]),
	.datac(!\sdram|m_addr[7]~0_combout ),
	.datad(!\sdram|WideOr9~0_combout ),
	.datae(!\sdram|active_addr[11]~DUPLICATE_q ),
	.dataf(!\sdram|i_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector98~0 .extended_lut = "off";
defparam \sdram|Selector98~0 .lut_mask = 64'h35F035FF3500350F;
defparam \sdram|Selector98~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \sdram|m_addr[7]~1 (
// Equation(s):
// \sdram|m_addr[7]~1_combout  = ( !\sdram|m_state.010000000~q  & ( (!\sdram|m_state.000100000~q  & (!\sdram|m_state.100000000~q  & (!\sdram|Selector30~0_combout  & !\sdram|m_state.000000100~q ))) ) )

	.dataa(!\sdram|m_state.000100000~q ),
	.datab(!\sdram|m_state.100000000~q ),
	.datac(!\sdram|Selector30~0_combout ),
	.datad(!\sdram|m_state.000000100~q ),
	.datae(gnd),
	.dataf(!\sdram|m_state.010000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|m_addr[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|m_addr[7]~1 .extended_lut = "off";
defparam \sdram|m_addr[7]~1 .lut_mask = 64'h8000800000000000;
defparam \sdram|m_addr[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N61
dffeas \sdram|m_addr[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[0] .is_wysiwyg = "true";
defparam \sdram|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [38] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [2] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [2] & ( (\nios|cpu|F_pc [0] & 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [2] & ( (\nios|cpu|F_pc [0] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [2] & ( (\nios|cpu|F_pc [0] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) )

	.dataa(!\nios|cpu|F_pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .lut_mask = 64'h005500550055FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [38]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [2] ) ) # ( 
// !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ( \mm_interconnect_0|cmd_mux_004|src_data [38] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [2]),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [38]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16 .lut_mask = 64'h0F0F33330F0F3333;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[19] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[19] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[19] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [19] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [19]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [19] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [19] & 
// \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [19]),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4 .lut_mask = 64'h0505F5F50505F5F5;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \sdram|active_addr[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[1] .is_wysiwyg = "true";
defparam \sdram|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N52
dffeas \sdram|i_addr[12]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|i_state.111~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_addr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_addr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|i_addr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \sdram|Selector97~0 (
// Equation(s):
// \sdram|Selector97~0_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|i_addr[12]~DUPLICATE_q  & ( (!\sdram|WideOr9~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ))) # (\sdram|WideOr9~0_combout  & (\sdram|active_addr 
// [12])) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( \sdram|i_addr[12]~DUPLICATE_q  & ( (\sdram|active_addr [1] & !\sdram|WideOr9~0_combout ) ) ) ) # ( \sdram|m_addr[7]~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  & ( (!\sdram|WideOr9~0_combout  & 
// ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ))) # (\sdram|WideOr9~0_combout  & (\sdram|active_addr [12])) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  & ( (\sdram|WideOr9~0_combout ) # 
// (\sdram|active_addr [1]) ) ) )

	.dataa(!\sdram|active_addr [12]),
	.datab(!\sdram|active_addr [1]),
	.datac(!\sdram|WideOr9~0_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~4_combout ),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector97~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector97~0 .extended_lut = "off";
defparam \sdram|Selector97~0 .lut_mask = 64'h3F3F05F5303005F5;
defparam \sdram|Selector97~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y0_N27
dffeas \sdram|m_addr[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[1] .is_wysiwyg = "true";
defparam \sdram|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [39] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [3] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [3] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [1]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [3] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [1]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\nios|cpu|W_alu_result [3] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [1]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [39]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [3] & ( (\mm_interconnect_0|cmd_mux_004|src_data [39]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [3] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [39]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_004|src_data [39]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N4
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[20] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N52
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[20] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[20] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [20] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [20]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [20] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [20]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [20]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \sdram|active_addr[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[2] .is_wysiwyg = "true";
defparam \sdram|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \sdram|Selector96~0 (
// Equation(s):
// \sdram|Selector96~0_combout  = ( \sdram|WideOr9~0_combout  & ( \sdram|active_addr [13] & ( (!\sdram|i_addr [12]) # (\sdram|m_addr[7]~0_combout ) ) ) ) # ( !\sdram|WideOr9~0_combout  & ( \sdram|active_addr [13] & ( (!\sdram|m_addr[7]~0_combout  & 
// (\sdram|active_addr [2])) # (\sdram|m_addr[7]~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ))) ) ) ) # ( \sdram|WideOr9~0_combout  & ( !\sdram|active_addr [13] & ( (!\sdram|i_addr [12] & !\sdram|m_addr[7]~0_combout ) 
// ) ) ) # ( !\sdram|WideOr9~0_combout  & ( !\sdram|active_addr [13] & ( (!\sdram|m_addr[7]~0_combout  & (\sdram|active_addr [2])) # (\sdram|m_addr[7]~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ))) ) ) )

	.dataa(!\sdram|i_addr [12]),
	.datab(!\sdram|active_addr [2]),
	.datac(!\sdram|m_addr[7]~0_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~5_combout ),
	.datae(!\sdram|WideOr9~0_combout ),
	.dataf(!\sdram|active_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector96~0 .extended_lut = "off";
defparam \sdram|Selector96~0 .lut_mask = 64'h303FA0A0303FAFAF;
defparam \sdram|Selector96~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N10
dffeas \sdram|m_addr[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[2] .is_wysiwyg = "true";
defparam \sdram|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [40] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [2])) # (\nios|cpu|W_alu_result [4]) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant 
// [0] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios|cpu|F_pc [2]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(!\nios|cpu|F_pc [2]),
	.datac(!\nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .lut_mask = 64'h11111F1F11111F1F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [40]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [4] & ( (\mm_interconnect_0|cmd_mux_004|src_data [40]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [4] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [40]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[21] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[21] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[21] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout  = (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & ((\sdram|the_multicore_sdram_input_efifo_module|entry_0 [21]))) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [21]))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [21]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \sdram|active_addr[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[3] .is_wysiwyg = "true";
defparam \sdram|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \sdram|Selector95~0 (
// Equation(s):
// \sdram|Selector95~0_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|WideOr9~0_combout  & ( \sdram|active_addr [14] ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( \sdram|WideOr9~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  ) ) ) # ( 
// \sdram|m_addr[7]~0_combout  & ( !\sdram|WideOr9~0_combout  & ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout  ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|WideOr9~0_combout  & ( \sdram|active_addr [3] ) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~6_combout ),
	.datab(!\sdram|active_addr [3]),
	.datac(!\sdram|active_addr [14]),
	.datad(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector95~0 .extended_lut = "off";
defparam \sdram|Selector95~0 .lut_mask = 64'h33335555FF000F0F;
defparam \sdram|Selector95~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X24_Y0_N27
dffeas \sdram|m_addr[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[3] .is_wysiwyg = "true";
defparam \sdram|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [41] = ( \nios|cpu|F_pc [3] & ( \nios|cpu|W_alu_result [5] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) ) # ( !\nios|cpu|F_pc [3] & ( 
// \nios|cpu|W_alu_result [5] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) ) ) # ( \nios|cpu|F_pc [3] & ( !\nios|cpu|W_alu_result [5] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(!\nios|cpu|F_pc [3]),
	.dataf(!\nios|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .lut_mask = 64'h00000F0F33333F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N49
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [41]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [41] & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [5] ) ) # ( !\mm_interconnect_0|cmd_mux_004|src_data [41] & ( 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [5] & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( \mm_interconnect_0|cmd_mux_004|src_data [41] & ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [5] & ( 
// !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|src_data [41]),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[22] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[22] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[22] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [22] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [22]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [22] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_1 [22]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [22]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N58
dffeas \sdram|active_addr[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[4] .is_wysiwyg = "true";
defparam \sdram|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \sdram|Selector94~0 (
// Equation(s):
// \sdram|Selector94~0_combout  = ( \sdram|f_pop~q  & ( (!\sdram|WideOr9~0_combout  & ((\sdram|Selector41~0_combout ))) # (\sdram|WideOr9~0_combout  & (!\sdram|m_state.000000010~q )) ) ) # ( !\sdram|f_pop~q  & ( (\sdram|WideOr9~0_combout  & 
// !\sdram|m_state.000000010~q ) ) )

	.dataa(gnd),
	.datab(!\sdram|WideOr9~0_combout ),
	.datac(!\sdram|m_state.000000010~q ),
	.datad(!\sdram|Selector41~0_combout ),
	.datae(gnd),
	.dataf(!\sdram|f_pop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector94~0 .extended_lut = "off";
defparam \sdram|Selector94~0 .lut_mask = 64'h3030303030FC30FC;
defparam \sdram|Selector94~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \sdram|Selector94~1 (
// Equation(s):
// \sdram|Selector94~1_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|m_state.001000000~q  ) ) # ( !\sdram|m_addr[7]~0_combout  & ( \sdram|m_state.001000000~q  ) ) # ( \sdram|m_addr[7]~0_combout  & ( !\sdram|m_state.001000000~q  & ( 
// (!\sdram|Selector94~0_combout  & ((\sdram|active_addr [15]))) # (\sdram|Selector94~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout )) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|m_state.001000000~q  & ( 
// (\sdram|Selector94~0_combout ) # (\sdram|active_addr [4]) ) ) )

	.dataa(!\sdram|active_addr [4]),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~7_combout ),
	.datac(!\sdram|Selector94~0_combout ),
	.datad(!\sdram|active_addr [15]),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|m_state.001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector94~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector94~1 .extended_lut = "off";
defparam \sdram|Selector94~1 .lut_mask = 64'h5F5F03F3FFFFFFFF;
defparam \sdram|Selector94~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y0_N10
dffeas \sdram|m_addr[4] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector94~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[4] .is_wysiwyg = "true";
defparam \sdram|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [42] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios|cpu|F_pc [4]) # (\nios|cpu|W_alu_result [6]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios|cpu|W_alu_result [6] ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \nios|cpu|F_pc [4] ) ) )

	.dataa(!\nios|cpu|W_alu_result [6]),
	.datab(gnd),
	.datac(!\nios|cpu|F_pc [4]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .lut_mask = 64'h00000F0F55555F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N55
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [42]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [6] & ( (\mm_interconnect_0|cmd_mux_004|src_data [42]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [6] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [42]) ) )

	.dataa(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[23] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[23] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[23] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [23] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [23]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [23] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [23]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \sdram|active_addr[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[5] .is_wysiwyg = "true";
defparam \sdram|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \sdram|Selector93~0 (
// Equation(s):
// \sdram|Selector93~0_combout  = ( \sdram|Selector94~0_combout  & ( \sdram|active_addr [5] & ( ((!\sdram|m_addr[7]~0_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout )) # (\sdram|m_state.001000000~q ) ) ) ) # ( 
// !\sdram|Selector94~0_combout  & ( \sdram|active_addr [5] & ( ((!\sdram|m_addr[7]~0_combout ) # (\sdram|active_addr [16])) # (\sdram|m_state.001000000~q ) ) ) ) # ( \sdram|Selector94~0_combout  & ( !\sdram|active_addr [5] & ( ((!\sdram|m_addr[7]~0_combout 
// ) # (\sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout )) # (\sdram|m_state.001000000~q ) ) ) ) # ( !\sdram|Selector94~0_combout  & ( !\sdram|active_addr [5] & ( ((\sdram|m_addr[7]~0_combout  & \sdram|active_addr [16])) # 
// (\sdram|m_state.001000000~q ) ) ) )

	.dataa(!\sdram|m_state.001000000~q ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~8_combout ),
	.datac(!\sdram|m_addr[7]~0_combout ),
	.datad(!\sdram|active_addr [16]),
	.datae(!\sdram|Selector94~0_combout ),
	.dataf(!\sdram|active_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector93~0 .extended_lut = "off";
defparam \sdram|Selector93~0 .lut_mask = 64'h555FF7F7F5FFF7F7;
defparam \sdram|Selector93~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y0_N27
dffeas \sdram|m_addr[5] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[5] .is_wysiwyg = "true";
defparam \sdram|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [43] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios|cpu|W_alu_result [7] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # (\nios|cpu|F_pc [5]) ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios|cpu|W_alu_result [7] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios|cpu|W_alu_result [7] & ( \nios|cpu|F_pc [5] ) ) )

	.dataa(!\nios|cpu|F_pc [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\nios|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .lut_mask = 64'h000055550F0F5F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N40
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [43]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [43] & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [7] ) ) # ( !\mm_interconnect_0|cmd_mux_004|src_data [43] & ( 
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [7] & ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( \mm_interconnect_0|cmd_mux_004|src_data [43] & ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [7] & ( 
// !\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|src_data [43]),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[24] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N34
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[24] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[24] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [24] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [24]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [24] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [24]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [24]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N28
dffeas \sdram|active_addr[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[6] .is_wysiwyg = "true";
defparam \sdram|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \sdram|Selector92~0 (
// Equation(s):
// \sdram|Selector92~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout  & ( \sdram|WideOr9~0_combout  & ( (!\sdram|m_addr[7]~0_combout  & (!\sdram|i_addr[12]~DUPLICATE_q )) # (\sdram|m_addr[7]~0_combout  & 
// ((\sdram|active_addr [17]))) ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout  & ( \sdram|WideOr9~0_combout  & ( (!\sdram|m_addr[7]~0_combout  & (!\sdram|i_addr[12]~DUPLICATE_q )) # (\sdram|m_addr[7]~0_combout  & 
// ((\sdram|active_addr [17]))) ) ) ) # ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout  & ( !\sdram|WideOr9~0_combout  & ( (\sdram|m_addr[7]~0_combout ) # (\sdram|active_addr [6]) ) ) ) # ( 
// !\sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout  & ( !\sdram|WideOr9~0_combout  & ( (\sdram|active_addr [6] & !\sdram|m_addr[7]~0_combout ) ) ) )

	.dataa(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datab(!\sdram|active_addr [6]),
	.datac(!\sdram|active_addr [17]),
	.datad(!\sdram|m_addr[7]~0_combout ),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~9_combout ),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector92~0 .extended_lut = "off";
defparam \sdram|Selector92~0 .lut_mask = 64'h330033FFAA0FAA0F;
defparam \sdram|Selector92~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X24_Y0_N10
dffeas \sdram|m_addr[6] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[6] .is_wysiwyg = "true";
defparam \sdram|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [44] = ( \nios|cpu|F_pc [6] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [8])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [6] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [8]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(gnd),
	.datad(!\nios|cpu|W_alu_result [8]),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .lut_mask = 64'h0055005533773377;
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [44]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22_combout  = ( \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [8] & ( (\mm_interconnect_0|cmd_mux_004|src_data [44]) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) ) ) # 
// ( !\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [8] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|cmd_mux_004|src_data [44]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_data [44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N16
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[25] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[25] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[25] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [25] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [25]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [25] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [25] & 
// \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [25]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \sdram|active_addr[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[7] .is_wysiwyg = "true";
defparam \sdram|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \sdram|Selector91~0 (
// Equation(s):
// \sdram|Selector91~0_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|WideOr9~0_combout  & ( \sdram|active_addr [18] ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( \sdram|WideOr9~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  ) ) ) # ( 
// \sdram|m_addr[7]~0_combout  & ( !\sdram|WideOr9~0_combout  & ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout  ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|WideOr9~0_combout  & ( \sdram|active_addr [7] ) ) )

	.dataa(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~10_combout ),
	.datac(!\sdram|active_addr [18]),
	.datad(!\sdram|active_addr [7]),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector91~0 .extended_lut = "off";
defparam \sdram|Selector91~0 .lut_mask = 64'h00FF3333AAAA0F0F;
defparam \sdram|Selector91~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X32_Y0_N27
dffeas \sdram|m_addr[7] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[7] .is_wysiwyg = "true";
defparam \sdram|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N34
dffeas \sdram|active_addr[19]~DUPLICATE (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[19]~DUPLICATE .is_wysiwyg = "true";
defparam \sdram|active_addr[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [45] = ( \nios|cpu|F_pc [7] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [9])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [7] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [9]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\nios|cpu|W_alu_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [45]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [45] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [9]) ) ) # 
// ( !\mm_interconnect_0|cmd_mux_004|src_data [45] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [9]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [9]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[26] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N46
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[26] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[26] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [26] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [26]) # 
// (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [26] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q  & 
// \sdram|the_multicore_sdram_input_efifo_module|entry_0 [26]) ) )

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [26]),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \sdram|active_addr[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[8] .is_wysiwyg = "true";
defparam \sdram|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \sdram|Selector90~0 (
// Equation(s):
// \sdram|Selector90~0_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|i_addr[12]~DUPLICATE_q  & ( (!\sdram|WideOr9~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ))) # (\sdram|WideOr9~0_combout  & 
// (\sdram|active_addr[19]~DUPLICATE_q )) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( \sdram|i_addr[12]~DUPLICATE_q  & ( (!\sdram|WideOr9~0_combout  & \sdram|active_addr [8]) ) ) ) # ( \sdram|m_addr[7]~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  & ( 
// (!\sdram|WideOr9~0_combout  & ((\sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ))) # (\sdram|WideOr9~0_combout  & (\sdram|active_addr[19]~DUPLICATE_q )) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|i_addr[12]~DUPLICATE_q  & ( 
// (\sdram|active_addr [8]) # (\sdram|WideOr9~0_combout ) ) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|active_addr[19]~DUPLICATE_q ),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~11_combout ),
	.datad(!\sdram|active_addr [8]),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector90~0 .extended_lut = "off";
defparam \sdram|Selector90~0 .lut_mask = 64'h55FF1B1B00AA1B1B;
defparam \sdram|Selector90~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N27
dffeas \sdram|m_addr[8] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[8] .is_wysiwyg = "true";
defparam \sdram|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [46] = ( \nios|cpu|F_pc [8] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [10])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\nios|cpu|F_pc [8] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios|cpu|W_alu_result [10]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\nios|cpu|W_alu_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios|cpu|F_pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N28
dffeas \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|src_data [46]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24 (
// Equation(s):
// \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24_combout  = ( \mm_interconnect_0|cmd_mux_004|src_data [46] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [10]) ) ) 
// # ( !\mm_interconnect_0|cmd_mux_004|src_data [46] & ( (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24 .extended_lut = "off";
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N58
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[27] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N28
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[27] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[27] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [27] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [27]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [27] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [27] & 
// !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [27]),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N43
dffeas \sdram|active_addr[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_addr[9] .is_wysiwyg = "true";
defparam \sdram|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \sdram|Selector89~0 (
// Equation(s):
// \sdram|Selector89~0_combout  = ( \sdram|m_addr[7]~0_combout  & ( \sdram|active_addr [20] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ) # (\sdram|WideOr9~0_combout ) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( 
// \sdram|active_addr [20] & ( (!\sdram|WideOr9~0_combout  & ((\sdram|active_addr [9]))) # (\sdram|WideOr9~0_combout  & (!\sdram|i_addr[12]~DUPLICATE_q )) ) ) ) # ( \sdram|m_addr[7]~0_combout  & ( !\sdram|active_addr [20] & ( (!\sdram|WideOr9~0_combout  & 
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ) ) ) ) # ( !\sdram|m_addr[7]~0_combout  & ( !\sdram|active_addr [20] & ( (!\sdram|WideOr9~0_combout  & ((\sdram|active_addr [9]))) # (\sdram|WideOr9~0_combout  & 
// (!\sdram|i_addr[12]~DUPLICATE_q )) ) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~12_combout ),
	.datac(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datad(!\sdram|active_addr [9]),
	.datae(!\sdram|m_addr[7]~0_combout ),
	.dataf(!\sdram|active_addr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector89~0 .extended_lut = "off";
defparam \sdram|Selector89~0 .lut_mask = 64'h50FA222250FA7777;
defparam \sdram|Selector89~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y0_N67
dffeas \sdram|m_addr[9] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram|m_state.001000000~q ),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[9] .is_wysiwyg = "true";
defparam \sdram|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \sdram|Selector88~0 (
// Equation(s):
// \sdram|Selector88~0_combout  = ( \sdram|active_addr [21] & ( ((\sdram|WideOr9~0_combout  & ((!\sdram|i_addr[12]~DUPLICATE_q ) # (\sdram|m_state.000000010~q )))) # (\sdram|m_state.001000000~q ) ) ) # ( !\sdram|active_addr [21] & ( 
// ((\sdram|WideOr9~0_combout  & (!\sdram|i_addr[12]~DUPLICATE_q  & !\sdram|m_state.000000010~q ))) # (\sdram|m_state.001000000~q ) ) )

	.dataa(!\sdram|WideOr9~0_combout ),
	.datab(!\sdram|m_state.001000000~q ),
	.datac(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datad(!\sdram|m_state.000000010~q ),
	.datae(gnd),
	.dataf(!\sdram|active_addr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector88~0 .extended_lut = "off";
defparam \sdram|Selector88~0 .lut_mask = 64'h7333733373777377;
defparam \sdram|Selector88~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y0_N50
dffeas \sdram|m_addr[10] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[10] .is_wysiwyg = "true";
defparam \sdram|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \sdram|Selector87~0 (
// Equation(s):
// \sdram|Selector87~0_combout  = ( \sdram|WideOr9~0_combout  & ( ((!\sdram|m_state.000000010~q  & (!\sdram|i_addr[12]~DUPLICATE_q )) # (\sdram|m_state.000000010~q  & ((\sdram|active_addr [22])))) # (\sdram|m_state.001000000~q ) ) ) # ( 
// !\sdram|WideOr9~0_combout  & ( \sdram|m_state.001000000~q  ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(!\sdram|i_addr[12]~DUPLICATE_q ),
	.datac(!\sdram|m_state.001000000~q ),
	.datad(!\sdram|active_addr [22]),
	.datae(gnd),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector87~0 .extended_lut = "off";
defparam \sdram|Selector87~0 .lut_mask = 64'h0F0F0F0F8FDF8FDF;
defparam \sdram|Selector87~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X30_Y0_N10
dffeas \sdram|m_addr[11] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[11] .is_wysiwyg = "true";
defparam \sdram|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \sdram|Selector86~0 (
// Equation(s):
// \sdram|Selector86~0_combout  = ( \sdram|i_addr [12] & ( ((\sdram|m_state.000000010~q  & (\sdram|WideOr9~0_combout  & \sdram|active_addr [23]))) # (\sdram|m_state.001000000~q ) ) ) # ( !\sdram|i_addr [12] & ( ((\sdram|WideOr9~0_combout  & 
// ((!\sdram|m_state.000000010~q ) # (\sdram|active_addr [23])))) # (\sdram|m_state.001000000~q ) ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(!\sdram|WideOr9~0_combout ),
	.datac(!\sdram|m_state.001000000~q ),
	.datad(!\sdram|active_addr [23]),
	.datae(gnd),
	.dataf(!\sdram|i_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector86~0 .extended_lut = "off";
defparam \sdram|Selector86~0 .lut_mask = 64'h2F3F2F3F0F1F0F1F;
defparam \sdram|Selector86~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N44
dffeas \sdram|m_addr[12] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|m_addr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_addr[12] .is_wysiwyg = "true";
defparam \sdram|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \sdram|m_dqm[0]~0 (
// Equation(s):
// \sdram|m_dqm[0]~0_combout  = ( \sdram|f_pop~q  & ( (!\sdram|m_state.000000010~q  & \sdram|Selector41~0_combout ) ) )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(gnd),
	.datac(!\sdram|Selector41~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|f_pop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|m_dqm[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|m_dqm[0]~0 .extended_lut = "off";
defparam \sdram|m_dqm[0]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \sdram|m_dqm[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \sdram|Selector100~0 (
// Equation(s):
// \sdram|Selector100~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout  & ( (\sdram|m_dqm[0]~0_combout ) # (\sdram|active_addr [10]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout  & ( 
// (\sdram|active_addr [10] & !\sdram|m_dqm[0]~0_combout ) ) )

	.dataa(!\sdram|active_addr [10]),
	.datab(gnd),
	.datac(!\sdram|m_dqm[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector100~0 .extended_lut = "off";
defparam \sdram|Selector100~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \sdram|Selector100~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \sdram|WideOr16~0 (
// Equation(s):
// \sdram|WideOr16~0_combout  = ( \sdram|WideOr9~0_combout  & ( \sdram|m_state.000000010~q  ) ) # ( !\sdram|WideOr9~0_combout  )

	.dataa(!\sdram|m_state.000000010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|WideOr16~0 .extended_lut = "off";
defparam \sdram|WideOr16~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \sdram|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y0_N27
dffeas \sdram|m_bank[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_bank[0] .is_wysiwyg = "true";
defparam \sdram|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \sdram|Selector99~0 (
// Equation(s):
// \sdram|Selector99~0_combout  = ( \sdram|active_addr [24] & ( (!\sdram|m_dqm[0]~0_combout ) # (\sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ) ) ) # ( !\sdram|active_addr [24] & ( (\sdram|m_dqm[0]~0_combout  & 
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|m_dqm[0]~0_combout ),
	.datad(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~13_combout ),
	.datae(gnd),
	.dataf(!\sdram|active_addr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector99~0 .extended_lut = "off";
defparam \sdram|Selector99~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \sdram|Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y0_N61
dffeas \sdram|m_bank[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_bank[1] .is_wysiwyg = "true";
defparam \sdram|m_bank[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N50
dffeas \sdram|m_cmd[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[1] .is_wysiwyg = "true";
defparam \sdram|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \sdram|Selector0~0 (
// Equation(s):
// \sdram|Selector0~0_combout  = ( \sdram|i_cmd [3] & ( \sdram|i_state.000~DUPLICATE_q  ) ) # ( !\sdram|i_cmd [3] & ( \sdram|i_state.000~DUPLICATE_q  & ( !\sdram|i_state.101~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sdram|i_state.101~q ),
	.datad(gnd),
	.datae(!\sdram|i_cmd [3]),
	.dataf(!\sdram|i_state.000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector0~0 .extended_lut = "off";
defparam \sdram|Selector0~0 .lut_mask = 64'h00000000F0F0FFFF;
defparam \sdram|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas \sdram|i_cmd[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|i_cmd[3] .is_wysiwyg = "true";
defparam \sdram|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \sdram|Selector19~0 (
// Equation(s):
// \sdram|Selector19~0_combout  = ( \sdram|m_next.010000000~q  & ( \sdram|m_state.001000000~q  & ( !\sdram|refresh_request~q  ) ) ) # ( !\sdram|m_next.010000000~q  & ( \sdram|m_state.001000000~q  & ( (!\sdram|refresh_request~q ) # (\sdram|m_state.000000100~q 
// ) ) ) ) # ( \sdram|m_next.010000000~q  & ( !\sdram|m_state.001000000~q  & ( (!\sdram|m_state.010000000~q  & (\sdram|m_state.000000001~q  & !\sdram|m_state.000000100~q )) ) ) ) # ( !\sdram|m_next.010000000~q  & ( !\sdram|m_state.001000000~q  & ( 
// ((!\sdram|m_state.010000000~q  & \sdram|m_state.000000001~q )) # (\sdram|m_state.000000100~q ) ) ) )

	.dataa(!\sdram|m_state.010000000~q ),
	.datab(!\sdram|m_state.000000001~q ),
	.datac(!\sdram|m_state.000000100~q ),
	.datad(!\sdram|refresh_request~q ),
	.datae(!\sdram|m_next.010000000~q ),
	.dataf(!\sdram|m_state.001000000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector19~0 .extended_lut = "off";
defparam \sdram|Selector19~0 .lut_mask = 64'h2F2F2020FF0FFF00;
defparam \sdram|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \sdram|Selector19~1 (
// Equation(s):
// \sdram|Selector19~1_combout  = ( \sdram|refresh_request~q  & ( \sdram|m_state.000000001~q  & ( (!\sdram|active_cs_n~q ) # (!\sdram|Selector19~0_combout ) ) ) ) # ( !\sdram|refresh_request~q  & ( \sdram|m_state.000000001~q  & ( (!\sdram|active_cs_n~q ) # 
// (!\sdram|Selector19~0_combout ) ) ) ) # ( \sdram|refresh_request~q  & ( !\sdram|m_state.000000001~q  & ( (!\sdram|active_cs_n~q  & (((\sdram|init_done~q )) # (\sdram|i_cmd [3]))) # (\sdram|active_cs_n~q  & (!\sdram|Selector19~0_combout  & 
// ((\sdram|init_done~q ) # (\sdram|i_cmd [3])))) ) ) ) # ( !\sdram|refresh_request~q  & ( !\sdram|m_state.000000001~q  & ( (\sdram|i_cmd [3] & (!\sdram|init_done~q  & ((!\sdram|active_cs_n~q ) # (!\sdram|Selector19~0_combout )))) ) ) )

	.dataa(!\sdram|active_cs_n~q ),
	.datab(!\sdram|i_cmd [3]),
	.datac(!\sdram|init_done~q ),
	.datad(!\sdram|Selector19~0_combout ),
	.datae(!\sdram|refresh_request~q ),
	.dataf(!\sdram|m_state.000000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector19~1 .extended_lut = "off";
defparam \sdram|Selector19~1 .lut_mask = 64'h30203F2AFFAAFFAA;
defparam \sdram|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N67
dffeas \sdram|m_cmd[3] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[3] .is_wysiwyg = "true";
defparam \sdram|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \sdram|comb~0 (
// Equation(s):
// \sdram|comb~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (!\mm_interconnect_0|cmd_mux_004|saved_grant [1] & (!\nios|cpu|d_byteenable [0]))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0])))) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// (!\mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\nios|cpu|d_byteenable [0]),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|comb~0 .extended_lut = "off";
defparam \sdram|comb~0 .lut_mask = 64'hBB88BB88B380B380;
defparam \sdram|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \sdram|comb~1 (
// Equation(s):
// \sdram|comb~1_combout  = ( \mm_interconnect_0|sdram_s1_agent|m0_write~1_combout  & ( \sdram|comb~0_combout  & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & 
// ((\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )))) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_demux|src4_valid~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datae(!\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ),
	.dataf(!\sdram|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|comb~1 .extended_lut = "off";
defparam \sdram|comb~1 .lut_mask = 64'h0000000000000537;
defparam \sdram|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder_combout  = ( \sdram|comb~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N47
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[16] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[16] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[16] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_0 [16] & ( (!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [16]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_0 [16] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_1 [16] & 
// \sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [16]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14 .lut_mask = 64'h03030303F3F3F3F3;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \sdram|active_dqm[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_dqm[0] .is_wysiwyg = "true";
defparam \sdram|active_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \sdram|Selector118~0 (
// Equation(s):
// \sdram|Selector118~0_combout  = (!\sdram|m_dqm[0]~0_combout  & ((\sdram|active_dqm [0]))) # (\sdram|m_dqm[0]~0_combout  & (\sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout ))

	.dataa(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14_combout ),
	.datab(gnd),
	.datac(!\sdram|m_dqm[0]~0_combout ),
	.datad(!\sdram|active_dqm [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector118~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector118~0 .extended_lut = "off";
defparam \sdram|Selector118~0 .lut_mask = 64'h05F505F505F505F5;
defparam \sdram|Selector118~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y0_N27
dffeas \sdram|m_dqm[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_dqm[0] .is_wysiwyg = "true";
defparam \sdram|m_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb \sdram|comb~2 (
// Equation(s):
// \sdram|comb~2_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (!\mm_interconnect_0|cmd_mux_004|saved_grant [1] & (!\nios|cpu|d_byteenable [1]))) # 
// (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & (((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1])))) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & 
// (!\mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q  & ((!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datab(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\nios|cpu|d_byteenable [1]),
	.datad(!\mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|comb~2 .extended_lut = "off";
defparam \sdram|comb~2 .lut_mask = 64'hBB88BB88B380B380;
defparam \sdram|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \sdram|comb~3 (
// Equation(s):
// \sdram|comb~3_combout  = ( \sdram|comb~2_combout  & ( \mm_interconnect_0|sdram_s1_agent|m0_write~1_combout  & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & 
// (\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ))) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \mm_interconnect_0|cmd_demux_001|src2_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_demux|src4_valid~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_demux_001|src2_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src4_valid~1_combout ),
	.datae(!\sdram|comb~2_combout ),
	.dataf(!\mm_interconnect_0|sdram_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|comb~3 .extended_lut = "off";
defparam \sdram|comb~3 .lut_mask = 64'h0000000000000357;
defparam \sdram|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_0[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|comb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[17] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N20
dffeas \sdram|the_multicore_sdram_input_efifo_module|entry_1[17] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram|comb~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|the_multicore_sdram_input_efifo_module|entry_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[17] .is_wysiwyg = "true";
defparam \sdram|the_multicore_sdram_input_efifo_module|entry_1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15 (
// Equation(s):
// \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|entry_1 [17] & ( (\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) # 
// (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [17]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|entry_1 [17] & ( (\sdram|the_multicore_sdram_input_efifo_module|entry_0 [17] & 
// !\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\sdram|the_multicore_sdram_input_efifo_module|entry_0 [17]),
	.datac(!\sdram|the_multicore_sdram_input_efifo_module|rd_address~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram|the_multicore_sdram_input_efifo_module|entry_1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15 .extended_lut = "off";
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15 .lut_mask = 64'h303030303F3F3F3F;
defparam \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \sdram|active_dqm[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|active_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|active_dqm[1] .is_wysiwyg = "true";
defparam \sdram|active_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \sdram|Selector117~0 (
// Equation(s):
// \sdram|Selector117~0_combout  = ( \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout  & ( (\sdram|m_dqm[0]~0_combout ) # (\sdram|active_dqm [1]) ) ) # ( !\sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout  & ( 
// (\sdram|active_dqm [1] & !\sdram|m_dqm[0]~0_combout ) ) )

	.dataa(!\sdram|active_dqm [1]),
	.datab(gnd),
	.datac(!\sdram|m_dqm[0]~0_combout ),
	.datad(gnd),
	.datae(!\sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdram|Selector117~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdram|Selector117~0 .extended_lut = "off";
defparam \sdram|Selector117~0 .lut_mask = 64'h50505F5F50505F5F;
defparam \sdram|Selector117~0 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y0_N44
dffeas \sdram|m_dqm[1] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdram|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_dqm[1] .is_wysiwyg = "true";
defparam \sdram|m_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X22_Y0_N10
dffeas \sdram|m_cmd[2] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[2] .is_wysiwyg = "true";
defparam \sdram|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y0_N10
dffeas \sdram|m_cmd[0] (
	.clk(\clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(!\sdram|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(\rst_controller|r_sync_rst~q ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram|m_cmd[0] .is_wysiwyg = "true";
defparam \sdram|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: MLABCELL_X3_Y80_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
