<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\Cortex_M3_DualCam.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ahb_multiple.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\apb2_decoder.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\apb_multiple.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\cmos_add.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\cmos_rpll\cmos_rpll.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ddr_rpll\ddr_rpll.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\dual_ov5640_lcd.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\dvi_tx\dvi_tx.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\fifo_ping\fifo_ping.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\fifo_pong\fifo_pong.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\gowin_empu_m3\gowin_empu_m3.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\gowin_empu_m3_template.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\hdmi_rpll\hdmi_rpll.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ov5640\OV5640_capture_data.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ov5640\i2c_dri.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ov5640\i2c_ov5640_rgb565_cfg.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ov5640\ov5640_dri.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\ov5640\picture_size.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\rpll_cpu\rpll_cpu.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\syn_code\syn_gen.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\video_frame_buffer\video_frame_buffer.v<br>
C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\video_rpll\video_rpll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 11 21:42:31 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Cortex_M3_DualCam</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 8s, Elapsed time = 0h 0m 9s, Peak memory usage = 372.961MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 372.961MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.491s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.218s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 372.961MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.524s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.295s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 372.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 372.961MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 372.961MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 372.961MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>90</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>8491</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>111</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>79</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>126</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>255</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1744</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>6141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>28132</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2820</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>7046</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>18266</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1794</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1794</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>132</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>79</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>74</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>30792(28206 LUTs, 1794 ALUs, 132 SSRAMs) / 54720</td>
<td>56%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>8491 / 41997</td>
<td>20%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 41997</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>8490 / 41997</td>
<td>20%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>82 / 140</td>
<td>59%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I </td>
</tr>
<tr>
<td>SWCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/RTCSRCCLK_ibuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/RTCSRCCLK_ibuf/I </td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam0_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam0_vsync_ibuf/I </td>
</tr>
<tr>
<td>rtc_1hz_clk_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/rtc_1hz_clk_s2/Q </td>
</tr>
<tr>
<td>n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
<tr>
<td>ddr_rst</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i7/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q </td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i7/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i7/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.3</td>
<td>0.000</td>
<td>15.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.7</td>
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.3</td>
<td>0.000</td>
<td>6.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.0</td>
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.0</td>
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>300.000</td>
<td>3.3</td>
<td>0.000</td>
<td>150.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>150.000</td>
<td>6.7</td>
<td>0.000</td>
<td>75.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT</td>
<td>i7/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.0(MHz)</td>
<td>208.9(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
<td>100.0(MHz)</td>
<td>47.6(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SWCLK</td>
<td>100.0(MHz)</td>
<td>110.0(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/RTCSRCCLK_ibuf/I</td>
<td>100.0(MHz)</td>
<td>189.0(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cam0_pclk</td>
<td>100.0(MHz)</td>
<td>166.0(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>cam1_pclk</td>
<td>100.0(MHz)</td>
<td>488.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>cam0_vsync</td>
<td>100.0(MHz)</td>
<td>771.6(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>rtc_1hz_clk_6</td>
<td>100.0(MHz)</td>
<td>129.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>ddr_rst</td>
<td>100.0(MHz)</td>
<td>683.1(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>dri_clk_2</td>
<td>100.0(MHz)</td>
<td>233.3(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>dri_clk_2</td>
<td>100.0(MHz)</td>
<td>233.3(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>i7/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>365.0(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>i7/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.0(MHz)</td>
<td>1364.3(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>i7/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>120.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>i7/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>132.3(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/CIN</td>
</tr>
<tr>
<td>1.937</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/COUT</td>
</tr>
<tr>
<td>1.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/CIN</td>
</tr>
<tr>
<td>1.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/COUT</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/CIN</td>
</tr>
<tr>
<td>2.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/COUT</td>
</tr>
<tr>
<td>2.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/CIN</td>
</tr>
<tr>
<td>2.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/COUT</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/CIN</td>
</tr>
<tr>
<td>2.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/COUT</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/COUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/CIN</td>
</tr>
<tr>
<td>2.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/COUT</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/CIN</td>
</tr>
<tr>
<td>2.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/COUT</td>
</tr>
<tr>
<td>2.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/CIN</td>
</tr>
<tr>
<td>2.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/COUT</td>
</tr>
<tr>
<td>2.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/COUT</td>
</tr>
<tr>
<td>2.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/CIN</td>
</tr>
<tr>
<td>2.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/COUT</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/CIN</td>
</tr>
<tr>
<td>2.324</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/COUT</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/CIN</td>
</tr>
<tr>
<td>2.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/COUT</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/CIN</td>
</tr>
<tr>
<td>2.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/COUT</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/COUT</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/CIN</td>
</tr>
<tr>
<td>2.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/COUT</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/CIN</td>
</tr>
<tr>
<td>2.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/COUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/CIN</td>
</tr>
<tr>
<td>2.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/COUT</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/CIN</td>
</tr>
<tr>
<td>2.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/COUT</td>
</tr>
<tr>
<td>2.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/CIN</td>
</tr>
<tr>
<td>2.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/COUT</td>
</tr>
<tr>
<td>2.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/CIN</td>
</tr>
<tr>
<td>2.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/COUT</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/CIN</td>
</tr>
<tr>
<td>2.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/COUT</td>
</tr>
<tr>
<td>2.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/CIN</td>
</tr>
<tr>
<td>2.817</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/COUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/CIN</td>
</tr>
<tr>
<td>3.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/SUM</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/I1</td>
</tr>
<tr>
<td>4.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/I1</td>
</tr>
<tr>
<td>4.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/I0</td>
</tr>
<tr>
<td>5.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/I2</td>
</tr>
<tr>
<td>6.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/I1</td>
</tr>
<tr>
<td>7.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/I1</td>
</tr>
<tr>
<td>9.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/S0</td>
</tr>
<tr>
<td>9.869</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/O</td>
</tr>
<tr>
<td>10.106</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/I1</td>
</tr>
<tr>
<td>10.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/I1</td>
</tr>
<tr>
<td>11.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/I0</td>
</tr>
<tr>
<td>11.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/I1</td>
</tr>
<tr>
<td>12.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/I0</td>
</tr>
<tr>
<td>14.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/F</td>
</tr>
<tr>
<td>15.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s0/I0</td>
</tr>
<tr>
<td>16.431</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s0/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s/I0</td>
</tr>
<tr>
<td>17.185</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s/F</td>
</tr>
<tr>
<td>17.422</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s116/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s116/F</td>
</tr>
<tr>
<td>18.112</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s127/I2</td>
</tr>
<tr>
<td>18.565</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s127/F</td>
</tr>
<tr>
<td>18.802</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s119/I1</td>
</tr>
<tr>
<td>19.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s119/F</td>
</tr>
<tr>
<td>19.594</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s111/I1</td>
</tr>
<tr>
<td>20.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s111/F</td>
</tr>
<tr>
<td>20.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s138/I0</td>
</tr>
<tr>
<td>20.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s138/F</td>
</tr>
<tr>
<td>21.140</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s135/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s135/O</td>
</tr>
<tr>
<td>21.480</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s102/I0</td>
</tr>
<tr>
<td>21.583</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_5_s102/O</td>
</tr>
<tr>
<td>21.820</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_5_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.089, 67.228%; route: 6.636, 31.665%; tC2Q: 0.232, 1.107%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/CIN</td>
</tr>
<tr>
<td>1.937</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/COUT</td>
</tr>
<tr>
<td>1.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/CIN</td>
</tr>
<tr>
<td>1.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/COUT</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/CIN</td>
</tr>
<tr>
<td>2.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/COUT</td>
</tr>
<tr>
<td>2.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/CIN</td>
</tr>
<tr>
<td>2.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/COUT</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/CIN</td>
</tr>
<tr>
<td>2.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/COUT</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/COUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/CIN</td>
</tr>
<tr>
<td>2.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/COUT</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/CIN</td>
</tr>
<tr>
<td>2.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/COUT</td>
</tr>
<tr>
<td>2.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/CIN</td>
</tr>
<tr>
<td>2.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/COUT</td>
</tr>
<tr>
<td>2.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/COUT</td>
</tr>
<tr>
<td>2.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/CIN</td>
</tr>
<tr>
<td>2.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/COUT</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/CIN</td>
</tr>
<tr>
<td>2.324</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/COUT</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/CIN</td>
</tr>
<tr>
<td>2.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/COUT</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/CIN</td>
</tr>
<tr>
<td>2.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/COUT</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/COUT</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/CIN</td>
</tr>
<tr>
<td>2.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/COUT</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/CIN</td>
</tr>
<tr>
<td>2.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/COUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/CIN</td>
</tr>
<tr>
<td>2.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/COUT</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/CIN</td>
</tr>
<tr>
<td>2.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/COUT</td>
</tr>
<tr>
<td>2.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/CIN</td>
</tr>
<tr>
<td>2.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/COUT</td>
</tr>
<tr>
<td>2.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/CIN</td>
</tr>
<tr>
<td>2.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/COUT</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/CIN</td>
</tr>
<tr>
<td>2.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/COUT</td>
</tr>
<tr>
<td>2.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/CIN</td>
</tr>
<tr>
<td>2.817</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/COUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/CIN</td>
</tr>
<tr>
<td>3.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/SUM</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/I1</td>
</tr>
<tr>
<td>4.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/I1</td>
</tr>
<tr>
<td>4.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/I0</td>
</tr>
<tr>
<td>5.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/I2</td>
</tr>
<tr>
<td>6.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/I1</td>
</tr>
<tr>
<td>7.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/I1</td>
</tr>
<tr>
<td>9.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/S0</td>
</tr>
<tr>
<td>9.869</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/O</td>
</tr>
<tr>
<td>10.106</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/I1</td>
</tr>
<tr>
<td>10.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/I1</td>
</tr>
<tr>
<td>11.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/I0</td>
</tr>
<tr>
<td>11.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/I1</td>
</tr>
<tr>
<td>12.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/I0</td>
</tr>
<tr>
<td>14.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/F</td>
</tr>
<tr>
<td>15.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s0/I0</td>
</tr>
<tr>
<td>16.431</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s0/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s/I0</td>
</tr>
<tr>
<td>17.185</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/dbg_halt_set_Z_s/F</td>
</tr>
<tr>
<td>17.422</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s133/I0</td>
</tr>
<tr>
<td>17.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s133/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s127/I3</td>
</tr>
<tr>
<td>18.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s127/F</td>
</tr>
<tr>
<td>18.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s120/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s120/F</td>
</tr>
<tr>
<td>19.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s108/I1</td>
</tr>
<tr>
<td>20.131</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s108/F</td>
</tr>
<tr>
<td>20.368</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s143/I0</td>
</tr>
<tr>
<td>20.885</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s143/F</td>
</tr>
<tr>
<td>21.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s141/I0</td>
</tr>
<tr>
<td>21.225</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s141/O</td>
</tr>
<tr>
<td>21.462</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s101/I0</td>
</tr>
<tr>
<td>21.565</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state_0_s101/O</td>
</tr>
<tr>
<td>21.802</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_0_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.071, 67.200%; route: 6.636, 31.692%; tC2Q: 0.232, 1.108%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/CIN</td>
</tr>
<tr>
<td>1.937</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/COUT</td>
</tr>
<tr>
<td>1.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/CIN</td>
</tr>
<tr>
<td>1.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/COUT</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/CIN</td>
</tr>
<tr>
<td>2.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/COUT</td>
</tr>
<tr>
<td>2.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/CIN</td>
</tr>
<tr>
<td>2.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/COUT</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/CIN</td>
</tr>
<tr>
<td>2.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/COUT</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/COUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/CIN</td>
</tr>
<tr>
<td>2.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/COUT</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/CIN</td>
</tr>
<tr>
<td>2.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/COUT</td>
</tr>
<tr>
<td>2.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/CIN</td>
</tr>
<tr>
<td>2.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/COUT</td>
</tr>
<tr>
<td>2.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/COUT</td>
</tr>
<tr>
<td>2.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/CIN</td>
</tr>
<tr>
<td>2.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/COUT</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/CIN</td>
</tr>
<tr>
<td>2.324</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/COUT</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/CIN</td>
</tr>
<tr>
<td>2.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/COUT</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/CIN</td>
</tr>
<tr>
<td>2.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/COUT</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/COUT</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/CIN</td>
</tr>
<tr>
<td>2.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/COUT</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/CIN</td>
</tr>
<tr>
<td>2.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/COUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/CIN</td>
</tr>
<tr>
<td>2.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/COUT</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/CIN</td>
</tr>
<tr>
<td>2.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/COUT</td>
</tr>
<tr>
<td>2.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/CIN</td>
</tr>
<tr>
<td>2.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/COUT</td>
</tr>
<tr>
<td>2.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/CIN</td>
</tr>
<tr>
<td>2.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/COUT</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/CIN</td>
</tr>
<tr>
<td>2.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/COUT</td>
</tr>
<tr>
<td>2.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/CIN</td>
</tr>
<tr>
<td>2.817</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/COUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/CIN</td>
</tr>
<tr>
<td>3.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/SUM</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/I1</td>
</tr>
<tr>
<td>4.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/I1</td>
</tr>
<tr>
<td>4.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/I0</td>
</tr>
<tr>
<td>5.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/I2</td>
</tr>
<tr>
<td>6.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/I1</td>
</tr>
<tr>
<td>7.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/I1</td>
</tr>
<tr>
<td>9.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/S0</td>
</tr>
<tr>
<td>9.869</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/O</td>
</tr>
<tr>
<td>10.106</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/I1</td>
</tr>
<tr>
<td>10.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/I1</td>
</tr>
<tr>
<td>11.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/I0</td>
</tr>
<tr>
<td>11.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/I1</td>
</tr>
<tr>
<td>12.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/I0</td>
</tr>
<tr>
<td>14.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/F</td>
</tr>
<tr>
<td>15.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/I1</td>
</tr>
<tr>
<td>16.469</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/F</td>
</tr>
<tr>
<td>16.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/I2</td>
</tr>
<tr>
<td>17.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/F</td>
</tr>
<tr>
<td>17.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/I1</td>
</tr>
<tr>
<td>17.951</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/F</td>
</tr>
<tr>
<td>18.188</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/I2</td>
</tr>
<tr>
<td>18.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/F</td>
</tr>
<tr>
<td>18.878</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s112/I0</td>
</tr>
<tr>
<td>19.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s112/F</td>
</tr>
<tr>
<td>19.632</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s104/I1</td>
</tr>
<tr>
<td>20.187</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s104/F</td>
</tr>
<tr>
<td>20.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s130/I2</td>
</tr>
<tr>
<td>20.877</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s130/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s128/I0</td>
</tr>
<tr>
<td>21.217</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s128/O</td>
</tr>
<tr>
<td>21.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s95/I0</td>
</tr>
<tr>
<td>21.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_21_s95/O</td>
</tr>
<tr>
<td>21.794</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_21_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_21_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_21_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.063, 67.188%; route: 6.636, 31.704%; tC2Q: 0.232, 1.108%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/CIN</td>
</tr>
<tr>
<td>1.937</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/COUT</td>
</tr>
<tr>
<td>1.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/CIN</td>
</tr>
<tr>
<td>1.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/COUT</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/CIN</td>
</tr>
<tr>
<td>2.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/COUT</td>
</tr>
<tr>
<td>2.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/CIN</td>
</tr>
<tr>
<td>2.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/COUT</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/CIN</td>
</tr>
<tr>
<td>2.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/COUT</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/COUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/CIN</td>
</tr>
<tr>
<td>2.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/COUT</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/CIN</td>
</tr>
<tr>
<td>2.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/COUT</td>
</tr>
<tr>
<td>2.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/CIN</td>
</tr>
<tr>
<td>2.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/COUT</td>
</tr>
<tr>
<td>2.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/COUT</td>
</tr>
<tr>
<td>2.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/CIN</td>
</tr>
<tr>
<td>2.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/COUT</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/CIN</td>
</tr>
<tr>
<td>2.324</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/COUT</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/CIN</td>
</tr>
<tr>
<td>2.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/COUT</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/CIN</td>
</tr>
<tr>
<td>2.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/COUT</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/COUT</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/CIN</td>
</tr>
<tr>
<td>2.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/COUT</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/CIN</td>
</tr>
<tr>
<td>2.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/COUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/CIN</td>
</tr>
<tr>
<td>2.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/COUT</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/CIN</td>
</tr>
<tr>
<td>2.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/COUT</td>
</tr>
<tr>
<td>2.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/CIN</td>
</tr>
<tr>
<td>2.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/COUT</td>
</tr>
<tr>
<td>2.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/CIN</td>
</tr>
<tr>
<td>2.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/COUT</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/CIN</td>
</tr>
<tr>
<td>2.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/COUT</td>
</tr>
<tr>
<td>2.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/CIN</td>
</tr>
<tr>
<td>2.817</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/COUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/CIN</td>
</tr>
<tr>
<td>3.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/SUM</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/I1</td>
</tr>
<tr>
<td>4.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/I1</td>
</tr>
<tr>
<td>4.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/I0</td>
</tr>
<tr>
<td>5.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/I2</td>
</tr>
<tr>
<td>6.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/I1</td>
</tr>
<tr>
<td>7.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/I1</td>
</tr>
<tr>
<td>9.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/S0</td>
</tr>
<tr>
<td>9.869</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/O</td>
</tr>
<tr>
<td>10.106</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/I1</td>
</tr>
<tr>
<td>10.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/I1</td>
</tr>
<tr>
<td>11.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/I0</td>
</tr>
<tr>
<td>11.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/I1</td>
</tr>
<tr>
<td>12.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/I0</td>
</tr>
<tr>
<td>14.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/F</td>
</tr>
<tr>
<td>15.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/I1</td>
</tr>
<tr>
<td>16.469</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/F</td>
</tr>
<tr>
<td>16.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/I2</td>
</tr>
<tr>
<td>17.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/F</td>
</tr>
<tr>
<td>17.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/I1</td>
</tr>
<tr>
<td>17.951</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/F</td>
</tr>
<tr>
<td>18.188</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/I2</td>
</tr>
<tr>
<td>18.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/F</td>
</tr>
<tr>
<td>18.878</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s112/I0</td>
</tr>
<tr>
<td>19.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s112/F</td>
</tr>
<tr>
<td>19.632</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s104/I1</td>
</tr>
<tr>
<td>20.187</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s104/F</td>
</tr>
<tr>
<td>20.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s128/I2</td>
</tr>
<tr>
<td>20.877</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s128/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s126/I0</td>
</tr>
<tr>
<td>21.217</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s126/O</td>
</tr>
<tr>
<td>21.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s95/I0</td>
</tr>
<tr>
<td>21.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_22_s95/O</td>
</tr>
<tr>
<td>21.794</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_22_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_22_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_22_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.063, 67.188%; route: 6.636, 31.704%; tC2Q: 0.232, 1.108%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/I1</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_0_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/CIN</td>
</tr>
<tr>
<td>1.937</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_1_s/COUT</td>
</tr>
<tr>
<td>1.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/CIN</td>
</tr>
<tr>
<td>1.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ex_2_s/COUT</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/CIN</td>
</tr>
<tr>
<td>2.007</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_3_s/COUT</td>
</tr>
<tr>
<td>2.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/CIN</td>
</tr>
<tr>
<td>2.042</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_4_s/COUT</td>
</tr>
<tr>
<td>2.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/CIN</td>
</tr>
<tr>
<td>2.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_5_s/COUT</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/CIN</td>
</tr>
<tr>
<td>2.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_6_s/COUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/CIN</td>
</tr>
<tr>
<td>2.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_7_s/COUT</td>
</tr>
<tr>
<td>2.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/CIN</td>
</tr>
<tr>
<td>2.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_8_s/COUT</td>
</tr>
<tr>
<td>2.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/CIN</td>
</tr>
<tr>
<td>2.218</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_9_s/COUT</td>
</tr>
<tr>
<td>2.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_10_s/COUT</td>
</tr>
<tr>
<td>2.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/CIN</td>
</tr>
<tr>
<td>2.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_11_s/COUT</td>
</tr>
<tr>
<td>2.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/CIN</td>
</tr>
<tr>
<td>2.324</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_12_s/COUT</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/CIN</td>
</tr>
<tr>
<td>2.359</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_13_s/COUT</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/CIN</td>
</tr>
<tr>
<td>2.394</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_14_s/COUT</td>
</tr>
<tr>
<td>2.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/CIN</td>
</tr>
<tr>
<td>2.430</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_15_s/COUT</td>
</tr>
<tr>
<td>2.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/CIN</td>
</tr>
<tr>
<td>2.465</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_16_s/COUT</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/CIN</td>
</tr>
<tr>
<td>2.500</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_17_s/COUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/CIN</td>
</tr>
<tr>
<td>2.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_18_s/COUT</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/CIN</td>
</tr>
<tr>
<td>2.570</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_19_s/COUT</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/CIN</td>
</tr>
<tr>
<td>2.606</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_20_s/COUT</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/CIN</td>
</tr>
<tr>
<td>2.641</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_21_s/COUT</td>
</tr>
<tr>
<td>2.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_22_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/CIN</td>
</tr>
<tr>
<td>2.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_23_s/COUT</td>
</tr>
<tr>
<td>2.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/CIN</td>
</tr>
<tr>
<td>2.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_24_s/COUT</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/CIN</td>
</tr>
<tr>
<td>2.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_25_s/COUT</td>
</tr>
<tr>
<td>2.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/CIN</td>
</tr>
<tr>
<td>2.817</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_26_s/COUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/CIN</td>
</tr>
<tr>
<td>3.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dpu_ahb_haddrd_27_s/SUM</td>
</tr>
<tr>
<td>3.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/I1</td>
</tr>
<tr>
<td>4.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_hit_s51/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/I1</td>
</tr>
<tr>
<td>4.871</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s163/F</td>
</tr>
<tr>
<td>5.108</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/I0</td>
</tr>
<tr>
<td>5.625</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s101/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/I2</td>
</tr>
<tr>
<td>6.315</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s38/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s16/F</td>
</tr>
<tr>
<td>7.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/I1</td>
</tr>
<tr>
<td>7.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s4/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n459_s1/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/I1</td>
</tr>
<tr>
<td>9.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/n439_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/S0</td>
</tr>
<tr>
<td>9.869</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s2/O</td>
</tr>
<tr>
<td>10.106</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/I1</td>
</tr>
<tr>
<td>10.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/attrsd_4_s0/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/I1</td>
</tr>
<tr>
<td>11.001</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s9/F</td>
</tr>
<tr>
<td>11.238</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/I0</td>
</tr>
<tr>
<td>11.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ahb_ctl/ahb_hprotd_2_s3/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/I1</td>
</tr>
<tr>
<td>12.547</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s9/F</td>
</tr>
<tr>
<td>12.784</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/I1</td>
</tr>
<tr>
<td>13.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/set_str_fwd_ex_s4/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/I0</td>
</tr>
<tr>
<td>14.093</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_precise_set_s3/F</td>
</tr>
<tr>
<td>14.330</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s8/F</td>
</tr>
<tr>
<td>15.122</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s1/F</td>
</tr>
<tr>
<td>15.914</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/I1</td>
</tr>
<tr>
<td>16.469</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/dpu_ivalid_s/F</td>
</tr>
<tr>
<td>16.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/I2</td>
</tr>
<tr>
<td>17.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_s89/F</td>
</tr>
<tr>
<td>17.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/I1</td>
</tr>
<tr>
<td>17.951</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_30_s124/F</td>
</tr>
<tr>
<td>18.188</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/I2</td>
</tr>
<tr>
<td>18.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_31_s135/F</td>
</tr>
<tr>
<td>18.878</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s112/I0</td>
</tr>
<tr>
<td>19.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s112/F</td>
</tr>
<tr>
<td>19.632</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s104/I1</td>
</tr>
<tr>
<td>20.187</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s104/F</td>
</tr>
<tr>
<td>20.424</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s132/I2</td>
</tr>
<tr>
<td>20.877</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s132/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s130/I0</td>
</tr>
<tr>
<td>21.217</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s130/O</td>
</tr>
<tr>
<td>21.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s95/I0</td>
</tr>
<tr>
<td>21.557</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_25_s95/O</td>
</tr>
<tr>
<td>21.794</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_25_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>6216</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_25_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_25_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.063, 67.188%; route: 6.636, 31.704%; tC2Q: 0.232, 1.108%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
