<?xml version="1.0" ?>
<spirit:component xmlns:IDEA="https://www.umich.edu" xmlns:arm="http://www.arm.com/SPIRIT/1685-2009" xmlns:soc="http://www.duolog.com/2011/05/socrates" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
	<spirit:vendor>IDEA_UofM_UV</spirit:vendor>
	<spirit:library>IDEA</spirit:library>
	<spirit:name>memory2</spirit:name>
	<spirit:version>1.00</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>MEM_APBS</spirit:name>
			<spirit:busType spirit:library="AMBA4" spirit:name="APB4" spirit:vendor="amba.com" spirit:version="r0p0_0"/>
			<spirit:abstractionType spirit:library="AMBA4" spirit:name="APB4_rtl" spirit:vendor="amba.com" spirit:version="r0p0_0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PCLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PCLK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PRESETn</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PRESETN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PCLKEN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PCLKEN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PSELx</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PSEL</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PENABLE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PENABLE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PWRITE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PWRITE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PWDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PWDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PRDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PRDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>PSLVERR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>PSLVERR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>verilogSource</spirit:name>
				<spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
				<spirit:language>Verilog</spirit:language>
				<spirit:modelName>memory-gen</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>memory2</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>PCLK</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PRESETN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PCLKEN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PSEL</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PENABLE</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PWRITE</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PWDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PRDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PSLVERR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>CLK_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>DATA_REQ_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>WE_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>DATA_BE_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ADDR_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>11</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>DATA_SRAM_IN</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>DATA_SRAM_OUT</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>memory2</spirit:name>
			<spirit:file>
				<spirit:name>/afs/eecs.umich.edu/vlsida/projects/FASoC/TSMC_65LP/fasoc/soc/test/memory2/export/memory2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>verilog_output</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:vendorExtensions>
		<IDEA:circuitFunctionDescriptions>
			<IDEA:circuitFunctionDescription>
				<spirit:name>memory</spirit:name>
				<IDEA:general>
					<spirit:name>platform</spirit:name>
					<IDEA:values>
						<IDEA:value>
							<IDEA:typ>
								<IDEA:typical>tsmc65lp</IDEA:typical>
							</IDEA:typ>
						</IDEA:value>
					</IDEA:values>
					<spirit:name>area</spirit:name>
					<IDEA:values>
						<IDEA:value>
							<IDEA:typ IDEA:unit="um2">
								<IDEA:typical>890247.08</IDEA:typical>
							</IDEA:typ>
						</IDEA:value>
					</IDEA:values>
				</IDEA:general>
				<IDEA:specific>
					<spirit:name>word_size</spirit:name>
					<IDEA:values>
						<IDEA:value>
							<IDEA:typ IDEA:unit="bit">
								<IDEA:typical>32</IDEA:typical>
							</IDEA:typ>
						</IDEA:value>
					</IDEA:values>
					<spirit:name>capacity</spirit:name>
					<IDEA:values>
						<IDEA:value>
							<IDEA:typ IDEA:unit="bit">
								<IDEA:typical>134672</IDEA:typical>
							</IDEA:typ>
						</IDEA:value>
					</IDEA:values>
				</IDEA:specific>
			</IDEA:circuitFunctionDescription>
		</IDEA:circuitFunctionDescriptions>
	</spirit:vendorExtensions>
</spirit:component>
