vendor_name = ModelSim
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/RAM_tb.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/SumadorRestador.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Sumador1Bit.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ALU.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ROM.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Registro_Gen.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ram_core.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/RAM.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Practica5.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/InmGen.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/CircuitoControl.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/BancoReg.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/db/Practica5.cbx.xml
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/db/altsyncram_iog1.tdf
design_name = RAM
instance = comp, \ram_0_rtl_0|auto_generated|ram_block1a0\, ram_0_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux4~0\, Mux4~0, RAM, 1
instance = comp, \Mux3~0\, Mux3~0, RAM, 1
instance = comp, \mem_ram_1~0\, mem_ram_1~0, RAM, 1
instance = comp, \mem_ram_0~0\, mem_ram_0~0, RAM, 1
instance = comp, \mem_ram_3~0\, mem_ram_3~0, RAM, 1
instance = comp, \mem_ram_2~0\, mem_ram_2~0, RAM, 1
instance = comp, \Mux2~0\, Mux2~0, RAM, 1
instance = comp, \mem_ram_3~1\, mem_ram_3~1, RAM, 1
instance = comp, \mem_ram_1~1\, mem_ram_1~1, RAM, 1
instance = comp, \we~I\, we, RAM, 1
instance = comp, \d_in[16]~I\, d_in[16], RAM, 1
instance = comp, \d_in[8]~I\, d_in[8], RAM, 1
instance = comp, \d_in[10]~I\, d_in[10], RAM, 1
instance = comp, \d_in[28]~I\, d_in[28], RAM, 1
instance = comp, \d_in[21]~I\, d_in[21], RAM, 1
instance = comp, \clk~I\, clk, RAM, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, RAM, 1
instance = comp, \acc_type[1]~I\, acc_type[1], RAM, 1
instance = comp, \acc_type[0]~I\, acc_type[0], RAM, 1
instance = comp, \d_in[0]~I\, d_in[0], RAM, 1
instance = comp, \d_in_1[0]~0\, d_in_1[0]~0, RAM, 1
instance = comp, \addr[2]~I\, addr[2], RAM, 1
instance = comp, \addr[3]~I\, addr[3], RAM, 1
instance = comp, \addr[4]~I\, addr[4], RAM, 1
instance = comp, \addr[5]~I\, addr[5], RAM, 1
instance = comp, \addr[6]~I\, addr[6], RAM, 1
instance = comp, \addr[7]~I\, addr[7], RAM, 1
instance = comp, \addr[8]~I\, addr[8], RAM, 1
instance = comp, \d_in[9]~I\, d_in[9], RAM, 1
instance = comp, \d_in_1[1]~1\, d_in_1[1]~1, RAM, 1
instance = comp, \d_in[2]~I\, d_in[2], RAM, 1
instance = comp, \d_in_1[2]~2\, d_in_1[2]~2, RAM, 1
instance = comp, \d_in[11]~I\, d_in[11], RAM, 1
instance = comp, \d_in_1[3]~3\, d_in_1[3]~3, RAM, 1
instance = comp, \d_in[12]~I\, d_in[12], RAM, 1
instance = comp, \d_in_1[4]~4\, d_in_1[4]~4, RAM, 1
instance = comp, \d_in[13]~I\, d_in[13], RAM, 1
instance = comp, \d_in_1[5]~5\, d_in_1[5]~5, RAM, 1
instance = comp, \d_in[14]~I\, d_in[14], RAM, 1
instance = comp, \d_in[6]~I\, d_in[6], RAM, 1
instance = comp, \d_in_1[6]~6\, d_in_1[6]~6, RAM, 1
instance = comp, \d_in[15]~I\, d_in[15], RAM, 1
instance = comp, \d_in_1[7]~7\, d_in_1[7]~7, RAM, 1
instance = comp, \ram_1_rtl_0|auto_generated|ram_block1a0\, ram_1_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \addr[1]~I\, addr[1], RAM, 1
instance = comp, \Mux43~0\, Mux43~0, RAM, 1
instance = comp, \addr[0]~I\, addr[0], RAM, 1
instance = comp, \d_in_2[0]~0\, d_in_2[0]~0, RAM, 1
instance = comp, \d_in[17]~I\, d_in[17], RAM, 1
instance = comp, \d_in_2[1]~1\, d_in_2[1]~1, RAM, 1
instance = comp, \d_in[18]~I\, d_in[18], RAM, 1
instance = comp, \d_in_2[2]~2\, d_in_2[2]~2, RAM, 1
instance = comp, \d_in[3]~I\, d_in[3], RAM, 1
instance = comp, \d_in[19]~I\, d_in[19], RAM, 1
instance = comp, \d_in_2[3]~3\, d_in_2[3]~3, RAM, 1
instance = comp, \d_in[20]~I\, d_in[20], RAM, 1
instance = comp, \d_in_2[4]~4\, d_in_2[4]~4, RAM, 1
instance = comp, \d_in[5]~I\, d_in[5], RAM, 1
instance = comp, \d_in_2[5]~5\, d_in_2[5]~5, RAM, 1
instance = comp, \d_in[22]~I\, d_in[22], RAM, 1
instance = comp, \d_in_2[6]~6\, d_in_2[6]~6, RAM, 1
instance = comp, \d_in[23]~I\, d_in[23], RAM, 1
instance = comp, \d_in_2[7]~7\, d_in_2[7]~7, RAM, 1
instance = comp, \ram_2_rtl_0|auto_generated|ram_block1a0\, ram_2_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux43~1\, Mux43~1, RAM, 1
instance = comp, \d_in[1]~I\, d_in[1], RAM, 1
instance = comp, \d_in[4]~I\, d_in[4], RAM, 1
instance = comp, \d_in[7]~I\, d_in[7], RAM, 1
instance = comp, \Mux41~0\, Mux41~0, RAM, 1
instance = comp, \Mux43~2\, Mux43~2, RAM, 1
instance = comp, \d_in[24]~I\, d_in[24], RAM, 1
instance = comp, \d_in_3[0]~0\, d_in_3[0]~0, RAM, 1
instance = comp, \d_in[25]~I\, d_in[25], RAM, 1
instance = comp, \d_in_3[1]~1\, d_in_3[1]~1, RAM, 1
instance = comp, \d_in[26]~I\, d_in[26], RAM, 1
instance = comp, \d_in_3[2]~2\, d_in_3[2]~2, RAM, 1
instance = comp, \d_in[27]~I\, d_in[27], RAM, 1
instance = comp, \d_in_3[3]~3\, d_in_3[3]~3, RAM, 1
instance = comp, \d_in_3[4]~4\, d_in_3[4]~4, RAM, 1
instance = comp, \d_in[29]~I\, d_in[29], RAM, 1
instance = comp, \d_in_3[5]~5\, d_in_3[5]~5, RAM, 1
instance = comp, \d_in[30]~I\, d_in[30], RAM, 1
instance = comp, \d_in_3[6]~6\, d_in_3[6]~6, RAM, 1
instance = comp, \d_in[31]~I\, d_in[31], RAM, 1
instance = comp, \d_in_3[7]~7\, d_in_3[7]~7, RAM, 1
instance = comp, \ram_3_rtl_0|auto_generated|ram_block1a0\, ram_3_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux42~0\, Mux42~0, RAM, 1
instance = comp, \Mux42~1\, Mux42~1, RAM, 1
instance = comp, \Mux42~2\, Mux42~2, RAM, 1
instance = comp, \Mux41~1\, Mux41~1, RAM, 1
instance = comp, \Mux41~2\, Mux41~2, RAM, 1
instance = comp, \Mux41~3\, Mux41~3, RAM, 1
instance = comp, \Mux40~0\, Mux40~0, RAM, 1
instance = comp, \Mux40~1\, Mux40~1, RAM, 1
instance = comp, \Mux40~2\, Mux40~2, RAM, 1
instance = comp, \Mux39~0\, Mux39~0, RAM, 1
instance = comp, \Mux39~1\, Mux39~1, RAM, 1
instance = comp, \Mux39~2\, Mux39~2, RAM, 1
instance = comp, \Mux38~0\, Mux38~0, RAM, 1
instance = comp, \Mux38~1\, Mux38~1, RAM, 1
instance = comp, \Mux38~2\, Mux38~2, RAM, 1
instance = comp, \Mux37~0\, Mux37~0, RAM, 1
instance = comp, \Mux37~1\, Mux37~1, RAM, 1
instance = comp, \Mux37~2\, Mux37~2, RAM, 1
instance = comp, \Mux36~0\, Mux36~0, RAM, 1
instance = comp, \Mux4~1\, Mux4~1, RAM, 1
instance = comp, \Mux36~1\, Mux36~1, RAM, 1
instance = comp, \Mux36~2\, Mux36~2, RAM, 1
instance = comp, \Mux35~0\, Mux35~0, RAM, 1
instance = comp, \l_u~I\, l_u, RAM, 1
instance = comp, \Mux27~0\, Mux27~0, RAM, 1
instance = comp, \Mux27~1\, Mux27~1, RAM, 1
instance = comp, \we_h[1]~0\, we_h[1]~0, RAM, 1
instance = comp, \Mux35~1\, Mux35~1, RAM, 1
instance = comp, \Mux34~0\, Mux34~0, RAM, 1
instance = comp, \Mux34~1\, Mux34~1, RAM, 1
instance = comp, \Mux33~0\, Mux33~0, RAM, 1
instance = comp, \Mux33~1\, Mux33~1, RAM, 1
instance = comp, \Mux32~0\, Mux32~0, RAM, 1
instance = comp, \Mux32~1\, Mux32~1, RAM, 1
instance = comp, \Mux31~0\, Mux31~0, RAM, 1
instance = comp, \Mux31~1\, Mux31~1, RAM, 1
instance = comp, \Mux30~0\, Mux30~0, RAM, 1
instance = comp, \Mux30~1\, Mux30~1, RAM, 1
instance = comp, \Mux29~0\, Mux29~0, RAM, 1
instance = comp, \Mux29~1\, Mux29~1, RAM, 1
instance = comp, \Mux28~0\, Mux28~0, RAM, 1
instance = comp, \Mux28~1\, Mux28~1, RAM, 1
instance = comp, \Mux27~2\, Mux27~2, RAM, 1
instance = comp, \Mux27~3\, Mux27~3, RAM, 1
instance = comp, \Mux26~0\, Mux26~0, RAM, 1
instance = comp, \Mux25~0\, Mux25~0, RAM, 1
instance = comp, \Mux24~0\, Mux24~0, RAM, 1
instance = comp, \Mux23~0\, Mux23~0, RAM, 1
instance = comp, \Mux22~0\, Mux22~0, RAM, 1
instance = comp, \Mux21~0\, Mux21~0, RAM, 1
instance = comp, \Mux20~0\, Mux20~0, RAM, 1
instance = comp, \Mux19~0\, Mux19~0, RAM, 1
instance = comp, \Mux18~0\, Mux18~0, RAM, 1
instance = comp, \Mux17~0\, Mux17~0, RAM, 1
instance = comp, \Mux16~0\, Mux16~0, RAM, 1
instance = comp, \Mux15~0\, Mux15~0, RAM, 1
instance = comp, \Mux14~0\, Mux14~0, RAM, 1
instance = comp, \Mux13~0\, Mux13~0, RAM, 1
instance = comp, \Mux12~0\, Mux12~0, RAM, 1
instance = comp, \addr[9]~I\, addr[9], RAM, 1
instance = comp, \addr[10]~I\, addr[10], RAM, 1
instance = comp, \addr[11]~I\, addr[11], RAM, 1
instance = comp, \addr[12]~I\, addr[12], RAM, 1
instance = comp, \addr[13]~I\, addr[13], RAM, 1
instance = comp, \addr[14]~I\, addr[14], RAM, 1
instance = comp, \addr[15]~I\, addr[15], RAM, 1
instance = comp, \addr[16]~I\, addr[16], RAM, 1
instance = comp, \addr[17]~I\, addr[17], RAM, 1
instance = comp, \addr[18]~I\, addr[18], RAM, 1
instance = comp, \addr[19]~I\, addr[19], RAM, 1
instance = comp, \addr[20]~I\, addr[20], RAM, 1
instance = comp, \addr[21]~I\, addr[21], RAM, 1
instance = comp, \addr[22]~I\, addr[22], RAM, 1
instance = comp, \addr[23]~I\, addr[23], RAM, 1
instance = comp, \addr[24]~I\, addr[24], RAM, 1
instance = comp, \addr[25]~I\, addr[25], RAM, 1
instance = comp, \addr[26]~I\, addr[26], RAM, 1
instance = comp, \addr[27]~I\, addr[27], RAM, 1
instance = comp, \addr[28]~I\, addr[28], RAM, 1
instance = comp, \addr[29]~I\, addr[29], RAM, 1
instance = comp, \addr[30]~I\, addr[30], RAM, 1
instance = comp, \addr[31]~I\, addr[31], RAM, 1
instance = comp, \d_out[0]~I\, d_out[0], RAM, 1
instance = comp, \d_out[1]~I\, d_out[1], RAM, 1
instance = comp, \d_out[2]~I\, d_out[2], RAM, 1
instance = comp, \d_out[3]~I\, d_out[3], RAM, 1
instance = comp, \d_out[4]~I\, d_out[4], RAM, 1
instance = comp, \d_out[5]~I\, d_out[5], RAM, 1
instance = comp, \d_out[6]~I\, d_out[6], RAM, 1
instance = comp, \d_out[7]~I\, d_out[7], RAM, 1
instance = comp, \d_out[8]~I\, d_out[8], RAM, 1
instance = comp, \d_out[9]~I\, d_out[9], RAM, 1
instance = comp, \d_out[10]~I\, d_out[10], RAM, 1
instance = comp, \d_out[11]~I\, d_out[11], RAM, 1
instance = comp, \d_out[12]~I\, d_out[12], RAM, 1
instance = comp, \d_out[13]~I\, d_out[13], RAM, 1
instance = comp, \d_out[14]~I\, d_out[14], RAM, 1
instance = comp, \d_out[15]~I\, d_out[15], RAM, 1
instance = comp, \d_out[16]~I\, d_out[16], RAM, 1
instance = comp, \d_out[17]~I\, d_out[17], RAM, 1
instance = comp, \d_out[18]~I\, d_out[18], RAM, 1
instance = comp, \d_out[19]~I\, d_out[19], RAM, 1
instance = comp, \d_out[20]~I\, d_out[20], RAM, 1
instance = comp, \d_out[21]~I\, d_out[21], RAM, 1
instance = comp, \d_out[22]~I\, d_out[22], RAM, 1
instance = comp, \d_out[23]~I\, d_out[23], RAM, 1
instance = comp, \d_out[24]~I\, d_out[24], RAM, 1
instance = comp, \d_out[25]~I\, d_out[25], RAM, 1
instance = comp, \d_out[26]~I\, d_out[26], RAM, 1
instance = comp, \d_out[27]~I\, d_out[27], RAM, 1
instance = comp, \d_out[28]~I\, d_out[28], RAM, 1
instance = comp, \d_out[29]~I\, d_out[29], RAM, 1
instance = comp, \d_out[30]~I\, d_out[30], RAM, 1
instance = comp, \d_out[31]~I\, d_out[31], RAM, 1
