// Seed: 1240516499
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 (id_3);
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6;
  assign id_5#(.id_5(-1'h0)) = id_4;
  logic [7:0][1 : 1] id_7 = 1;
  localparam id_8 = 1;
endmodule
module module_2;
  wire id_1;
  always begin : LABEL_0
    if (1) $signed(83);
    ;
  end
  logic id_2;
  ;
  module_0 modCall_1 (id_2);
endmodule
