project:
  # Project Title
  title:        ""
  # Your name
  author:       ""
  # Description 1 line
  description: ""
  # Analog, Verilog, SystemVerilog ...
  language:     "Analog"
  # Clock Freq in hz, 0 if not applicable
  clock_hz:     0

  # Tile Configuration, Each title is about 167x108uM
  # Check in def/ to see what is available
  tiles: "1x2"

  # How many analog pins does your project use? [0-6 pins]
  analog_pins: 0

  # Your top module name that is in src/project.v
  top_module:  "tt_um_$(PROJECT_NAME)"

  # Glob all sources_files in src/
  source_files:        
    - "project.v"
    - Should be a glob

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
# Has to be done manually
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

  # Analog pins - make sure to also set "analog_pins" above, else the pins won't be connected
  ua[0]: ""
  ua[1]: ""
  ua[2]: ""
  ua[3]: ""
  ua[4]: ""
  ua[5]: ""

# Do not change!
yaml_version: 6
