
07.PWM_FAN_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008978  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08008b28  08008b28  00018b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d14  08008d14  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008d14  08008d14  00018d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d1c  08008d1c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d1c  08008d1c  00018d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d20  08008d20  00018d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008d24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000d48  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000dc4  20000dc4  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bcb6  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000382e  00000000  00000000  0003bd62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001730  00000000  00000000  0003f590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015e8  00000000  00000000  00040cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000278c3  00000000  00000000  000422a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c024  00000000  00000000  00069b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e73bd  00000000  00000000  00085b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016cf4c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b78  00000000  00000000  0016cf9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008b10 	.word	0x08008b10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	08008b10 	.word	0x08008b10

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <DHT11_Init>:
			printf("[Wet]%d\n",(int)i_RH);
		}
	}
}
void DHT11_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2101      	movs	r1, #1
 800059c:	4804      	ldr	r0, [pc, #16]	; (80005b0 <DHT11_Init+0x1c>)
 800059e:	f002 fd41 	bl	8003024 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 80005a2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005a6:	f001 fe89 	bl	80022bc <HAL_Delay>
	return;
 80005aa:	bf00      	nop
}
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020000 	.word	0x40020000

080005b4 <get_button>:
};

// get_button(GPIO,PIN,BUTTON번호)
// 완전히 눌렀다 때면은 BUTTON_RELEASE(1)를 리턴한다.
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN,uint8_t button_number)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	807b      	strh	r3, [r7, #2]
 80005c0:	4613      	mov	r3, r2
 80005c2:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;

	curr_state = HAL_GPIO_ReadPin(GPIO, GPIO_PIN);//0,1
 80005c4:	887b      	ldrh	r3, [r7, #2]
 80005c6:	4619      	mov	r1, r3
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f002 fd13 	bl	8002ff4 <HAL_GPIO_ReadPin>
 80005ce:	4603      	mov	r3, r0
 80005d0:	73fb      	strb	r3, [r7, #15]

	if(curr_state == BUTTON_PRESS && button_status[button_number]== BUTTON_RELEASE)
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d10d      	bne.n	80005f4 <get_button+0x40>
 80005d8:	787b      	ldrb	r3, [r7, #1]
 80005da:	4a11      	ldr	r2, [pc, #68]	; (8000620 <get_button+0x6c>)
 80005dc:	5cd3      	ldrb	r3, [r2, r3]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d108      	bne.n	80005f4 <get_button+0x40>
	{
		HAL_Delay(80); //noise가 지나가기를 기다린다.
 80005e2:	2050      	movs	r0, #80	; 0x50
 80005e4:	f001 fe6a 	bl	80022bc <HAL_Delay>
		button_status[button_number]=BUTTON_PRESS;
 80005e8:	787b      	ldrb	r3, [r7, #1]
 80005ea:	4a0d      	ldr	r2, [pc, #52]	; (8000620 <get_button+0x6c>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; // 버튼이 눌려진 상태이나 아직은 noise상태로 인정
 80005f0:	2301      	movs	r3, #1
 80005f2:	e011      	b.n	8000618 <get_button+0x64>
	}
	else if(curr_state == BUTTON_RELEASE && button_status[button_number]== BUTTON_PRESS)
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d10d      	bne.n	8000616 <get_button+0x62>
 80005fa:	787b      	ldrb	r3, [r7, #1]
 80005fc:	4a08      	ldr	r2, [pc, #32]	; (8000620 <get_button+0x6c>)
 80005fe:	5cd3      	ldrb	r3, [r2, r3]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d108      	bne.n	8000616 <get_button+0x62>
	{	// 이전에 버튼이 눌려진 상태였고 지금은 버튼을 뗀 상태이면
		button_status[button_number] = BUTTON_RELEASE; // button_status table을 초기화하고
 8000604:	787b      	ldrb	r3, [r7, #1]
 8000606:	4a06      	ldr	r2, [pc, #24]	; (8000620 <get_button+0x6c>)
 8000608:	2101      	movs	r1, #1
 800060a:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 800060c:	201e      	movs	r0, #30
 800060e:	f001 fe55 	bl	80022bc <HAL_Delay>
		return BUTTON_PRESS; // 버튼 1번을 눌렀다 뗀것으로 인정한다.
 8000612:	2300      	movs	r3, #0
 8000614:	e000      	b.n	8000618 <get_button+0x64>
	}
	else
	return BUTTON_RELEASE;
 8000616:	2301      	movs	r3, #1
}
 8000618:	4618      	mov	r0, r3
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	20000000 	.word	0x20000000

08000624 <dcmotor_pwm_control>:
char lcd_buff[20];
uint16_t remain_time = 30;
uint16_t set_time = 30;

void dcmotor_pwm_control(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0


	swit_led(swit_flag,pwm_start_flag);
 8000628:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <dcmotor_pwm_control+0x34>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <dcmotor_pwm_control+0x38>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	4619      	mov	r1, r3
 8000634:	4610      	mov	r0, r2
 8000636:	f000 f813 	bl	8000660 <swit_led>
	print_lcd();
 800063a:	f000 f843 	bl	80006c4 <print_lcd>
	press_BlueB1(); // switch auto/manual
 800063e:	f000 f8b5 	bl	80007ac <press_BlueB1>
	press_button0(); // start - end
 8000642:	f000 f913 	bl	800086c <press_button0>
	press_button1(); // auto = +10sec , manual = speed up
 8000646:	f000 f99d 	bl	8000984 <press_button1>
	press_button2(); // auto = +20sec , manual = speed down
 800064a:	f000 f9f3 	bl	8000a34 <press_button2>
	press_button3(); // auto = -10sec , manual = switch dir
 800064e:	f000 fa41 	bl	8000ad4 <press_button3>

}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000009f 	.word	0x2000009f
 800065c:	20000098 	.word	0x20000098

08000660 <swit_led>:

void swit_led(uint8_t swit_flag,uint8_t pwm_start_flag)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	460a      	mov	r2, r1
 800066a:	71fb      	strb	r3, [r7, #7]
 800066c:	4613      	mov	r3, r2
 800066e:	71bb      	strb	r3, [r7, #6]
	if(pwm_start_flag ==1)
 8000670:	79bb      	ldrb	r3, [r7, #6]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d11e      	bne.n	80006b4 <swit_led+0x54>
	{
		if(swit_flag==0)
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d10c      	bne.n	8000696 <swit_led+0x36>
		{
			if(t1ms_count>=50)
 800067c:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <swit_led+0x5c>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b31      	cmp	r3, #49	; 0x31
 8000682:	dd17      	ble.n	80006b4 <swit_led+0x54>
				{
					HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_13);
 8000684:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000688:	480d      	ldr	r0, [pc, #52]	; (80006c0 <swit_led+0x60>)
 800068a:	f002 fce4 	bl	8003056 <HAL_GPIO_TogglePin>
					t1ms_count = 0;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <swit_led+0x5c>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
					HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_13);
					t1ms_count = 0;
				}
		}
	}
}
 8000694:	e00e      	b.n	80006b4 <swit_led+0x54>
		else if(swit_flag==1)
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d10b      	bne.n	80006b4 <swit_led+0x54>
			if(t1ms_count>=100)
 800069c:	4b07      	ldr	r3, [pc, #28]	; (80006bc <swit_led+0x5c>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b63      	cmp	r3, #99	; 0x63
 80006a2:	dd07      	ble.n	80006b4 <swit_led+0x54>
					HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_13);
 80006a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006a8:	4805      	ldr	r0, [pc, #20]	; (80006c0 <swit_led+0x60>)
 80006aa:	f002 fcd4 	bl	8003056 <HAL_GPIO_TogglePin>
					t1ms_count = 0;
 80006ae:	4b03      	ldr	r3, [pc, #12]	; (80006bc <swit_led+0x5c>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
}
 80006b4:	bf00      	nop
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000a30 	.word	0x20000a30
 80006c0:	40021000 	.word	0x40021000

080006c4 <print_lcd>:

void print_lcd(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
	if(auto_flag == 1)
 80006c8:	4b2e      	ldr	r3, [pc, #184]	; (8000784 <print_lcd+0xc0>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d157      	bne.n	8000780 <print_lcd+0xbc>
	{
		move_cursor(0,1);
 80006d0:	2101      	movs	r1, #1
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 faf8 	bl	8000cc8 <move_cursor>
		sprintf(lcd_buff,"s:%4ds r:%4ds",set_time,remain_time);
 80006d8:	4b2b      	ldr	r3, [pc, #172]	; (8000788 <print_lcd+0xc4>)
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	461a      	mov	r2, r3
 80006de:	4b2b      	ldr	r3, [pc, #172]	; (800078c <print_lcd+0xc8>)
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	492b      	ldr	r1, [pc, #172]	; (8000790 <print_lcd+0xcc>)
 80006e4:	482b      	ldr	r0, [pc, #172]	; (8000794 <print_lcd+0xd0>)
 80006e6:	f007 f8c1 	bl	800786c <siprintf>
		lcd_string(lcd_buff);
 80006ea:	482a      	ldr	r0, [pc, #168]	; (8000794 <print_lcd+0xd0>)
 80006ec:	f000 fad7 	bl	8000c9e <lcd_string>
		move_cursor(1,0);
 80006f0:	2100      	movs	r1, #0
 80006f2:	2001      	movs	r0, #1
 80006f4:	f000 fae8 	bl	8000cc8 <move_cursor>
		if(pwm_start_flag==1)
 80006f8:	4b27      	ldr	r3, [pc, #156]	; (8000798 <print_lcd+0xd4>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d103      	bne.n	8000708 <print_lcd+0x44>
		{
			lcd_string("X +10 +20 -10");
 8000700:	4826      	ldr	r0, [pc, #152]	; (800079c <print_lcd+0xd8>)
 8000702:	f000 facc 	bl	8000c9e <lcd_string>
 8000706:	e002      	b.n	800070e <print_lcd+0x4a>
		}
		else
		{
			lcd_string("O +10 +20 -10");
 8000708:	4825      	ldr	r0, [pc, #148]	; (80007a0 <print_lcd+0xdc>)
 800070a:	f000 fac8 	bl	8000c9e <lcd_string>
		}
		if(TIM10_10ms_counter >= 100)
 800070e:	4b25      	ldr	r3, [pc, #148]	; (80007a4 <print_lcd+0xe0>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b63      	cmp	r3, #99	; 0x63
 8000714:	dd10      	ble.n	8000738 <print_lcd+0x74>
		{
			if(pwm_start_flag==1) // 시작된 상태일때만 동작
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <print_lcd+0xd4>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d10c      	bne.n	8000738 <print_lcd+0x74>
			{
				if(remain_time>=1)
 800071e:	4b1b      	ldr	r3, [pc, #108]	; (800078c <print_lcd+0xc8>)
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d005      	beq.n	8000732 <print_lcd+0x6e>
				{
					remain_time--;
 8000726:	4b19      	ldr	r3, [pc, #100]	; (800078c <print_lcd+0xc8>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	3b01      	subs	r3, #1
 800072c:	b29a      	uxth	r2, r3
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <print_lcd+0xc8>)
 8000730:	801a      	strh	r2, [r3, #0]
				}
				TIM10_10ms_counter =0;
 8000732:	4b1c      	ldr	r3, [pc, #112]	; (80007a4 <print_lcd+0xe0>)
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
			}
		}
		if(remain_time<=0)
 8000738:	4b14      	ldr	r3, [pc, #80]	; (800078c <print_lcd+0xc8>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d10f      	bne.n	8000760 <print_lcd+0x9c>
		{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8000740:	2201      	movs	r2, #1
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	4818      	ldr	r0, [pc, #96]	; (80007a8 <print_lcd+0xe4>)
 8000748:	f002 fc6c 	bl	8003024 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 800074c:	2201      	movs	r2, #1
 800074e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000752:	4815      	ldr	r0, [pc, #84]	; (80007a8 <print_lcd+0xe4>)
 8000754:	f002 fc66 	bl	8003024 <HAL_GPIO_WritePin>
			remain_time = 0;
 8000758:	4b0c      	ldr	r3, [pc, #48]	; (800078c <print_lcd+0xc8>)
 800075a:	2200      	movs	r2, #0
 800075c:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
			}
		}
	}
}
 800075e:	e00f      	b.n	8000780 <print_lcd+0xbc>
			if(pwm_start_flag==1)
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <print_lcd+0xd4>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d10b      	bne.n	8000780 <print_lcd+0xbc>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800076e:	480e      	ldr	r0, [pc, #56]	; (80007a8 <print_lcd+0xe4>)
 8000770:	f002 fc58 	bl	8003024 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8000774:	2201      	movs	r2, #1
 8000776:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077a:	480b      	ldr	r0, [pc, #44]	; (80007a8 <print_lcd+0xe4>)
 800077c:	f002 fc52 	bl	8003024 <HAL_GPIO_WritePin>
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}
 8000784:	2000009e 	.word	0x2000009e
 8000788:	20000008 	.word	0x20000008
 800078c:	20000006 	.word	0x20000006
 8000790:	08008b28 	.word	0x08008b28
 8000794:	200000a0 	.word	0x200000a0
 8000798:	20000098 	.word	0x20000098
 800079c:	08008b38 	.word	0x08008b38
 80007a0:	08008b48 	.word	0x08008b48
 80007a4:	20000a34 	.word	0x20000a34
 80007a8:	40021000 	.word	0x40021000

080007ac <press_BlueB1>:
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,1);
}

void press_BlueB1(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
	if(get_button(GPIOC,GPIO_PIN_13, 4) == BUTTON_PRESS)
 80007b2:	2204      	movs	r2, #4
 80007b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b8:	4825      	ldr	r0, [pc, #148]	; (8000850 <press_BlueB1+0xa4>)
 80007ba:	f7ff fefb 	bl	80005b4 <get_button>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d141      	bne.n	8000848 <press_BlueB1+0x9c>
		{
			if(auto_flag == 0)
 80007c4:	4b23      	ldr	r3, [pc, #140]	; (8000854 <press_BlueB1+0xa8>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d110      	bne.n	80007ee <press_BlueB1+0x42>
			{
				auto_flag = 1;
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <press_BlueB1+0xa8>)
 80007ce:	2201      	movs	r2, #1
 80007d0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d8:	481f      	ldr	r0, [pc, #124]	; (8000858 <press_BlueB1+0xac>)
 80007da:	f002 fc23 	bl	8003024 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,1);
 80007de:	2201      	movs	r2, #1
 80007e0:	2180      	movs	r1, #128	; 0x80
 80007e2:	481d      	ldr	r0, [pc, #116]	; (8000858 <press_BlueB1+0xac>)
 80007e4:	f002 fc1e 	bl	8003024 <HAL_GPIO_WritePin>
				led_all_off();
 80007e8:	f000 fa86 	bl	8000cf8 <led_all_off>
						HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
					}
				}
			}
		}
}
 80007ec:	e02c      	b.n	8000848 <press_BlueB1+0x9c>
				auto_flag = 0;
 80007ee:	4b19      	ldr	r3, [pc, #100]	; (8000854 <press_BlueB1+0xa8>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,1);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007fa:	4817      	ldr	r0, [pc, #92]	; (8000858 <press_BlueB1+0xac>)
 80007fc:	f002 fc12 	bl	8003024 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,0);
 8000800:	2200      	movs	r2, #0
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	4814      	ldr	r0, [pc, #80]	; (8000858 <press_BlueB1+0xac>)
 8000806:	f002 fc0d 	bl	8003024 <HAL_GPIO_WritePin>
				i2c_lcd_init();
 800080a:	f000 fa2f 	bl	8000c6c <i2c_lcd_init>
				remain_time = 30;
 800080e:	4b13      	ldr	r3, [pc, #76]	; (800085c <press_BlueB1+0xb0>)
 8000810:	221e      	movs	r2, #30
 8000812:	801a      	strh	r2, [r3, #0]
				set_time = 30;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <press_BlueB1+0xb4>)
 8000816:	221e      	movs	r2, #30
 8000818:	801a      	strh	r2, [r3, #0]
				if(pwm_start_flag==1)
 800081a:	4b12      	ldr	r3, [pc, #72]	; (8000864 <press_BlueB1+0xb8>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d112      	bne.n	8000848 <press_BlueB1+0x9c>
					for(int i =0;i<4;i++)
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	e00c      	b.n	8000842 <press_BlueB1+0x96>
						HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8000828:	2201      	movs	r2, #1
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	b29b      	uxth	r3, r3
 8000832:	2201      	movs	r2, #1
 8000834:	4619      	mov	r1, r3
 8000836:	480c      	ldr	r0, [pc, #48]	; (8000868 <press_BlueB1+0xbc>)
 8000838:	f002 fbf4 	bl	8003024 <HAL_GPIO_WritePin>
					for(int i =0;i<4;i++)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3301      	adds	r3, #1
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2b03      	cmp	r3, #3
 8000846:	ddef      	ble.n	8000828 <press_BlueB1+0x7c>
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40020800 	.word	0x40020800
 8000854:	2000009e 	.word	0x2000009e
 8000858:	40020400 	.word	0x40020400
 800085c:	20000006 	.word	0x20000006
 8000860:	20000008 	.word	0x20000008
 8000864:	20000098 	.word	0x20000098
 8000868:	40020c00 	.word	0x40020c00

0800086c <press_button0>:

void press_button0(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
	if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000878:	483a      	ldr	r0, [pc, #232]	; (8000964 <press_button0+0xf8>)
 800087a:	f7ff fe9b 	bl	80005b4 <get_button>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d16b      	bne.n	800095c <press_button0+0xf0>
		{

			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000884:	2101      	movs	r1, #1
 8000886:	4838      	ldr	r0, [pc, #224]	; (8000968 <press_button0+0xfc>)
 8000888:	f002 fbe5 	bl	8003056 <HAL_GPIO_TogglePin>

			if(swit_flag==0)
 800088c:	4b37      	ldr	r3, [pc, #220]	; (800096c <press_button0+0x100>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d10c      	bne.n	80008ae <press_button0+0x42>
			{
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8000894:	2201      	movs	r2, #1
 8000896:	f44f 7180 	mov.w	r1, #256	; 0x100
 800089a:	4832      	ldr	r0, [pc, #200]	; (8000964 <press_button0+0xf8>)
 800089c:	f002 fbc2 	bl	8003024 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a6:	482f      	ldr	r0, [pc, #188]	; (8000964 <press_button0+0xf8>)
 80008a8:	f002 fbbc 	bl	8003024 <HAL_GPIO_WritePin>
 80008ac:	e00b      	b.n	80008c6 <press_button0+0x5a>
			}
			else
			{
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008b4:	482b      	ldr	r0, [pc, #172]	; (8000964 <press_button0+0xf8>)
 80008b6:	f002 fbb5 	bl	8003024 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c0:	4828      	ldr	r0, [pc, #160]	; (8000964 <press_button0+0xf8>)
 80008c2:	f002 fbaf 	bl	8003024 <HAL_GPIO_WritePin>
			}
			if(auto_flag == 0)//manual
 80008c6:	4b2a      	ldr	r3, [pc, #168]	; (8000970 <press_button0+0x104>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d12f      	bne.n	800092e <press_button0+0xc2>
			{
				if(!pwm_start_flag)
 80008ce:	4b29      	ldr	r3, [pc, #164]	; (8000974 <press_button0+0x108>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d11e      	bne.n	8000914 <press_button0+0xa8>
				{
					pwm_start_flag =1;
 80008d6:	4b27      	ldr	r3, [pc, #156]	; (8000974 <press_button0+0x108>)
 80008d8:	2201      	movs	r2, #1
 80008da:	701a      	strb	r2, [r3, #0]
					HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80008dc:	2100      	movs	r1, #0
 80008de:	4826      	ldr	r0, [pc, #152]	; (8000978 <press_button0+0x10c>)
 80008e0:	f003 ff60 	bl	80047a4 <HAL_TIM_PWM_Start>
					__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,80-1);
 80008e4:	4b24      	ldr	r3, [pc, #144]	; (8000978 <press_button0+0x10c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	224f      	movs	r2, #79	; 0x4f
 80008ea:	635a      	str	r2, [r3, #52]	; 0x34

					for(int i =0;i<4;i++)
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	e00c      	b.n	800090c <press_button0+0xa0>
					{
						HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80008f2:	2201      	movs	r2, #1
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	2201      	movs	r2, #1
 80008fe:	4619      	mov	r1, r3
 8000900:	481e      	ldr	r0, [pc, #120]	; (800097c <press_button0+0x110>)
 8000902:	f002 fb8f 	bl	8003024 <HAL_GPIO_WritePin>
					for(int i =0;i<4;i++)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3301      	adds	r3, #1
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2b03      	cmp	r3, #3
 8000910:	ddef      	ble.n	80008f2 <press_button0+0x86>
					pwm_start_flag=0;
					HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
				}
			}
		}
}
 8000912:	e023      	b.n	800095c <press_button0+0xf0>
					pwm_start_flag=0;
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <press_button0+0x108>)
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
					HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800091a:	2100      	movs	r1, #0
 800091c:	4816      	ldr	r0, [pc, #88]	; (8000978 <press_button0+0x10c>)
 800091e:	f004 f809 	bl	8004934 <HAL_TIM_PWM_Stop>
					led_all_off();
 8000922:	f000 f9e9 	bl	8000cf8 <led_all_off>
					led_count = 4;
 8000926:	4b16      	ldr	r3, [pc, #88]	; (8000980 <press_button0+0x114>)
 8000928:	2204      	movs	r2, #4
 800092a:	701a      	strb	r2, [r3, #0]
}
 800092c:	e016      	b.n	800095c <press_button0+0xf0>
				if(!pwm_start_flag)
 800092e:	4b11      	ldr	r3, [pc, #68]	; (8000974 <press_button0+0x108>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d10b      	bne.n	800094e <press_button0+0xe2>
					pwm_start_flag =1;
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <press_button0+0x108>)
 8000938:	2201      	movs	r2, #1
 800093a:	701a      	strb	r2, [r3, #0]
					HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800093c:	2100      	movs	r1, #0
 800093e:	480e      	ldr	r0, [pc, #56]	; (8000978 <press_button0+0x10c>)
 8000940:	f003 ff30 	bl	80047a4 <HAL_TIM_PWM_Start>
					__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,80-1);
 8000944:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <press_button0+0x10c>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	224f      	movs	r2, #79	; 0x4f
 800094a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800094c:	e006      	b.n	800095c <press_button0+0xf0>
					pwm_start_flag=0;
 800094e:	4b09      	ldr	r3, [pc, #36]	; (8000974 <press_button0+0x108>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
					HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8000954:	2100      	movs	r1, #0
 8000956:	4808      	ldr	r0, [pc, #32]	; (8000978 <press_button0+0x10c>)
 8000958:	f003 ffec 	bl	8004934 <HAL_TIM_PWM_Stop>
}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40021000 	.word	0x40021000
 8000968:	40020400 	.word	0x40020400
 800096c:	2000009f 	.word	0x2000009f
 8000970:	2000009e 	.word	0x2000009e
 8000974:	20000098 	.word	0x20000098
 8000978:	200003c0 	.word	0x200003c0
 800097c:	40020c00 	.word	0x40020c00
 8000980:	20000005 	.word	0x20000005

08000984 <press_button1>:
void press_button1(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800098e:	4821      	ldr	r0, [pc, #132]	; (8000a14 <press_button1+0x90>)
 8000990:	f7ff fe10 	bl	80005b4 <get_button>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d139      	bne.n	8000a0e <press_button1+0x8a>
		{
			if(auto_flag == 0)
 800099a:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <press_button1+0x94>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d129      	bne.n	80009f6 <press_button1+0x72>
			{
				CCR_UP_Value = __HAL_TIM_GET_COMPARE(&htim4,TIM_CHANNEL_1);
 80009a2:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <press_button1+0x98>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	4b1d      	ldr	r3, [pc, #116]	; (8000a20 <press_button1+0x9c>)
 80009ac:	801a      	strh	r2, [r3, #0]
				CCR_UP_Value += 5;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <press_button1+0x9c>)
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	3305      	adds	r3, #5
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <press_button1+0x9c>)
 80009b8:	801a      	strh	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOD, 0x01<<led_count, 1);
 80009ba:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <press_button1+0xa0>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	461a      	mov	r2, r3
 80009c0:	2301      	movs	r3, #1
 80009c2:	4093      	lsls	r3, r2
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	2201      	movs	r2, #1
 80009c8:	4619      	mov	r1, r3
 80009ca:	4817      	ldr	r0, [pc, #92]	; (8000a28 <press_button1+0xa4>)
 80009cc:	f002 fb2a 	bl	8003024 <HAL_GPIO_WritePin>
					led_count++;
 80009d0:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <press_button1+0xa0>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	3301      	adds	r3, #1
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <press_button1+0xa0>)
 80009da:	701a      	strb	r2, [r3, #0]
				if(CCR_UP_Value > 100)
 80009dc:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <press_button1+0x9c>)
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	2b64      	cmp	r3, #100	; 0x64
 80009e2:	d902      	bls.n	80009ea <press_button1+0x66>
				{
					CCR_UP_Value= 100;
 80009e4:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <press_button1+0x9c>)
 80009e6:	2264      	movs	r2, #100	; 0x64
 80009e8:	801a      	strh	r2, [r3, #0]
				}
				__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,CCR_UP_Value);
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <press_button1+0x9c>)
 80009ec:	881a      	ldrh	r2, [r3, #0]
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <press_button1+0x98>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	635a      	str	r2, [r3, #52]	; 0x34
				set_time +=10;

			}

		}
}
 80009f4:	e00b      	b.n	8000a0e <press_button1+0x8a>
				remain_time +=10;
 80009f6:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <press_button1+0xa8>)
 80009f8:	881b      	ldrh	r3, [r3, #0]
 80009fa:	330a      	adds	r3, #10
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <press_button1+0xa8>)
 8000a00:	801a      	strh	r2, [r3, #0]
				set_time +=10;
 8000a02:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <press_button1+0xac>)
 8000a04:	881b      	ldrh	r3, [r3, #0]
 8000a06:	330a      	adds	r3, #10
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <press_button1+0xac>)
 8000a0c:	801a      	strh	r2, [r3, #0]
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40021000 	.word	0x40021000
 8000a18:	2000009e 	.word	0x2000009e
 8000a1c:	200003c0 	.word	0x200003c0
 8000a20:	2000009a 	.word	0x2000009a
 8000a24:	20000005 	.word	0x20000005
 8000a28:	40020c00 	.word	0x40020c00
 8000a2c:	20000006 	.word	0x20000006
 8000a30:	20000008 	.word	0x20000008

08000a34 <press_button2>:
void press_button2(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	if(get_button(BUTTON2_GPIO_Port,BUTTON2_Pin, 2) == BUTTON_PRESS)
 8000a38:	2202      	movs	r2, #2
 8000a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a3e:	481d      	ldr	r0, [pc, #116]	; (8000ab4 <press_button2+0x80>)
 8000a40:	f7ff fdb8 	bl	80005b4 <get_button>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d132      	bne.n	8000ab0 <press_button2+0x7c>
		{
			if(auto_flag == 0)
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <press_button2+0x84>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d122      	bne.n	8000a98 <press_button2+0x64>
			{
				CCR_DOWN_Value = __HAL_TIM_GET_COMPARE(&htim4,TIM_CHANNEL_1);
 8000a52:	4b1a      	ldr	r3, [pc, #104]	; (8000abc <press_button2+0x88>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <press_button2+0x8c>)
 8000a5c:	801a      	strh	r2, [r3, #0]
				CCR_DOWN_Value -= 5;
 8000a5e:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <press_button2+0x8c>)
 8000a60:	881b      	ldrh	r3, [r3, #0]
 8000a62:	3b05      	subs	r3, #5
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <press_button2+0x8c>)
 8000a68:	801a      	strh	r2, [r3, #0]

					led_count--;
 8000a6a:	4b16      	ldr	r3, [pc, #88]	; (8000ac4 <press_button2+0x90>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <press_button2+0x90>)
 8000a74:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOD, 0x01<<led_count, 0);
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <press_button2+0x90>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	4093      	lsls	r3, r2
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	2200      	movs	r2, #0
 8000a84:	4619      	mov	r1, r3
 8000a86:	4810      	ldr	r0, [pc, #64]	; (8000ac8 <press_button2+0x94>)
 8000a88:	f002 facc 	bl	8003024 <HAL_GPIO_WritePin>


				if(CCR_DOWN_Value < 0) CCR_DOWN_Value= 0;
				__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,CCR_DOWN_Value);
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <press_button2+0x8c>)
 8000a8e:	881a      	ldrh	r2, [r3, #0]
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <press_button2+0x88>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	635a      	str	r2, [r3, #52]	; 0x34
			{
				remain_time +=20;
				set_time +=20;
			}
		}
}
 8000a96:	e00b      	b.n	8000ab0 <press_button2+0x7c>
				remain_time +=20;
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <press_button2+0x98>)
 8000a9a:	881b      	ldrh	r3, [r3, #0]
 8000a9c:	3314      	adds	r3, #20
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	4b0a      	ldr	r3, [pc, #40]	; (8000acc <press_button2+0x98>)
 8000aa2:	801a      	strh	r2, [r3, #0]
				set_time +=20;
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <press_button2+0x9c>)
 8000aa6:	881b      	ldrh	r3, [r3, #0]
 8000aa8:	3314      	adds	r3, #20
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <press_button2+0x9c>)
 8000aae:	801a      	strh	r2, [r3, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40021000 	.word	0x40021000
 8000ab8:	2000009e 	.word	0x2000009e
 8000abc:	200003c0 	.word	0x200003c0
 8000ac0:	2000009c 	.word	0x2000009c
 8000ac4:	20000005 	.word	0x20000005
 8000ac8:	40020c00 	.word	0x40020c00
 8000acc:	20000006 	.word	0x20000006
 8000ad0:	20000008 	.word	0x20000008

08000ad4 <press_button3>:

void press_button3(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 8000ad8:	2203      	movs	r2, #3
 8000ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ade:	482a      	ldr	r0, [pc, #168]	; (8000b88 <press_button3+0xb4>)
 8000ae0:	f7ff fd68 	bl	80005b4 <get_button>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d14b      	bne.n	8000b82 <press_button3+0xae>
		{
			if(auto_flag==0)
 8000aea:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <press_button3+0xb8>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d127      	bne.n	8000b42 <press_button3+0x6e>
			{
				if(swit_flag ==0)
 8000af2:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <press_button3+0xbc>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d10f      	bne.n	8000b1a <press_button3+0x46>
				{
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b00:	4821      	ldr	r0, [pc, #132]	; (8000b88 <press_button3+0xb4>)
 8000b02:	f002 fa8f 	bl	8003024 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8000b06:	2201      	movs	r2, #1
 8000b08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0c:	481e      	ldr	r0, [pc, #120]	; (8000b88 <press_button3+0xb4>)
 8000b0e:	f002 fa89 	bl	8003024 <HAL_GPIO_WritePin>
					swit_flag=1;
 8000b12:	4b1f      	ldr	r3, [pc, #124]	; (8000b90 <press_button3+0xbc>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
					remain_time -=10;
				}
				set_time -=10;
			}
		}
}
 8000b18:	e033      	b.n	8000b82 <press_button3+0xae>
				else if(swit_flag ==1)
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <press_button3+0xbc>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d12f      	bne.n	8000b82 <press_button3+0xae>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8000b22:	2201      	movs	r2, #1
 8000b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b28:	4817      	ldr	r0, [pc, #92]	; (8000b88 <press_button3+0xb4>)
 8000b2a:	f002 fa7b 	bl	8003024 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b34:	4814      	ldr	r0, [pc, #80]	; (8000b88 <press_button3+0xb4>)
 8000b36:	f002 fa75 	bl	8003024 <HAL_GPIO_WritePin>
					swit_flag =0;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <press_button3+0xbc>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
}
 8000b40:	e01f      	b.n	8000b82 <press_button3+0xae>
				if(remain_time <=10)
 8000b42:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <press_button3+0xc0>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	d80f      	bhi.n	8000b6a <press_button3+0x96>
					remain_time = 0;
 8000b4a:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <press_button3+0xc0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	801a      	strh	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8000b50:	2201      	movs	r2, #1
 8000b52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b56:	480c      	ldr	r0, [pc, #48]	; (8000b88 <press_button3+0xb4>)
 8000b58:	f002 fa64 	bl	8003024 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b62:	4809      	ldr	r0, [pc, #36]	; (8000b88 <press_button3+0xb4>)
 8000b64:	f002 fa5e 	bl	8003024 <HAL_GPIO_WritePin>
 8000b68:	e005      	b.n	8000b76 <press_button3+0xa2>
					remain_time -=10;
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <press_button3+0xc0>)
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	3b0a      	subs	r3, #10
 8000b70:	b29a      	uxth	r2, r3
 8000b72:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <press_button3+0xc0>)
 8000b74:	801a      	strh	r2, [r3, #0]
				set_time -=10;
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <press_button3+0xc4>)
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	3b0a      	subs	r3, #10
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <press_button3+0xc4>)
 8000b80:	801a      	strh	r2, [r3, #0]
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	2000009e 	.word	0x2000009e
 8000b90:	2000009f 	.word	0x2000009f
 8000b94:	20000006 	.word	0x20000006
 8000b98:	20000008 	.word	0x20000008

08000b9c <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af02      	add	r7, sp, #8
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f023 030f 	bic.w	r3, r3, #15
 8000bac:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	f043 030c 	orr.w	r3, r3, #12
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	f043 0308 	orr.w	r3, r3, #8
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000bc8:	7bbb      	ldrb	r3, [r7, #14]
 8000bca:	f043 030c 	orr.w	r3, r3, #12
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000bd2:	7bbb      	ldrb	r3, [r7, #14]
 8000bd4:	f043 0308 	orr.w	r3, r3, #8
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000bdc:	bf00      	nop
 8000bde:	f107 0208 	add.w	r2, r7, #8
 8000be2:	2364      	movs	r3, #100	; 0x64
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	2304      	movs	r3, #4
 8000be8:	214e      	movs	r1, #78	; 0x4e
 8000bea:	4805      	ldr	r0, [pc, #20]	; (8000c00 <lcd_command+0x64>)
 8000bec:	f002 fb92 	bl	8003314 <HAL_I2C_Master_Transmit>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d1f3      	bne.n	8000bde <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000bf6:	bf00      	nop
}
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200002dc 	.word	0x200002dc

08000c04 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af02      	add	r7, sp, #8
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	f023 030f 	bic.w	r3, r3, #15
 8000c14:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	011b      	lsls	r3, r3, #4
 8000c1a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	f043 030d 	orr.w	r3, r3, #13
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	f043 0309 	orr.w	r3, r3, #9
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000c30:	7bbb      	ldrb	r3, [r7, #14]
 8000c32:	f043 030d 	orr.w	r3, r3, #13
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000c3a:	7bbb      	ldrb	r3, [r7, #14]
 8000c3c:	f043 0309 	orr.w	r3, r3, #9
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000c44:	bf00      	nop
 8000c46:	f107 0208 	add.w	r2, r7, #8
 8000c4a:	2364      	movs	r3, #100	; 0x64
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2304      	movs	r3, #4
 8000c50:	214e      	movs	r1, #78	; 0x4e
 8000c52:	4805      	ldr	r0, [pc, #20]	; (8000c68 <lcd_data+0x64>)
 8000c54:	f002 fb5e 	bl	8003314 <HAL_I2C_Master_Transmit>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1f3      	bne.n	8000c46 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000c5e:	bf00      	nop
}
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200002dc 	.word	0x200002dc

08000c6c <i2c_lcd_init>:
// lcd 초기화
void i2c_lcd_init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 8000c70:	2033      	movs	r0, #51	; 0x33
 8000c72:	f7ff ff93 	bl	8000b9c <lcd_command>
	lcd_command(0x32);
 8000c76:	2032      	movs	r0, #50	; 0x32
 8000c78:	f7ff ff90 	bl	8000b9c <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8000c7c:	2028      	movs	r0, #40	; 0x28
 8000c7e:	f7ff ff8d 	bl	8000b9c <lcd_command>
	lcd_command(DISPLAY_ON);
 8000c82:	200c      	movs	r0, #12
 8000c84:	f7ff ff8a 	bl	8000b9c <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8000c88:	2006      	movs	r0, #6
 8000c8a:	f7ff ff87 	bl	8000b9c <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f7ff ff84 	bl	8000b9c <lcd_command>
	HAL_Delay(2);
 8000c94:	2002      	movs	r0, #2
 8000c96:	f001 fb11 	bl	80022bc <HAL_Delay>
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <lcd_string>:

// null을 만날때 까지 string을 LCD에 출력
void lcd_string(uint8_t *str)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
	while(*str)
 8000ca6:	e006      	b.n	8000cb6 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	607a      	str	r2, [r7, #4]
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ffa7 	bl	8000c04 <lcd_data>
	while(*str)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d1f4      	bne.n	8000ca8 <lcd_string+0xa>
	}
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <move_cursor>:

// 해당 줄,col으로 이동 하는 함수
void move_cursor(uint8_t row, uint8_t column)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	460a      	mov	r2, r1
 8000cd2:	71fb      	strb	r3, [r7, #7]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	019b      	lsls	r3, r3, #6
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	79bb      	ldrb	r3, [r7, #6]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff56 	bl	8000b9c <lcd_command>
	return;
 8000cf0:	bf00      	nop
}
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <led_all_off>:
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1); // 1 = set 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,1);
}
void led_all_off(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);  // 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,0);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	21ff      	movs	r1, #255	; 0xff
 8000d00:	4802      	ldr	r0, [pc, #8]	; (8000d0c <led_all_off+0x14>)
 8000d02:	f002 f98f 	bl	8003024 <HAL_GPIO_WritePin>
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40020c00 	.word	0x40020c00

08000d10 <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_count = 0; //volatile : disable optimize
void HAL_SYSTICK_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
	t1ms_count++;
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <HAL_SYSTICK_Handler+0x18>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	4a03      	ldr	r2, [pc, #12]	; (8000d28 <HAL_SYSTICK_Handler+0x18>)
 8000d1c:	6013      	str	r3, [r2, #0]
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	20000a30 	.word	0x20000a30

08000d2c <HAL_TIM_PeriodElapsedCallback>:

volatile int TIM10_10ms_counter = 0;
volatile int TIM10_10ms_ultrasonic = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM10)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a09      	ldr	r2, [pc, #36]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d109      	bne.n	8000d52 <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  TIM10_10ms_counter++; // 10ms timer counter
 8000d3e:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	4a07      	ldr	r2, [pc, #28]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000d46:	6013      	str	r3, [r2, #0]
	  TIM10_10ms_ultrasonic++; //timer for ultrasonic tirgger
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	4a06      	ldr	r2, [pc, #24]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000d50:	6013      	str	r3, [r2, #0]
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40014400 	.word	0x40014400
 8000d64:	20000a34 	.word	0x20000a34
 8000d68:	20000a38 	.word	0x20000a38

08000d6c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000d74:	1d39      	adds	r1, r7, #4
 8000d76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4803      	ldr	r0, [pc, #12]	; (8000d8c <__io_putchar+0x20>)
 8000d7e:	f005 f988 	bl	8006092 <HAL_UART_Transmit>

  return ch;
 8000d82:	687b      	ldr	r3, [r7, #4]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000498 	.word	0x20000498

08000d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d94:	f001 fa20 	bl	80021d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d98:	f000 f84e 	bl	8000e38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d9c:	f000 fb4e 	bl	800143c <MX_GPIO_Init>
  MX_ETH_Init();
 8000da0:	f000 f8b4 	bl	8000f0c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000da4:	f000 fac8 	bl	8001338 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000da8:	f000 fb1a 	bl	80013e0 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8000dac:	f000 faee 	bl	800138c <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8000db0:	f000 fa7a 	bl	80012a8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8000db4:	f000 fa9c 	bl	80012f0 <MX_TIM11_Init>
  MX_I2C1_Init();
 8000db8:	f000 f8f6 	bl	8000fa8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000dbc:	f000 f98e 	bl	80010dc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000dc0:	f000 f9fc 	bl	80011bc <MX_TIM4_Init>
  MX_TIM2_Init();
 8000dc4:	f000 f930 	bl	8001028 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("main() start!!\n");
 8000dc8:	4811      	ldr	r0, [pc, #68]	; (8000e10 <main+0x80>)
 8000dca:	f006 fd47 	bl	800785c <puts>
  HAL_UART_Receive_IT(&huart3, &rx_data, 1); // assing to RX INT
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4910      	ldr	r1, [pc, #64]	; (8000e14 <main+0x84>)
 8000dd2:	4811      	ldr	r0, [pc, #68]	; (8000e18 <main+0x88>)
 8000dd4:	f005 f9ef 	bl	80061b6 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);// for BT assing to RX INT
 8000dd8:	2201      	movs	r2, #1
 8000dda:	4910      	ldr	r1, [pc, #64]	; (8000e1c <main+0x8c>)
 8000ddc:	4810      	ldr	r0, [pc, #64]	; (8000e20 <main+0x90>)
 8000dde:	f005 f9ea 	bl	80061b6 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10); // ADD_GYUWON_1011 start time_interrupt_function
 8000de2:	4810      	ldr	r0, [pc, #64]	; (8000e24 <main+0x94>)
 8000de4:	f003 fc1e 	bl	8004624 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11); // ADD_GYUWON_1011 start time_interrupt_function
 8000de8:	480f      	ldr	r0, [pc, #60]	; (8000e28 <main+0x98>)
 8000dea:	f003 fc1b 	bl	8004624 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // for count pulse(InputCapture between rising edge & falling edge)
 8000dee:	2100      	movs	r1, #0
 8000df0:	480e      	ldr	r0, [pc, #56]	; (8000e2c <main+0x9c>)
 8000df2:	f003 ff7f 	bl	8004cf4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); //for DC motor PWM control
 8000df6:	2100      	movs	r1, #0
 8000df8:	480d      	ldr	r0, [pc, #52]	; (8000e30 <main+0xa0>)
 8000dfa:	f003 fe0b 	bl	8004a14 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // for SERVO motor PWM control
 8000dfe:	2100      	movs	r1, #0
 8000e00:	480c      	ldr	r0, [pc, #48]	; (8000e34 <main+0xa4>)
 8000e02:	f003 fccf 	bl	80047a4 <HAL_TIM_PWM_Start>

  DHT11_Init();
 8000e06:	f7ff fbc5 	bl	8000594 <DHT11_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  while (1)
  {
	 dcmotor_pwm_control();
 8000e0a:	f7ff fc0b 	bl	8000624 <dcmotor_pwm_control>
 8000e0e:	e7fc      	b.n	8000e0a <main+0x7a>
 8000e10:	08008b58 	.word	0x08008b58
 8000e14:	20000a2c 	.word	0x20000a2c
 8000e18:	20000498 	.word	0x20000498
 8000e1c:	20000a2d 	.word	0x20000a2d
 8000e20:	200004dc 	.word	0x200004dc
 8000e24:	20000408 	.word	0x20000408
 8000e28:	20000450 	.word	0x20000450
 8000e2c:	20000378 	.word	0x20000378
 8000e30:	200003c0 	.word	0x200003c0
 8000e34:	20000330 	.word	0x20000330

08000e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b094      	sub	sp, #80	; 0x50
 8000e3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3e:	f107 0320 	add.w	r3, r7, #32
 8000e42:	2230      	movs	r2, #48	; 0x30
 8000e44:	2100      	movs	r1, #0
 8000e46:	4618      	mov	r0, r3
 8000e48:	f006 fc7a 	bl	8007740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60bb      	str	r3, [r7, #8]
 8000e60:	4b28      	ldr	r3, [pc, #160]	; (8000f04 <SystemClock_Config+0xcc>)
 8000e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e64:	4a27      	ldr	r2, [pc, #156]	; (8000f04 <SystemClock_Config+0xcc>)
 8000e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e6c:	4b25      	ldr	r3, [pc, #148]	; (8000f04 <SystemClock_Config+0xcc>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e78:	2300      	movs	r3, #0
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	4b22      	ldr	r3, [pc, #136]	; (8000f08 <SystemClock_Config+0xd0>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a21      	ldr	r2, [pc, #132]	; (8000f08 <SystemClock_Config+0xd0>)
 8000e82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e86:	6013      	str	r3, [r2, #0]
 8000e88:	4b1f      	ldr	r3, [pc, #124]	; (8000f08 <SystemClock_Config+0xd0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e90:	607b      	str	r3, [r7, #4]
 8000e92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e94:	2301      	movs	r3, #1
 8000e96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e98:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ea2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ea8:	2304      	movs	r3, #4
 8000eaa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000eac:	23a8      	movs	r3, #168	; 0xa8
 8000eae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000eb4:	2307      	movs	r3, #7
 8000eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb8:	f107 0320 	add.w	r3, r7, #32
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f002 fec9 	bl	8003c54 <HAL_RCC_OscConfig>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ec8:	f000 fbe6 	bl	8001698 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ecc:	230f      	movs	r3, #15
 8000ece:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ed8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000edc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ede:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ee2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	2105      	movs	r1, #5
 8000eea:	4618      	mov	r0, r3
 8000eec:	f003 f92a 	bl	8004144 <HAL_RCC_ClockConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ef6:	f000 fbcf 	bl	8001698 <Error_Handler>
  }
}
 8000efa:	bf00      	nop
 8000efc:	3750      	adds	r7, #80	; 0x50
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40007000 	.word	0x40007000

08000f0c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f12:	4a20      	ldr	r2, [pc, #128]	; (8000f94 <MX_ETH_Init+0x88>)
 8000f14:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000f16:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000f1c:	4b1e      	ldr	r3, [pc, #120]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f1e:	2280      	movs	r2, #128	; 0x80
 8000f20:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000f22:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f24:	22e1      	movs	r2, #225	; 0xe1
 8000f26:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000f28:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000f2e:	4b1a      	ldr	r3, [pc, #104]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000f34:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f3c:	4a16      	ldr	r2, [pc, #88]	; (8000f98 <MX_ETH_Init+0x8c>)
 8000f3e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000f40:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f42:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000f46:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f4a:	4a14      	ldr	r2, [pc, #80]	; (8000f9c <MX_ETH_Init+0x90>)
 8000f4c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f50:	4a13      	ldr	r2, [pc, #76]	; (8000fa0 <MX_ETH_Init+0x94>)
 8000f52:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f56:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000f5a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <MX_ETH_Init+0x84>)
 8000f5e:	f001 fb75 	bl	800264c <HAL_ETH_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000f68:	f000 fb96 	bl	8001698 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000f6c:	2238      	movs	r2, #56	; 0x38
 8000f6e:	2100      	movs	r1, #0
 8000f70:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <MX_ETH_Init+0x98>)
 8000f72:	f006 fbe5 	bl	8007740 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <MX_ETH_Init+0x98>)
 8000f78:	2221      	movs	r2, #33	; 0x21
 8000f7a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <MX_ETH_Init+0x98>)
 8000f7e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000f82:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <MX_ETH_Init+0x98>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000022c 	.word	0x2000022c
 8000f94:	40028000 	.word	0x40028000
 8000f98:	20000a3c 	.word	0x20000a3c
 8000f9c:	2000018c 	.word	0x2000018c
 8000fa0:	200000ec 	.word	0x200000ec
 8000fa4:	200000b4 	.word	0x200000b4

08000fa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	; (800101c <MX_I2C1_Init+0x74>)
 8000fae:	4a1c      	ldr	r2, [pc, #112]	; (8001020 <MX_I2C1_Init+0x78>)
 8000fb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_I2C1_Init+0x74>)
 8000fb4:	4a1b      	ldr	r2, [pc, #108]	; (8001024 <MX_I2C1_Init+0x7c>)
 8000fb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_I2C1_Init+0x74>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_I2C1_Init+0x74>)
 8000fc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fcc:	4b13      	ldr	r3, [pc, #76]	; (800101c <MX_I2C1_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <MX_I2C1_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fd8:	4b10      	ldr	r3, [pc, #64]	; (800101c <MX_I2C1_Init+0x74>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fde:	4b0f      	ldr	r3, [pc, #60]	; (800101c <MX_I2C1_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fe4:	480d      	ldr	r0, [pc, #52]	; (800101c <MX_I2C1_Init+0x74>)
 8000fe6:	f002 f851 	bl	800308c <HAL_I2C_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ff0:	f000 fb52 	bl	8001698 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4809      	ldr	r0, [pc, #36]	; (800101c <MX_I2C1_Init+0x74>)
 8000ff8:	f002 fc93 	bl	8003922 <HAL_I2CEx_ConfigAnalogFilter>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001002:	f000 fb49 	bl	8001698 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001006:	2100      	movs	r1, #0
 8001008:	4804      	ldr	r0, [pc, #16]	; (800101c <MX_I2C1_Init+0x74>)
 800100a:	f002 fcc6 	bl	800399a <HAL_I2CEx_ConfigDigitalFilter>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001014:	f000 fb40 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200002dc 	.word	0x200002dc
 8001020:	40005400 	.word	0x40005400
 8001024:	000186a0 	.word	0x000186a0

08001028 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]
 8001046:	615a      	str	r2, [r3, #20]
 8001048:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800104a:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <MX_TIM2_Init+0xb0>)
 800104c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001050:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <MX_TIM2_Init+0xb0>)
 8001054:	f240 628f 	movw	r2, #1679	; 0x68f
 8001058:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105a:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MX_TIM2_Init+0xb0>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001060:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <MX_TIM2_Init+0xb0>)
 8001062:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001066:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <MX_TIM2_Init+0xb0>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <MX_TIM2_Init+0xb0>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001074:	4818      	ldr	r0, [pc, #96]	; (80010d8 <MX_TIM2_Init+0xb0>)
 8001076:	f003 fb45 	bl	8004704 <HAL_TIM_PWM_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001080:	f000 fb0a 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001084:	2300      	movs	r3, #0
 8001086:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800108c:	f107 0320 	add.w	r3, r7, #32
 8001090:	4619      	mov	r1, r3
 8001092:	4811      	ldr	r0, [pc, #68]	; (80010d8 <MX_TIM2_Init+0xb0>)
 8001094:	f004 ff20 	bl	8005ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800109e:	f000 fafb 	bl	8001698 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a2:	2360      	movs	r3, #96	; 0x60
 80010a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 80010a6:	f240 13f3 	movw	r3, #499	; 0x1f3
 80010aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2200      	movs	r2, #0
 80010b8:	4619      	mov	r1, r3
 80010ba:	4807      	ldr	r0, [pc, #28]	; (80010d8 <MX_TIM2_Init+0xb0>)
 80010bc:	f004 f8e6 	bl	800528c <HAL_TIM_PWM_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80010c6:	f000 fae7 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80010ca:	4803      	ldr	r0, [pc, #12]	; (80010d8 <MX_TIM2_Init+0xb0>)
 80010cc:	f000 fcf0 	bl	8001ab0 <HAL_TIM_MspPostInit>

}
 80010d0:	bf00      	nop
 80010d2:	3728      	adds	r7, #40	; 0x28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000330 	.word	0x20000330

080010dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e2:	f107 0318 	add.w	r3, r7, #24
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f0:	f107 0310 	add.w	r3, r7, #16
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80010fa:	463b      	mov	r3, r7
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001106:	4b2b      	ldr	r3, [pc, #172]	; (80011b4 <MX_TIM3_Init+0xd8>)
 8001108:	4a2b      	ldr	r2, [pc, #172]	; (80011b8 <MX_TIM3_Init+0xdc>)
 800110a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800110e:	2253      	movs	r2, #83	; 0x53
 8001110:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b28      	ldr	r3, [pc, #160]	; (80011b4 <MX_TIM3_Init+0xd8>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800111a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800111e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b24      	ldr	r3, [pc, #144]	; (80011b4 <MX_TIM3_Init+0xd8>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <MX_TIM3_Init+0xd8>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800112c:	4821      	ldr	r0, [pc, #132]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800112e:	f003 fa29 	bl	8004584 <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001138:	f000 faae 	bl	8001698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001140:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001142:	f107 0318 	add.w	r3, r7, #24
 8001146:	4619      	mov	r1, r3
 8001148:	481a      	ldr	r0, [pc, #104]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800114a:	f004 f961 	bl	8005410 <HAL_TIM_ConfigClockSource>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001154:	f000 faa0 	bl	8001698 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001158:	4816      	ldr	r0, [pc, #88]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800115a:	f003 fd71 	bl	8004c40 <HAL_TIM_IC_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001164:	f000 fa98 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	4619      	mov	r1, r3
 8001176:	480f      	ldr	r0, [pc, #60]	; (80011b4 <MX_TIM3_Init+0xd8>)
 8001178:	f004 feae 	bl	8005ed8 <HAL_TIMEx_MasterConfigSynchronization>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001182:	f000 fa89 	bl	8001698 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001186:	230a      	movs	r3, #10
 8001188:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800118a:	2301      	movs	r3, #1
 800118c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001196:	463b      	mov	r3, r7
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <MX_TIM3_Init+0xd8>)
 800119e:	f003 ffd9 	bl	8005154 <HAL_TIM_IC_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80011a8:	f000 fa76 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	3728      	adds	r7, #40	; 0x28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000378 	.word	0x20000378
 80011b8:	40000400 	.word	0x40000400

080011bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08e      	sub	sp, #56	; 0x38
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d0:	f107 0320 	add.w	r3, r7, #32
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
 80011e8:	615a      	str	r2, [r3, #20]
 80011ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <MX_TIM4_Init+0xe4>)
 80011ee:	4a2d      	ldr	r2, [pc, #180]	; (80012a4 <MX_TIM4_Init+0xe8>)
 80011f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80011f2:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <MX_TIM4_Init+0xe4>)
 80011f4:	f240 3247 	movw	r2, #839	; 0x347
 80011f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fa:	4b29      	ldr	r3, [pc, #164]	; (80012a0 <MX_TIM4_Init+0xe4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001200:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001202:	2263      	movs	r2, #99	; 0x63
 8001204:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001206:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <MX_TIM4_Init+0xe4>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001212:	4823      	ldr	r0, [pc, #140]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001214:	f003 f9b6 	bl	8004584 <HAL_TIM_Base_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800121e:	f000 fa3b 	bl	8001698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001222:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001226:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001228:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800122c:	4619      	mov	r1, r3
 800122e:	481c      	ldr	r0, [pc, #112]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001230:	f004 f8ee 	bl	8005410 <HAL_TIM_ConfigClockSource>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800123a:	f000 fa2d 	bl	8001698 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800123e:	4818      	ldr	r0, [pc, #96]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001240:	f003 fa60 	bl	8004704 <HAL_TIM_PWM_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800124a:	f000 fa25 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001256:	f107 0320 	add.w	r3, r7, #32
 800125a:	4619      	mov	r1, r3
 800125c:	4810      	ldr	r0, [pc, #64]	; (80012a0 <MX_TIM4_Init+0xe4>)
 800125e:	f004 fe3b 	bl	8005ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001268:	f000 fa16 	bl	8001698 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800126c:	2360      	movs	r3, #96	; 0x60
 800126e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001270:	2345      	movs	r3, #69	; 0x45
 8001272:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001278:	2304      	movs	r3, #4
 800127a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	2200      	movs	r2, #0
 8001280:	4619      	mov	r1, r3
 8001282:	4807      	ldr	r0, [pc, #28]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001284:	f004 f802 	bl	800528c <HAL_TIM_PWM_ConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800128e:	f000 fa03 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001292:	4803      	ldr	r0, [pc, #12]	; (80012a0 <MX_TIM4_Init+0xe4>)
 8001294:	f000 fc0c 	bl	8001ab0 <HAL_TIM_MspPostInit>

}
 8001298:	bf00      	nop
 800129a:	3738      	adds	r7, #56	; 0x38
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200003c0 	.word	0x200003c0
 80012a4:	40000800 	.word	0x40000800

080012a8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012ae:	4a0f      	ldr	r2, [pc, #60]	; (80012ec <MX_TIM10_Init+0x44>)
 80012b0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 80012b2:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012b4:	22a7      	movs	r2, #167	; 0xa7
 80012b6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b8:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80012be:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012c0:	f242 720f 	movw	r2, #9999	; 0x270f
 80012c4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c6:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80012d2:	4805      	ldr	r0, [pc, #20]	; (80012e8 <MX_TIM10_Init+0x40>)
 80012d4:	f003 f956 	bl	8004584 <HAL_TIM_Base_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80012de:	f000 f9db 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000408 	.word	0x20000408
 80012ec:	40014400 	.word	0x40014400

080012f0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80012f4:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <MX_TIM11_Init+0x40>)
 80012f6:	4a0f      	ldr	r2, [pc, #60]	; (8001334 <MX_TIM11_Init+0x44>)
 80012f8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <MX_TIM11_Init+0x40>)
 80012fc:	22a7      	movs	r2, #167	; 0xa7
 80012fe:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001300:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <MX_TIM11_Init+0x40>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <MX_TIM11_Init+0x40>)
 8001308:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800130c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130e:	4b08      	ldr	r3, [pc, #32]	; (8001330 <MX_TIM11_Init+0x40>)
 8001310:	2200      	movs	r2, #0
 8001312:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <MX_TIM11_Init+0x40>)
 8001316:	2200      	movs	r2, #0
 8001318:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800131a:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_TIM11_Init+0x40>)
 800131c:	f003 f932 	bl	8004584 <HAL_TIM_Base_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001326:	f000 f9b7 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000450 	.word	0x20000450
 8001334:	40014800 	.word	0x40014800

08001338 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800133c:	4b11      	ldr	r3, [pc, #68]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 800133e:	4a12      	ldr	r2, [pc, #72]	; (8001388 <MX_USART3_UART_Init+0x50>)
 8001340:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001342:	4b10      	ldr	r3, [pc, #64]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 8001344:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001348:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800134a:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001350:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001356:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800135c:	4b09      	ldr	r3, [pc, #36]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 800135e:	220c      	movs	r2, #12
 8001360:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001362:	4b08      	ldr	r3, [pc, #32]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001368:	4b06      	ldr	r3, [pc, #24]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800136e:	4805      	ldr	r0, [pc, #20]	; (8001384 <MX_USART3_UART_Init+0x4c>)
 8001370:	f004 fe42 	bl	8005ff8 <HAL_UART_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800137a:	f000 f98d 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000498 	.word	0x20000498
 8001388:	40004800 	.word	0x40004800

0800138c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 8001392:	4a12      	ldr	r2, [pc, #72]	; (80013dc <MX_USART6_UART_Init+0x50>)
 8001394:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 8001398:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800139c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013b2:	220c      	movs	r2, #12
 80013b4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b6:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80013c2:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_USART6_UART_Init+0x4c>)
 80013c4:	f004 fe18 	bl	8005ff8 <HAL_UART_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80013ce:	f000 f963 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200004dc 	.word	0x200004dc
 80013dc:	40011400 	.word	0x40011400

080013e0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80013ec:	4b12      	ldr	r3, [pc, #72]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ee:	2204      	movs	r2, #4
 80013f0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f4:	2202      	movs	r2, #2
 80013f6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001400:	2202      	movs	r2, #2
 8001402:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001404:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001406:	2201      	movs	r2, #1
 8001408:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140c:	2200      	movs	r2, #0
 800140e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001412:	2200      	movs	r2, #0
 8001414:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001418:	2201      	movs	r2, #1
 800141a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141e:	2200      	movs	r2, #0
 8001420:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001422:	4805      	ldr	r0, [pc, #20]	; (8001438 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001424:	f002 faf8 	bl	8003a18 <HAL_PCD_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800142e:	f000 f933 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000520 	.word	0x20000520

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08e      	sub	sp, #56	; 0x38
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
 8001456:	4b88      	ldr	r3, [pc, #544]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a87      	ldr	r2, [pc, #540]	; (8001678 <MX_GPIO_Init+0x23c>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b85      	ldr	r3, [pc, #532]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	623b      	str	r3, [r7, #32]
 800146c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	4b81      	ldr	r3, [pc, #516]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a80      	ldr	r2, [pc, #512]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b7e      	ldr	r3, [pc, #504]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001486:	61fb      	str	r3, [r7, #28]
 8001488:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	4b7a      	ldr	r3, [pc, #488]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a79      	ldr	r2, [pc, #484]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b77      	ldr	r3, [pc, #476]	; (8001678 <MX_GPIO_Init+0x23c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	61bb      	str	r3, [r7, #24]
 80014a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	4b73      	ldr	r3, [pc, #460]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	4a72      	ldr	r2, [pc, #456]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	6313      	str	r3, [r2, #48]	; 0x30
 80014b6:	4b70      	ldr	r3, [pc, #448]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	4b6c      	ldr	r3, [pc, #432]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	4a6b      	ldr	r2, [pc, #428]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014cc:	f043 0320 	orr.w	r3, r3, #32
 80014d0:	6313      	str	r3, [r2, #48]	; 0x30
 80014d2:	4b69      	ldr	r3, [pc, #420]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0320 	and.w	r3, r3, #32
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	4b65      	ldr	r3, [pc, #404]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	4a64      	ldr	r2, [pc, #400]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014e8:	f043 0310 	orr.w	r3, r3, #16
 80014ec:	6313      	str	r3, [r2, #48]	; 0x30
 80014ee:	4b62      	ldr	r3, [pc, #392]	; (8001678 <MX_GPIO_Init+0x23c>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	4b5e      	ldr	r3, [pc, #376]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	4a5d      	ldr	r2, [pc, #372]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6313      	str	r3, [r2, #48]	; 0x30
 800150a:	4b5b      	ldr	r3, [pc, #364]	; (8001678 <MX_GPIO_Init+0x23c>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	60bb      	str	r3, [r7, #8]
 8001514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	4b57      	ldr	r3, [pc, #348]	; (8001678 <MX_GPIO_Init+0x23c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	4a56      	ldr	r2, [pc, #344]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001524:	6313      	str	r3, [r2, #48]	; 0x30
 8001526:	4b54      	ldr	r3, [pc, #336]	; (8001678 <MX_GPIO_Init+0x23c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2101      	movs	r1, #1
 8001536:	4851      	ldr	r0, [pc, #324]	; (800167c <MX_GPIO_Init+0x240>)
 8001538:	f001 fd74 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	f244 0181 	movw	r1, #16513	; 0x4081
 8001542:	484f      	ldr	r0, [pc, #316]	; (8001680 <MX_GPIO_Init+0x244>)
 8001544:	f001 fd6e 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154e:	484d      	ldr	r0, [pc, #308]	; (8001684 <MX_GPIO_Init+0x248>)
 8001550:	f001 fd68 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 800155a:	484b      	ldr	r0, [pc, #300]	; (8001688 <MX_GPIO_Init+0x24c>)
 800155c:	f001 fd62 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	2140      	movs	r1, #64	; 0x40
 8001564:	4849      	ldr	r0, [pc, #292]	; (800168c <MX_GPIO_Init+0x250>)
 8001566:	f001 fd5d 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800156a:	2200      	movs	r2, #0
 800156c:	21ff      	movs	r1, #255	; 0xff
 800156e:	4848      	ldr	r0, [pc, #288]	; (8001690 <MX_GPIO_Init+0x254>)
 8001570:	f001 fd58 	bl	8003024 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001574:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157a:	2300      	movs	r3, #0
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001586:	4619      	mov	r1, r3
 8001588:	4842      	ldr	r0, [pc, #264]	; (8001694 <MX_GPIO_Init+0x258>)
 800158a:	f001 fb87 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 800158e:	2301      	movs	r3, #1
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001592:	2301      	movs	r3, #1
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159a:	2300      	movs	r3, #0
 800159c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a2:	4619      	mov	r1, r3
 80015a4:	4835      	ldr	r0, [pc, #212]	; (800167c <MX_GPIO_Init+0x240>)
 80015a6:	f001 fb79 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80015aa:	f244 0381 	movw	r3, #16513	; 0x4081
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2300      	movs	r3, #0
 80015ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c0:	4619      	mov	r1, r3
 80015c2:	482f      	ldr	r0, [pc, #188]	; (8001680 <MX_GPIO_Init+0x244>)
 80015c4:	f001 fb6a 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 80015c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015de:	4619      	mov	r1, r3
 80015e0:	4828      	ldr	r0, [pc, #160]	; (8001684 <MX_GPIO_Init+0x248>)
 80015e2:	f001 fb5b 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : IM1_DCMOTOR_Pin IM2_DCMOTOR_Pin PE13 */
  GPIO_InitStruct.Pin = IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|GPIO_PIN_13;
 80015e6:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015fc:	4619      	mov	r1, r3
 80015fe:	4822      	ldr	r0, [pc, #136]	; (8001688 <MX_GPIO_Init+0x24c>)
 8001600:	f001 fb4c 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8001604:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160a:	2300      	movs	r3, #0
 800160c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001616:	4619      	mov	r1, r3
 8001618:	481b      	ldr	r0, [pc, #108]	; (8001688 <MX_GPIO_Init+0x24c>)
 800161a:	f001 fb3f 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800161e:	2340      	movs	r3, #64	; 0x40
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800162e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001632:	4619      	mov	r1, r3
 8001634:	4815      	ldr	r0, [pc, #84]	; (800168c <MX_GPIO_Init+0x250>)
 8001636:	f001 fb31 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163e:	2300      	movs	r3, #0
 8001640:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164a:	4619      	mov	r1, r3
 800164c:	480f      	ldr	r0, [pc, #60]	; (800168c <MX_GPIO_Init+0x250>)
 800164e:	f001 fb25 	bl	8002c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001652:	23ff      	movs	r3, #255	; 0xff
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001662:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001666:	4619      	mov	r1, r3
 8001668:	4809      	ldr	r0, [pc, #36]	; (8001690 <MX_GPIO_Init+0x254>)
 800166a:	f001 fb17 	bl	8002c9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800166e:	bf00      	nop
 8001670:	3738      	adds	r7, #56	; 0x38
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	40020400 	.word	0x40020400
 8001684:	40021400 	.word	0x40021400
 8001688:	40021000 	.word	0x40021000
 800168c:	40021800 	.word	0x40021800
 8001690:	40020c00 	.word	0x40020c00
 8001694:	40020800 	.word	0x40020800

08001698 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800169c:	b672      	cpsid	i
}
 800169e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a0:	e7fe      	b.n	80016a0 <Error_Handler+0x8>
	...

080016a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <HAL_MspInit+0x4c>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	4a0f      	ldr	r2, [pc, #60]	; (80016f0 <HAL_MspInit+0x4c>)
 80016b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_MspInit+0x4c>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	603b      	str	r3, [r7, #0]
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <HAL_MspInit+0x4c>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	4a08      	ldr	r2, [pc, #32]	; (80016f0 <HAL_MspInit+0x4c>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d4:	6413      	str	r3, [r2, #64]	; 0x40
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_MspInit+0x4c>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800

080016f4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08e      	sub	sp, #56	; 0x38
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a55      	ldr	r2, [pc, #340]	; (8001868 <HAL_ETH_MspInit+0x174>)
 8001712:	4293      	cmp	r3, r2
 8001714:	f040 80a4 	bne.w	8001860 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
 800171c:	4b53      	ldr	r3, [pc, #332]	; (800186c <HAL_ETH_MspInit+0x178>)
 800171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001720:	4a52      	ldr	r2, [pc, #328]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001722:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001726:	6313      	str	r3, [r2, #48]	; 0x30
 8001728:	4b50      	ldr	r3, [pc, #320]	; (800186c <HAL_ETH_MspInit+0x178>)
 800172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001730:	623b      	str	r3, [r7, #32]
 8001732:	6a3b      	ldr	r3, [r7, #32]
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	4b4c      	ldr	r3, [pc, #304]	; (800186c <HAL_ETH_MspInit+0x178>)
 800173a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173c:	4a4b      	ldr	r2, [pc, #300]	; (800186c <HAL_ETH_MspInit+0x178>)
 800173e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001742:	6313      	str	r3, [r2, #48]	; 0x30
 8001744:	4b49      	ldr	r3, [pc, #292]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001748:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	2300      	movs	r3, #0
 8001752:	61bb      	str	r3, [r7, #24]
 8001754:	4b45      	ldr	r3, [pc, #276]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001758:	4a44      	ldr	r2, [pc, #272]	; (800186c <HAL_ETH_MspInit+0x178>)
 800175a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800175e:	6313      	str	r3, [r2, #48]	; 0x30
 8001760:	4b42      	ldr	r3, [pc, #264]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001764:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	4b3e      	ldr	r3, [pc, #248]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001774:	4a3d      	ldr	r2, [pc, #244]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001776:	f043 0304 	orr.w	r3, r3, #4
 800177a:	6313      	str	r3, [r2, #48]	; 0x30
 800177c:	4b3b      	ldr	r3, [pc, #236]	; (800186c <HAL_ETH_MspInit+0x178>)
 800177e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	617b      	str	r3, [r7, #20]
 8001786:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	4b37      	ldr	r3, [pc, #220]	; (800186c <HAL_ETH_MspInit+0x178>)
 800178e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001790:	4a36      	ldr	r2, [pc, #216]	; (800186c <HAL_ETH_MspInit+0x178>)
 8001792:	f043 0301 	orr.w	r3, r3, #1
 8001796:	6313      	str	r3, [r2, #48]	; 0x30
 8001798:	4b34      	ldr	r3, [pc, #208]	; (800186c <HAL_ETH_MspInit+0x178>)
 800179a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	613b      	str	r3, [r7, #16]
 80017a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	4b30      	ldr	r3, [pc, #192]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ac:	4a2f      	ldr	r2, [pc, #188]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017ae:	f043 0302 	orr.w	r3, r3, #2
 80017b2:	6313      	str	r3, [r2, #48]	; 0x30
 80017b4:	4b2d      	ldr	r3, [pc, #180]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80017c0:	2300      	movs	r3, #0
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c8:	4a28      	ldr	r2, [pc, #160]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ce:	6313      	str	r3, [r2, #48]	; 0x30
 80017d0:	4b26      	ldr	r3, [pc, #152]	; (800186c <HAL_ETH_MspInit+0x178>)
 80017d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80017dc:	2332      	movs	r3, #50	; 0x32
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80017ec:	230b      	movs	r3, #11
 80017ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f4:	4619      	mov	r1, r3
 80017f6:	481e      	ldr	r0, [pc, #120]	; (8001870 <HAL_ETH_MspInit+0x17c>)
 80017f8:	f001 fa50 	bl	8002c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80017fc:	2386      	movs	r3, #134	; 0x86
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800180c:	230b      	movs	r3, #11
 800180e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001810:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001814:	4619      	mov	r1, r3
 8001816:	4817      	ldr	r0, [pc, #92]	; (8001874 <HAL_ETH_MspInit+0x180>)
 8001818:	f001 fa40 	bl	8002c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800181c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800182e:	230b      	movs	r3, #11
 8001830:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001836:	4619      	mov	r1, r3
 8001838:	480f      	ldr	r0, [pc, #60]	; (8001878 <HAL_ETH_MspInit+0x184>)
 800183a:	f001 fa2f 	bl	8002c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800183e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001842:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001844:	2302      	movs	r3, #2
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184c:	2303      	movs	r3, #3
 800184e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001850:	230b      	movs	r3, #11
 8001852:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001854:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001858:	4619      	mov	r1, r3
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <HAL_ETH_MspInit+0x188>)
 800185c:	f001 fa1e 	bl	8002c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001860:	bf00      	nop
 8001862:	3738      	adds	r7, #56	; 0x38
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40028000 	.word	0x40028000
 800186c:	40023800 	.word	0x40023800
 8001870:	40020800 	.word	0x40020800
 8001874:	40020000 	.word	0x40020000
 8001878:	40020400 	.word	0x40020400
 800187c:	40021800 	.word	0x40021800

08001880 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a19      	ldr	r2, [pc, #100]	; (8001904 <HAL_I2C_MspInit+0x84>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d12c      	bne.n	80018fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	4b18      	ldr	r3, [pc, #96]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a17      	ldr	r2, [pc, #92]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018ac:	f043 0302 	orr.w	r3, r3, #2
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c4:	2312      	movs	r3, #18
 80018c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018cc:	2303      	movs	r3, #3
 80018ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018d0:	2304      	movs	r3, #4
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	480c      	ldr	r0, [pc, #48]	; (800190c <HAL_I2C_MspInit+0x8c>)
 80018dc:	f001 f9de 	bl	8002c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	4b08      	ldr	r3, [pc, #32]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e8:	4a07      	ldr	r2, [pc, #28]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018ee:	6413      	str	r3, [r2, #64]	; 0x40
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <HAL_I2C_MspInit+0x88>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018fc:	bf00      	nop
 80018fe:	3728      	adds	r7, #40	; 0x28
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40005400 	.word	0x40005400
 8001908:	40023800 	.word	0x40023800
 800190c:	40020400 	.word	0x40020400

08001910 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001920:	d115      	bne.n	800194e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <HAL_TIM_PWM_MspInit+0x48>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	4a0b      	ldr	r2, [pc, #44]	; (8001958 <HAL_TIM_PWM_MspInit+0x48>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	6413      	str	r3, [r2, #64]	; 0x40
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <HAL_TIM_PWM_MspInit+0x48>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	201c      	movs	r0, #28
 8001944:	f000 fdb9 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001948:	201c      	movs	r0, #28
 800194a:	f000 fdd2 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08c      	sub	sp, #48	; 0x30
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 031c 	add.w	r3, r7, #28
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a47      	ldr	r2, [pc, #284]	; (8001a98 <HAL_TIM_Base_MspInit+0x13c>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d134      	bne.n	80019e8 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]
 8001982:	4b46      	ldr	r3, [pc, #280]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	4a45      	ldr	r2, [pc, #276]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	6413      	str	r3, [r2, #64]	; 0x40
 800198e:	4b43      	ldr	r3, [pc, #268]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	61bb      	str	r3, [r7, #24]
 8001998:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
 800199e:	4b3f      	ldr	r3, [pc, #252]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a3e      	ldr	r2, [pc, #248]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b3c      	ldr	r3, [pc, #240]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 80019b6:	2340      	movs	r3, #64	; 0x40
 80019b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019c6:	2302      	movs	r3, #2
 80019c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f107 031c 	add.w	r3, r7, #28
 80019ce:	4619      	mov	r1, r3
 80019d0:	4833      	ldr	r0, [pc, #204]	; (8001aa0 <HAL_TIM_Base_MspInit+0x144>)
 80019d2:	f001 f963 	bl	8002c9c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2100      	movs	r1, #0
 80019da:	201d      	movs	r0, #29
 80019dc:	f000 fd6d 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019e0:	201d      	movs	r0, #29
 80019e2:	f000 fd86 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80019e6:	e052      	b.n	8001a8e <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM4)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a2d      	ldr	r2, [pc, #180]	; (8001aa4 <HAL_TIM_Base_MspInit+0x148>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d116      	bne.n	8001a20 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	4b29      	ldr	r3, [pc, #164]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 80019fc:	f043 0304 	orr.w	r3, r3, #4
 8001a00:	6413      	str	r3, [r2, #64]	; 0x40
 8001a02:	4b26      	ldr	r3, [pc, #152]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2100      	movs	r1, #0
 8001a12:	201e      	movs	r0, #30
 8001a14:	f000 fd51 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a18:	201e      	movs	r0, #30
 8001a1a:	f000 fd6a 	bl	80024f2 <HAL_NVIC_EnableIRQ>
}
 8001a1e:	e036      	b.n	8001a8e <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM10)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a20      	ldr	r2, [pc, #128]	; (8001aa8 <HAL_TIM_Base_MspInit+0x14c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d116      	bne.n	8001a58 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a38:	6453      	str	r3, [r2, #68]	; 0x44
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2019      	movs	r0, #25
 8001a4c:	f000 fd35 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a50:	2019      	movs	r0, #25
 8001a52:	f000 fd4e 	bl	80024f2 <HAL_NVIC_EnableIRQ>
}
 8001a56:	e01a      	b.n	8001a8e <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM11)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <HAL_TIM_Base_MspInit+0x150>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d115      	bne.n	8001a8e <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	4a0c      	ldr	r2, [pc, #48]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a70:	6453      	str	r3, [r2, #68]	; 0x44
 8001a72:	4b0a      	ldr	r3, [pc, #40]	; (8001a9c <HAL_TIM_Base_MspInit+0x140>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	201a      	movs	r0, #26
 8001a84:	f000 fd19 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001a88:	201a      	movs	r0, #26
 8001a8a:	f000 fd32 	bl	80024f2 <HAL_NVIC_EnableIRQ>
}
 8001a8e:	bf00      	nop
 8001a90:	3730      	adds	r7, #48	; 0x30
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40000400 	.word	0x40000400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	40000800 	.word	0x40000800
 8001aa8:	40014400 	.word	0x40014400
 8001aac:	40014800 	.word	0x40014800

08001ab0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ad0:	d11e      	bne.n	8001b10 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a21      	ldr	r2, [pc, #132]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 8001aee:	2320      	movs	r3, #32
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001afe:	2301      	movs	r3, #1
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	4816      	ldr	r0, [pc, #88]	; (8001b64 <HAL_TIM_MspPostInit+0xb4>)
 8001b0a:	f001 f8c7 	bl	8002c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b0e:	e023      	b.n	8001b58 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a14      	ldr	r2, [pc, #80]	; (8001b68 <HAL_TIM_MspPostInit+0xb8>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d11e      	bne.n	8001b58 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a0f      	ldr	r2, [pc, #60]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001b24:	f043 0308 	orr.w	r3, r3, #8
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_TIM_MspPostInit+0xb0>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	4619      	mov	r1, r3
 8001b52:	4806      	ldr	r0, [pc, #24]	; (8001b6c <HAL_TIM_MspPostInit+0xbc>)
 8001b54:	f001 f8a2 	bl	8002c9c <HAL_GPIO_Init>
}
 8001b58:	bf00      	nop
 8001b5a:	3728      	adds	r7, #40	; 0x28
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40000800 	.word	0x40000800
 8001b6c:	40020c00 	.word	0x40020c00

08001b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08c      	sub	sp, #48	; 0x30
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a3a      	ldr	r2, [pc, #232]	; (8001c78 <HAL_UART_MspInit+0x108>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d135      	bne.n	8001bfe <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	61bb      	str	r3, [r7, #24]
 8001b96:	4b39      	ldr	r3, [pc, #228]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	4a38      	ldr	r2, [pc, #224]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001b9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba2:	4b36      	ldr	r3, [pc, #216]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001baa:	61bb      	str	r3, [r7, #24]
 8001bac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	4b32      	ldr	r3, [pc, #200]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a31      	ldr	r2, [pc, #196]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001bb8:	f043 0308 	orr.w	r3, r3, #8
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b2f      	ldr	r3, [pc, #188]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0308 	and.w	r3, r3, #8
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001bca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bdc:	2307      	movs	r3, #7
 8001bde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be0:	f107 031c 	add.w	r3, r7, #28
 8001be4:	4619      	mov	r1, r3
 8001be6:	4826      	ldr	r0, [pc, #152]	; (8001c80 <HAL_UART_MspInit+0x110>)
 8001be8:	f001 f858 	bl	8002c9c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2100      	movs	r1, #0
 8001bf0:	2027      	movs	r0, #39	; 0x27
 8001bf2:	f000 fc62 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bf6:	2027      	movs	r0, #39	; 0x27
 8001bf8:	f000 fc7b 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001bfc:	e038      	b.n	8001c70 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a20      	ldr	r2, [pc, #128]	; (8001c84 <HAL_UART_MspInit+0x114>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d133      	bne.n	8001c70 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c08:	2300      	movs	r3, #0
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c10:	4a1a      	ldr	r2, [pc, #104]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c12:	f043 0320 	orr.w	r3, r3, #32
 8001c16:	6453      	str	r3, [r2, #68]	; 0x44
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1c:	f003 0320 	and.w	r3, r3, #32
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2c:	4a13      	ldr	r2, [pc, #76]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c2e:	f043 0304 	orr.w	r3, r3, #4
 8001c32:	6313      	str	r3, [r2, #48]	; 0x30
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <HAL_UART_MspInit+0x10c>)
 8001c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c40:	23c0      	movs	r3, #192	; 0xc0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c44:	2302      	movs	r3, #2
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001c50:	2308      	movs	r3, #8
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	4619      	mov	r1, r3
 8001c5a:	480b      	ldr	r0, [pc, #44]	; (8001c88 <HAL_UART_MspInit+0x118>)
 8001c5c:	f001 f81e 	bl	8002c9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2100      	movs	r1, #0
 8001c64:	2047      	movs	r0, #71	; 0x47
 8001c66:	f000 fc28 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001c6a:	2047      	movs	r0, #71	; 0x47
 8001c6c:	f000 fc41 	bl	80024f2 <HAL_NVIC_EnableIRQ>
}
 8001c70:	bf00      	nop
 8001c72:	3730      	adds	r7, #48	; 0x30
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40004800 	.word	0x40004800
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40020c00 	.word	0x40020c00
 8001c84:	40011400 	.word	0x40011400
 8001c88:	40020800 	.word	0x40020800

08001c8c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cac:	d13f      	bne.n	8001d2e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	4b21      	ldr	r3, [pc, #132]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a20      	ldr	r2, [pc, #128]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001cca:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cdc:	230a      	movs	r3, #10
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4815      	ldr	r0, [pc, #84]	; (8001d3c <HAL_PCD_MspInit+0xb0>)
 8001ce8:	f000 ffd8 	bl	8002c9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cfa:	f107 0314 	add.w	r3, r7, #20
 8001cfe:	4619      	mov	r1, r3
 8001d00:	480e      	ldr	r0, [pc, #56]	; (8001d3c <HAL_PCD_MspInit+0xb0>)
 8001d02:	f000 ffcb 	bl	8002c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d06:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d0a:	4a0b      	ldr	r2, [pc, #44]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d10:	6353      	str	r3, [r2, #52]	; 0x34
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1a:	4a07      	ldr	r2, [pc, #28]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d20:	6453      	str	r3, [r2, #68]	; 0x44
 8001d22:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_PCD_MspInit+0xac>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	; 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40020000 	.word	0x40020000

08001d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d44:	e7fe      	b.n	8001d44 <NMI_Handler+0x4>

08001d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4a:	e7fe      	b.n	8001d4a <HardFault_Handler+0x4>

08001d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d50:	e7fe      	b.n	8001d50 <MemManage_Handler+0x4>

08001d52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d56:	e7fe      	b.n	8001d56 <BusFault_Handler+0x4>

08001d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d5c:	e7fe      	b.n	8001d5c <UsageFault_Handler+0x4>

08001d5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d8c:	f000 fa76 	bl	800227c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler(); // ADD_GYUWON_231006 / ?기? 추??? 주석? ??
 8001d90:	f7fe ffbe 	bl	8000d10 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001d9e:	f003 f8d1 	bl	8004f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000408 	.word	0x20000408

08001dac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001db2:	f003 f8c7 	bl	8004f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000450 	.word	0x20000450

08001dc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dc4:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <TIM2_IRQHandler+0x10>)
 8001dc6:	f003 f8bd 	bl	8004f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000330 	.word	0x20000330

08001dd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <TIM3_IRQHandler+0x10>)
 8001dda:	f003 f8b3 	bl	8004f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000378 	.word	0x20000378

08001de8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <TIM4_IRQHandler+0x10>)
 8001dee:	f003 f8a9 	bl	8004f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200003c0 	.word	0x200003c0

08001dfc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e00:	4802      	ldr	r0, [pc, #8]	; (8001e0c <USART3_IRQHandler+0x10>)
 8001e02:	f004 fa09 	bl	8006218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000498 	.word	0x20000498

08001e10 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <USART6_IRQHandler+0x10>)
 8001e16:	f004 f9ff 	bl	8006218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200004dc 	.word	0x200004dc

08001e24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	e00a      	b.n	8001e4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e36:	f3af 8000 	nop.w
 8001e3a:	4601      	mov	r1, r0
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	60ba      	str	r2, [r7, #8]
 8001e42:	b2ca      	uxtb	r2, r1
 8001e44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	dbf0      	blt.n	8001e36 <_read+0x12>
  }

  return len;
 8001e54:	687b      	ldr	r3, [r7, #4]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b086      	sub	sp, #24
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	e009      	b.n	8001e84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	1c5a      	adds	r2, r3, #1
 8001e74:	60ba      	str	r2, [r7, #8]
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe ff77 	bl	8000d6c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3301      	adds	r3, #1
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	dbf1      	blt.n	8001e70 <_write+0x12>
  }
  return len;
 8001e8c:	687b      	ldr	r3, [r7, #4]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <_close>:

int _close(int file)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ebe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_isatty>:

int _isatty(int file)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ed6:	2301      	movs	r3, #1
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f08:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <_sbrk+0x5c>)
 8001f0a:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <_sbrk+0x60>)
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <_sbrk+0x64>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <_sbrk+0x68>)
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f30:	f005 fbdc 	bl	80076ec <__errno>
 8001f34:	4603      	mov	r3, r0
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e009      	b.n	8001f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <_sbrk+0x64>)
 8001f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20030000 	.word	0x20030000
 8001f60:	00000400 	.word	0x00000400
 8001f64:	20000a44 	.word	0x20000a44
 8001f68:	20000dc8 	.word	0x20000dc8

08001f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f70:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <SystemInit+0x20>)
 8001f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <SystemInit+0x20>)
 8001f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <HAL_UART_RxCpltCallback>:

volatile int dht11_flag = 0;
volatile int ultra_flag = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // 함수를 받고 저장하는 과정
{
 8001f90:	b590      	push	{r4, r7, lr}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	if(huart == &huart3) // comport master와 연결된 uart
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a4f      	ldr	r2, [pc, #316]	; (80020d8 <HAL_UART_RxCpltCallback+0x148>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d165      	bne.n	800206c <HAL_UART_RxCpltCallback+0xdc>
	{

		if(front == rear +1)
 8001fa0:	4b4e      	ldr	r3, [pc, #312]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	1c5a      	adds	r2, r3, #1
 8001fa6:	4b4e      	ldr	r3, [pc, #312]	; (80020e0 <HAL_UART_RxCpltCallback+0x150>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d103      	bne.n	8001fb6 <HAL_UART_RxCpltCallback+0x26>
		{
			printf("over flow\n");
 8001fae:	484d      	ldr	r0, [pc, #308]	; (80020e4 <HAL_UART_RxCpltCallback+0x154>)
 8001fb0:	f005 fc54 	bl	800785c <puts>
 8001fb4:	e055      	b.n	8002062 <HAL_UART_RxCpltCallback+0xd2>
		}
		else
		{
			if(rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 8001fb6:	4b4c      	ldr	r3, [pc, #304]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b27      	cmp	r3, #39	; 0x27
 8001fbc:	dc4b      	bgt.n	8002056 <HAL_UART_RxCpltCallback+0xc6>
													// 함수가 추가 되었을 때
			{
				if(rx_data == '\n' || rx_data == '\r')
 8001fbe:	4b4b      	ldr	r3, [pc, #300]	; (80020ec <HAL_UART_RxCpltCallback+0x15c>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b0a      	cmp	r3, #10
 8001fc4:	d003      	beq.n	8001fce <HAL_UART_RxCpltCallback+0x3e>
 8001fc6:	4b49      	ldr	r3, [pc, #292]	; (80020ec <HAL_UART_RxCpltCallback+0x15c>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b0d      	cmp	r3, #13
 8001fcc:	d130      	bne.n	8002030 <HAL_UART_RxCpltCallback+0xa0>
				{
					rx_queue[rear][rx_index] = 0; // '\0'
 8001fce:	4b43      	ldr	r3, [pc, #268]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b45      	ldr	r3, [pc, #276]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 8001fd4:	6819      	ldr	r1, [r3, #0]
 8001fd6:	4846      	ldr	r0, [pc, #280]	; (80020f0 <HAL_UART_RxCpltCallback+0x160>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4403      	add	r3, r0
 8001fe2:	440b      	add	r3, r1
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
					rx_index = 0; // 다음 message 저장을 위해서 rx_index값을 0으로 한다.
 8001fe8:	4b3f      	ldr	r3, [pc, #252]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
					printf("%s reserve\n" ,rx_queue[rear]);
 8001fee:	4b3b      	ldr	r3, [pc, #236]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	4a3d      	ldr	r2, [pc, #244]	; (80020f0 <HAL_UART_RxCpltCallback+0x160>)
 8001ffc:	4413      	add	r3, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	483c      	ldr	r0, [pc, #240]	; (80020f4 <HAL_UART_RxCpltCallback+0x164>)
 8002002:	f005 fba5 	bl	8007750 <iprintf>
					rear++; // rear을 증감시킴으로써 다음 저장을 기다린다.
 8002006:	4b35      	ldr	r3, [pc, #212]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	3301      	adds	r3, #1
 800200c:	4a33      	ldr	r2, [pc, #204]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 800200e:	6013      	str	r3, [r2, #0]
					rear %= MAX_COMMAND; // 선형 큐를 사용하기때문에 나눠줌
 8002010:	4b32      	ldr	r3, [pc, #200]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8002012:	6819      	ldr	r1, [r3, #0]
 8002014:	4b38      	ldr	r3, [pc, #224]	; (80020f8 <HAL_UART_RxCpltCallback+0x168>)
 8002016:	fb83 2301 	smull	r2, r3, r3, r1
 800201a:	10da      	asrs	r2, r3, #3
 800201c:	17cb      	asrs	r3, r1, #31
 800201e:	1ad2      	subs	r2, r2, r3
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	1aca      	subs	r2, r1, r3
 800202a:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 800202c:	601a      	str	r2, [r3, #0]
				{
 800202e:	e018      	b.n	8002062 <HAL_UART_RxCpltCallback+0xd2>
				}
				else
				{
					rx_queue[rear][rx_index++]=rx_data;
 8002030:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <HAL_UART_RxCpltCallback+0x14c>)
 8002032:	6819      	ldr	r1, [r3, #0]
 8002034:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	1c53      	adds	r3, r2, #1
 800203a:	482b      	ldr	r0, [pc, #172]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 800203c:	6003      	str	r3, [r0, #0]
 800203e:	4b2b      	ldr	r3, [pc, #172]	; (80020ec <HAL_UART_RxCpltCallback+0x15c>)
 8002040:	781c      	ldrb	r4, [r3, #0]
 8002042:	482b      	ldr	r0, [pc, #172]	; (80020f0 <HAL_UART_RxCpltCallback+0x160>)
 8002044:	460b      	mov	r3, r1
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	4403      	add	r3, r0
 800204e:	4413      	add	r3, r2
 8002050:	4622      	mov	r2, r4
 8002052:	701a      	strb	r2, [r3, #0]
 8002054:	e005      	b.n	8002062 <HAL_UART_RxCpltCallback+0xd2>
				}
			}
			else
				{
					rx_index=0;
 8002056:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <HAL_UART_RxCpltCallback+0x158>)
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
					printf("Message Overflow !!! \n");
 800205c:	4827      	ldr	r0, [pc, #156]	; (80020fc <HAL_UART_RxCpltCallback+0x16c>)
 800205e:	f005 fbfd 	bl	800785c <puts>
				}
		}

		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002062:	2201      	movs	r2, #1
 8002064:	4921      	ldr	r1, [pc, #132]	; (80020ec <HAL_UART_RxCpltCallback+0x15c>)
 8002066:	481c      	ldr	r0, [pc, #112]	; (80020d8 <HAL_UART_RxCpltCallback+0x148>)
 8002068:	f004 f8a5 	bl	80061b6 <HAL_UART_Receive_IT>
	}




	if(huart == &huart6) // BT 와 연결된 uart
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a24      	ldr	r2, [pc, #144]	; (8002100 <HAL_UART_RxCpltCallback+0x170>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d12c      	bne.n	80020ce <HAL_UART_RxCpltCallback+0x13e>
		{
			if(bt_rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 8002074:	4b23      	ldr	r3, [pc, #140]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b27      	cmp	r3, #39	; 0x27
 800207a:	dc1d      	bgt.n	80020b8 <HAL_UART_RxCpltCallback+0x128>
			{
				if(bt_rx_data == '\n' || bt_rx_data == '\r')
 800207c:	4b22      	ldr	r3, [pc, #136]	; (8002108 <HAL_UART_RxCpltCallback+0x178>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	2b0a      	cmp	r3, #10
 8002082:	d003      	beq.n	800208c <HAL_UART_RxCpltCallback+0xfc>
 8002084:	4b20      	ldr	r3, [pc, #128]	; (8002108 <HAL_UART_RxCpltCallback+0x178>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b0d      	cmp	r3, #13
 800208a:	d10b      	bne.n	80020a4 <HAL_UART_RxCpltCallback+0x114>
				{
					bt_rx_buff[bt_rx_index] = 0; // '\0'
 800208c:	4b1d      	ldr	r3, [pc, #116]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_UART_RxCpltCallback+0x17c>)
 8002092:	2100      	movs	r1, #0
 8002094:	54d1      	strb	r1, [r2, r3]
					bt_newline_detect_flag = 1; // new line을 만났다는 flag를 set한다.
 8002096:	4b1e      	ldr	r3, [pc, #120]	; (8002110 <HAL_UART_RxCpltCallback+0x180>)
 8002098:	2201      	movs	r2, #1
 800209a:	601a      	str	r2, [r3, #0]
					bt_rx_index = 0; // 다음 message 저장을 위해서 rx_index값을 0으로 한다.
 800209c:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	e00f      	b.n	80020c4 <HAL_UART_RxCpltCallback+0x134>
				}
				else
				{
					bt_rx_buff[bt_rx_index++]=bt_rx_data;
 80020a4:	4b17      	ldr	r3, [pc, #92]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	1c5a      	adds	r2, r3, #1
 80020aa:	4916      	ldr	r1, [pc, #88]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 80020ac:	600a      	str	r2, [r1, #0]
 80020ae:	4a16      	ldr	r2, [pc, #88]	; (8002108 <HAL_UART_RxCpltCallback+0x178>)
 80020b0:	7811      	ldrb	r1, [r2, #0]
 80020b2:	4a16      	ldr	r2, [pc, #88]	; (800210c <HAL_UART_RxCpltCallback+0x17c>)
 80020b4:	54d1      	strb	r1, [r2, r3]
 80020b6:	e005      	b.n	80020c4 <HAL_UART_RxCpltCallback+0x134>
				}
			}
			else
				{
						bt_rx_index=0;
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_UART_RxCpltCallback+0x174>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
						printf("BT Message Overflow !!! \n");
 80020be:	4815      	ldr	r0, [pc, #84]	; (8002114 <HAL_UART_RxCpltCallback+0x184>)
 80020c0:	f005 fbcc 	bl	800785c <puts>
				}
			HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 80020c4:	2201      	movs	r2, #1
 80020c6:	4910      	ldr	r1, [pc, #64]	; (8002108 <HAL_UART_RxCpltCallback+0x178>)
 80020c8:	480d      	ldr	r0, [pc, #52]	; (8002100 <HAL_UART_RxCpltCallback+0x170>)
 80020ca:	f004 f874 	bl	80061b6 <HAL_UART_Receive_IT>
		}



}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd90      	pop	{r4, r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000498 	.word	0x20000498
 80020dc:	20000d9c 	.word	0x20000d9c
 80020e0:	20000da0 	.word	0x20000da0
 80020e4:	08008b68 	.word	0x08008b68
 80020e8:	20000d68 	.word	0x20000d68
 80020ec:	20000a2c 	.word	0x20000a2c
 80020f0:	20000a48 	.word	0x20000a48
 80020f4:	08008b74 	.word	0x08008b74
 80020f8:	66666667 	.word	0x66666667
 80020fc:	08008b80 	.word	0x08008b80
 8002100:	200004dc 	.word	0x200004dc
 8002104:	20000d94 	.word	0x20000d94
 8002108:	20000a2d 	.word	0x20000a2d
 800210c:	20000d6c 	.word	0x20000d6c
 8002110:	20000d98 	.word	0x20000d98
 8002114:	08008b98 	.word	0x08008b98

08002118 <HAL_TIM_IC_CaptureCallback>:


// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c에 가서 가져온 call-back function
// 2. 초음파 센서의 ECHO핀의 상승edge와 하강edge 발생 시 이 함수로 들어온다!!!
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a13      	ldr	r2, [pc, #76]	; (8002174 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d11f      	bne.n	800216a <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0) // 상승엣지 때문에 콜백 펑션에 들어온 경우
 800212a:	4b13      	ldr	r3, [pc, #76]	; (8002178 <HAL_TIM_IC_CaptureCallback+0x60>)
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d107      	bne.n	8002144 <HAL_TIM_IC_CaptureCallback+0x2c>
		{

			__HAL_TIM_SET_COUNTER(htim, 0); // 펄스를 셀 카운터를 초기화 하고 세기 시작하는 것이다.
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2200      	movs	r2, #0
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1; // 다음에 콜백 펑선이 불릴 때는 당연히 하강 엣지일 때 일 것이므로 플래그변수를 1로 셋팅해준다.
 800213c:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <HAL_TIM_IC_CaptureCallback+0x60>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
			is_first_capture = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
			ic_cpt_finish_flag = 1; // 초음파 측정완료
		}
	}
}
 8002142:	e012      	b.n	800216a <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1) // 하강 엣지 때문에 콜백 펑션에 들어온 경우
 8002144:	4b0c      	ldr	r3, [pc, #48]	; (8002178 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b01      	cmp	r3, #1
 800214c:	d10d      	bne.n	800216a <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
 800214e:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
 8002154:	2100      	movs	r1, #0
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f003 fa22 	bl	80055a0 <HAL_TIM_ReadCapturedValue>
 800215c:	4603      	mov	r3, r0
 800215e:	461a      	mov	r2, r3
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <HAL_TIM_IC_CaptureCallback+0x64>)
 8002162:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag = 1; // 초음파 측정완료
 8002164:	4b06      	ldr	r3, [pc, #24]	; (8002180 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002166:	2201      	movs	r2, #1
 8002168:	601a      	str	r2, [r3, #0]
}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40000400 	.word	0x40000400
 8002178:	20000dac 	.word	0x20000dac
 800217c:	20000da4 	.word	0x20000da4
 8002180:	20000da8 	.word	0x20000da8

08002184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002184:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021bc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002188:	480d      	ldr	r0, [pc, #52]	; (80021c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800218a:	490e      	ldr	r1, [pc, #56]	; (80021c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800218c:	4a0e      	ldr	r2, [pc, #56]	; (80021c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800218e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002190:	e002      	b.n	8002198 <LoopCopyDataInit>

08002192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002196:	3304      	adds	r3, #4

08002198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800219a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800219c:	d3f9      	bcc.n	8002192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800219e:	4a0b      	ldr	r2, [pc, #44]	; (80021cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021a0:	4c0b      	ldr	r4, [pc, #44]	; (80021d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a4:	e001      	b.n	80021aa <LoopFillZerobss>

080021a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a8:	3204      	adds	r2, #4

080021aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021ac:	d3fb      	bcc.n	80021a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021ae:	f7ff fedd 	bl	8001f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021b2:	f005 faa1 	bl	80076f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021b6:	f7fe fdeb 	bl	8000d90 <main>
  bx  lr    
 80021ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80021bc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80021c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80021c8:	08008d24 	.word	0x08008d24
  ldr r2, =_sbss
 80021cc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80021d0:	20000dc4 	.word	0x20000dc4

080021d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d4:	e7fe      	b.n	80021d4 <ADC_IRQHandler>
	...

080021d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021dc:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <HAL_Init+0x40>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0d      	ldr	r2, [pc, #52]	; (8002218 <HAL_Init+0x40>)
 80021e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_Init+0x40>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a0a      	ldr	r2, [pc, #40]	; (8002218 <HAL_Init+0x40>)
 80021ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f4:	4b08      	ldr	r3, [pc, #32]	; (8002218 <HAL_Init+0x40>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a07      	ldr	r2, [pc, #28]	; (8002218 <HAL_Init+0x40>)
 80021fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002200:	2003      	movs	r0, #3
 8002202:	f000 f94f 	bl	80024a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002206:	2000      	movs	r0, #0
 8002208:	f000 f808 	bl	800221c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800220c:	f7ff fa4a 	bl	80016a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40023c00 	.word	0x40023c00

0800221c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002224:	4b12      	ldr	r3, [pc, #72]	; (8002270 <HAL_InitTick+0x54>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_InitTick+0x58>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	4619      	mov	r1, r3
 800222e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002232:	fbb3 f3f1 	udiv	r3, r3, r1
 8002236:	fbb2 f3f3 	udiv	r3, r2, r3
 800223a:	4618      	mov	r0, r3
 800223c:	f000 f967 	bl	800250e <HAL_SYSTICK_Config>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e00e      	b.n	8002268 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b0f      	cmp	r3, #15
 800224e:	d80a      	bhi.n	8002266 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002250:	2200      	movs	r2, #0
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	f04f 30ff 	mov.w	r0, #4294967295
 8002258:	f000 f92f 	bl	80024ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800225c:	4a06      	ldr	r2, [pc, #24]	; (8002278 <HAL_InitTick+0x5c>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002262:	2300      	movs	r3, #0
 8002264:	e000      	b.n	8002268 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	2000000c 	.word	0x2000000c
 8002274:	20000014 	.word	0x20000014
 8002278:	20000010 	.word	0x20000010

0800227c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_IncTick+0x20>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	461a      	mov	r2, r3
 8002286:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <HAL_IncTick+0x24>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4413      	add	r3, r2
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <HAL_IncTick+0x24>)
 800228e:	6013      	str	r3, [r2, #0]
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	20000014 	.word	0x20000014
 80022a0:	20000db0 	.word	0x20000db0

080022a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return uwTick;
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_GetTick+0x14>)
 80022aa:	681b      	ldr	r3, [r3, #0]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000db0 	.word	0x20000db0

080022bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c4:	f7ff ffee 	bl	80022a4 <HAL_GetTick>
 80022c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d4:	d005      	beq.n	80022e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022d6:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_Delay+0x44>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4413      	add	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022e2:	bf00      	nop
 80022e4:	f7ff ffde 	bl	80022a4 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d8f7      	bhi.n	80022e4 <HAL_Delay+0x28>
  {
  }
}
 80022f4:	bf00      	nop
 80022f6:	bf00      	nop
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000014 	.word	0x20000014

08002304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002314:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <__NVIC_SetPriorityGrouping+0x44>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002320:	4013      	ands	r3, r2
 8002322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800232c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002336:	4a04      	ldr	r2, [pc, #16]	; (8002348 <__NVIC_SetPriorityGrouping+0x44>)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	60d3      	str	r3, [r2, #12]
}
 800233c:	bf00      	nop
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002350:	4b04      	ldr	r3, [pc, #16]	; (8002364 <__NVIC_GetPriorityGrouping+0x18>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	0a1b      	lsrs	r3, r3, #8
 8002356:	f003 0307 	and.w	r3, r3, #7
}
 800235a:	4618      	mov	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	2b00      	cmp	r3, #0
 8002378:	db0b      	blt.n	8002392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	f003 021f 	and.w	r2, r3, #31
 8002380:	4907      	ldr	r1, [pc, #28]	; (80023a0 <__NVIC_EnableIRQ+0x38>)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	2001      	movs	r0, #1
 800238a:	fa00 f202 	lsl.w	r2, r0, r2
 800238e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000e100 	.word	0xe000e100

080023a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	6039      	str	r1, [r7, #0]
 80023ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	db0a      	blt.n	80023ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	490c      	ldr	r1, [pc, #48]	; (80023f0 <__NVIC_SetPriority+0x4c>)
 80023be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c2:	0112      	lsls	r2, r2, #4
 80023c4:	b2d2      	uxtb	r2, r2
 80023c6:	440b      	add	r3, r1
 80023c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023cc:	e00a      	b.n	80023e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4908      	ldr	r1, [pc, #32]	; (80023f4 <__NVIC_SetPriority+0x50>)
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	3b04      	subs	r3, #4
 80023dc:	0112      	lsls	r2, r2, #4
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	440b      	add	r3, r1
 80023e2:	761a      	strb	r2, [r3, #24]
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	e000e100 	.word	0xe000e100
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b089      	sub	sp, #36	; 0x24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f1c3 0307 	rsb	r3, r3, #7
 8002412:	2b04      	cmp	r3, #4
 8002414:	bf28      	it	cs
 8002416:	2304      	movcs	r3, #4
 8002418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3304      	adds	r3, #4
 800241e:	2b06      	cmp	r3, #6
 8002420:	d902      	bls.n	8002428 <NVIC_EncodePriority+0x30>
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3b03      	subs	r3, #3
 8002426:	e000      	b.n	800242a <NVIC_EncodePriority+0x32>
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800242c:	f04f 32ff 	mov.w	r2, #4294967295
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43da      	mvns	r2, r3
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	401a      	ands	r2, r3
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002440:	f04f 31ff 	mov.w	r1, #4294967295
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	fa01 f303 	lsl.w	r3, r1, r3
 800244a:	43d9      	mvns	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	4313      	orrs	r3, r2
         );
}
 8002452:	4618      	mov	r0, r3
 8002454:	3724      	adds	r7, #36	; 0x24
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
	...

08002460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002470:	d301      	bcc.n	8002476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002472:	2301      	movs	r3, #1
 8002474:	e00f      	b.n	8002496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002476:	4a0a      	ldr	r2, [pc, #40]	; (80024a0 <SysTick_Config+0x40>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247e:	210f      	movs	r1, #15
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f7ff ff8e 	bl	80023a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002488:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <SysTick_Config+0x40>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248e:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <SysTick_Config+0x40>)
 8002490:	2207      	movs	r2, #7
 8002492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	e000e010 	.word	0xe000e010

080024a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ff29 	bl	8002304 <__NVIC_SetPriorityGrouping>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b086      	sub	sp, #24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	4603      	mov	r3, r0
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024cc:	f7ff ff3e 	bl	800234c <__NVIC_GetPriorityGrouping>
 80024d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	6978      	ldr	r0, [r7, #20]
 80024d8:	f7ff ff8e 	bl	80023f8 <NVIC_EncodePriority>
 80024dc:	4602      	mov	r2, r0
 80024de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff5d 	bl	80023a4 <__NVIC_SetPriority>
}
 80024ea:	bf00      	nop
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff ff31 	bl	8002368 <__NVIC_EnableIRQ>
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ffa2 	bl	8002460 <SysTick_Config>
 800251c:	4603      	mov	r3, r0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002532:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff feb6 	bl	80022a4 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d008      	beq.n	8002558 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2280      	movs	r2, #128	; 0x80
 800254a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e052      	b.n	80025fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0216 	bic.w	r2, r2, #22
 8002566:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695a      	ldr	r2, [r3, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002576:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	d103      	bne.n	8002588 <HAL_DMA_Abort+0x62>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002584:	2b00      	cmp	r3, #0
 8002586:	d007      	beq.n	8002598 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0208 	bic.w	r2, r2, #8
 8002596:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0201 	bic.w	r2, r2, #1
 80025a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025a8:	e013      	b.n	80025d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025aa:	f7ff fe7b 	bl	80022a4 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b05      	cmp	r3, #5
 80025b6:	d90c      	bls.n	80025d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2203      	movs	r2, #3
 80025c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e015      	b.n	80025fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e4      	bne.n	80025aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e4:	223f      	movs	r2, #63	; 0x3f
 80025e6:	409a      	lsls	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d004      	beq.n	8002624 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2280      	movs	r2, #128	; 0x80
 800261e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e00c      	b.n	800263e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2205      	movs	r2, #5
 8002628:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0201 	bic.w	r2, r2, #1
 800263a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e06c      	b.n	8002738 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002664:	2b00      	cmp	r3, #0
 8002666:	d106      	bne.n	8002676 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2223      	movs	r2, #35	; 0x23
 800266c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff f83f 	bl	80016f4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	4b31      	ldr	r3, [pc, #196]	; (8002740 <HAL_ETH_Init+0xf4>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	4a30      	ldr	r2, [pc, #192]	; (8002740 <HAL_ETH_Init+0xf4>)
 8002680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002684:	6453      	str	r3, [r2, #68]	; 0x44
 8002686:	4b2e      	ldr	r3, [pc, #184]	; (8002740 <HAL_ETH_Init+0xf4>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002692:	4b2c      	ldr	r3, [pc, #176]	; (8002744 <HAL_ETH_Init+0xf8>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	4a2b      	ldr	r2, [pc, #172]	; (8002744 <HAL_ETH_Init+0xf8>)
 8002698:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800269c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800269e:	4b29      	ldr	r3, [pc, #164]	; (8002744 <HAL_ETH_Init+0xf8>)
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	4927      	ldr	r1, [pc, #156]	; (8002744 <HAL_ETH_Init+0xf8>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80026ac:	4b25      	ldr	r3, [pc, #148]	; (8002744 <HAL_ETH_Init+0xf8>)
 80026ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80026c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026c8:	f7ff fdec 	bl	80022a4 <HAL_GetTick>
 80026cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80026ce:	e011      	b.n	80026f4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80026d0:	f7ff fde8 	bl	80022a4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80026de:	d909      	bls.n	80026f4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2204      	movs	r2, #4
 80026e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	22e0      	movs	r2, #224	; 0xe0
 80026ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e021      	b.n	8002738 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1e4      	bne.n	80026d0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f958 	bl	80029bc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f9ff 	bl	8002b10 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 fa55 	bl	8002bc2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	461a      	mov	r2, r3
 800271e:	2100      	movs	r1, #0
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f9bd 	bl	8002aa0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2210      	movs	r2, #16
 8002732:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40023800 	.word	0x40023800
 8002744:	40013800 	.word	0x40013800

08002748 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	4b51      	ldr	r3, [pc, #324]	; (80028a4 <ETH_SetMACConfig+0x15c>)
 800275e:	4013      	ands	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	7c1b      	ldrb	r3, [r3, #16]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <ETH_SetMACConfig+0x28>
 800276a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800276e:	e000      	b.n	8002772 <ETH_SetMACConfig+0x2a>
 8002770:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	7c5b      	ldrb	r3, [r3, #17]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <ETH_SetMACConfig+0x38>
 800277a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800277e:	e000      	b.n	8002782 <ETH_SetMACConfig+0x3a>
 8002780:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002782:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002788:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	7fdb      	ldrb	r3, [r3, #31]
 800278e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002790:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002796:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	7f92      	ldrb	r2, [r2, #30]
 800279c:	2a00      	cmp	r2, #0
 800279e:	d102      	bne.n	80027a6 <ETH_SetMACConfig+0x5e>
 80027a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027a4:	e000      	b.n	80027a8 <ETH_SetMACConfig+0x60>
 80027a6:	2200      	movs	r2, #0
                        macconf->Speed |
 80027a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	7f1b      	ldrb	r3, [r3, #28]
 80027ae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80027b0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80027b6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	791b      	ldrb	r3, [r3, #4]
 80027bc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80027be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80027c0:	683a      	ldr	r2, [r7, #0]
 80027c2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80027c6:	2a00      	cmp	r2, #0
 80027c8:	d102      	bne.n	80027d0 <ETH_SetMACConfig+0x88>
 80027ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ce:	e000      	b.n	80027d2 <ETH_SetMACConfig+0x8a>
 80027d0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80027d2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	7bdb      	ldrb	r3, [r3, #15]
 80027d8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80027da:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80027e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80027e8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80027ea:	4313      	orrs	r3, r2
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002802:	2001      	movs	r0, #1
 8002804:	f7ff fd5a 	bl	80022bc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800281e:	4013      	ands	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002826:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800282e:	2a00      	cmp	r2, #0
 8002830:	d101      	bne.n	8002836 <ETH_SetMACConfig+0xee>
 8002832:	2280      	movs	r2, #128	; 0x80
 8002834:	e000      	b.n	8002838 <ETH_SetMACConfig+0xf0>
 8002836:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002838:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800283e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002846:	2a01      	cmp	r2, #1
 8002848:	d101      	bne.n	800284e <ETH_SetMACConfig+0x106>
 800284a:	2208      	movs	r2, #8
 800284c:	e000      	b.n	8002850 <ETH_SetMACConfig+0x108>
 800284e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002850:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002858:	2a01      	cmp	r2, #1
 800285a:	d101      	bne.n	8002860 <ETH_SetMACConfig+0x118>
 800285c:	2204      	movs	r2, #4
 800285e:	e000      	b.n	8002862 <ETH_SetMACConfig+0x11a>
 8002860:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002862:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800286a:	2a01      	cmp	r2, #1
 800286c:	d101      	bne.n	8002872 <ETH_SetMACConfig+0x12a>
 800286e:	2202      	movs	r2, #2
 8002870:	e000      	b.n	8002874 <ETH_SetMACConfig+0x12c>
 8002872:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002874:	4313      	orrs	r3, r2
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4313      	orrs	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800288c:	2001      	movs	r0, #1
 800288e:	f7ff fd15 	bl	80022bc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	619a      	str	r2, [r3, #24]
}
 800289a:	bf00      	nop
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	ff20810f 	.word	0xff20810f

080028a8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4b3d      	ldr	r3, [pc, #244]	; (80029b8 <ETH_SetDMAConfig+0x110>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	7b1b      	ldrb	r3, [r3, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d102      	bne.n	80028d4 <ETH_SetDMAConfig+0x2c>
 80028ce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80028d2:	e000      	b.n	80028d6 <ETH_SetDMAConfig+0x2e>
 80028d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	7b5b      	ldrb	r3, [r3, #13]
 80028da:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80028dc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	7f52      	ldrb	r2, [r2, #29]
 80028e2:	2a00      	cmp	r2, #0
 80028e4:	d102      	bne.n	80028ec <ETH_SetDMAConfig+0x44>
 80028e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028ea:	e000      	b.n	80028ee <ETH_SetDMAConfig+0x46>
 80028ec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80028ee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	7b9b      	ldrb	r3, [r3, #14]
 80028f4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80028f6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	7f1b      	ldrb	r3, [r3, #28]
 8002902:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002904:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	7f9b      	ldrb	r3, [r3, #30]
 800290a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800290c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002912:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800291a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800291c:	4313      	orrs	r3, r2
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800292c:	461a      	mov	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800293e:	2001      	movs	r0, #1
 8002940:	f7ff fcbc 	bl	80022bc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800294c:	461a      	mov	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	791b      	ldrb	r3, [r3, #4]
 8002956:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800295c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002962:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002968:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002970:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002972:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002978:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800297a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002980:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800298a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800298e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800299c:	2001      	movs	r0, #1
 800299e:	f7ff fc8d 	bl	80022bc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029aa:	461a      	mov	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6013      	str	r3, [r2, #0]
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	f8de3f23 	.word	0xf8de3f23

080029bc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b0a6      	sub	sp, #152	; 0x98
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80029c4:	2301      	movs	r3, #1
 80029c6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80029d0:	2300      	movs	r3, #0
 80029d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80029da:	2301      	movs	r3, #1
 80029dc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80029e6:	2301      	movs	r3, #1
 80029e8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80029f2:	2300      	movs	r3, #0
 80029f4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80029f8:	2300      	movs	r3, #0
 80029fa:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80029fc:	2300      	movs	r3, #0
 80029fe:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002a06:	2300      	movs	r3, #0
 8002a08:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002a1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a22:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002a24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a28:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002a30:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a34:	4619      	mov	r1, r3
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7ff fe86 	bl	8002748 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002a40:	2301      	movs	r3, #1
 8002a42:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002a44:	2301      	movs	r3, #1
 8002a46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002a62:	2301      	movs	r3, #1
 8002a64:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002a6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a70:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002a72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a76:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a7c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002a8c:	f107 0308 	add.w	r3, r7, #8
 8002a90:	4619      	mov	r1, r3
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff ff08 	bl	80028a8 <ETH_SetDMAConfig>
}
 8002a98:	bf00      	nop
 8002a9a:	3798      	adds	r7, #152	; 0x98
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3305      	adds	r3, #5
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	021b      	lsls	r3, r3, #8
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	3204      	adds	r2, #4
 8002ab8:	7812      	ldrb	r2, [r2, #0]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	4b11      	ldr	r3, [pc, #68]	; (8002b08 <ETH_MACAddressConfig+0x68>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3303      	adds	r3, #3
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	061a      	lsls	r2, r3, #24
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3302      	adds	r3, #2
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	041b      	lsls	r3, r3, #16
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	021b      	lsls	r3, r3, #8
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	7812      	ldrb	r2, [r2, #0]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <ETH_MACAddressConfig+0x6c>)
 8002af2:	4413      	add	r3, r2
 8002af4:	461a      	mov	r2, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	6013      	str	r3, [r2, #0]
}
 8002afa:	bf00      	nop
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40028040 	.word	0x40028040
 8002b0c:	40028044 	.word	0x40028044

08002b10 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	e03e      	b.n	8002b9c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68d9      	ldr	r1, [r3, #12]
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	440b      	add	r3, r1
 8002b2e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2200      	movs	r2, #0
 8002b46:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002b48:	68b9      	ldr	r1, [r7, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	3206      	adds	r2, #6
 8002b50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d80c      	bhi.n	8002b80 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68d9      	ldr	r1, [r3, #12]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1c5a      	adds	r2, r3, #1
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	440b      	add	r3, r1
 8002b78:	461a      	mov	r2, r3
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	e004      	b.n	8002b8a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	461a      	mov	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d9bd      	bls.n	8002b1e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bb4:	611a      	str	r2, [r3, #16]
}
 8002bb6:	bf00      	nop
 8002bb8:	3714      	adds	r7, #20
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b085      	sub	sp, #20
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	e046      	b.n	8002c5e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6919      	ldr	r1, [r3, #16]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	440b      	add	r3, r1
 8002be0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	2200      	movs	r2, #0
 8002bec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2200      	movs	r2, #0
 8002c04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002c0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002c14:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	3212      	adds	r2, #18
 8002c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d80c      	bhi.n	8002c4e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6919      	ldr	r1, [r3, #16]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	440b      	add	r3, r1
 8002c46:	461a      	mov	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
 8002c4c:	e004      	b.n	8002c58 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	461a      	mov	r2, r3
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d9b5      	bls.n	8002bd0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691a      	ldr	r2, [r3, #16]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c8e:	60da      	str	r2, [r3, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b089      	sub	sp, #36	; 0x24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	e177      	b.n	8002fa8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cb8:	2201      	movs	r2, #1
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	f040 8166 	bne.w	8002fa2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d005      	beq.n	8002cee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d130      	bne.n	8002d50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	68da      	ldr	r2, [r3, #12]
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d24:	2201      	movs	r2, #1
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	4013      	ands	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	f003 0201 	and.w	r2, r3, #1
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 0303 	and.w	r3, r3, #3
 8002d58:	2b03      	cmp	r3, #3
 8002d5a:	d017      	beq.n	8002d8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	2203      	movs	r2, #3
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d123      	bne.n	8002de0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	08da      	lsrs	r2, r3, #3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	3208      	adds	r2, #8
 8002da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	220f      	movs	r2, #15
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4013      	ands	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	08da      	lsrs	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3208      	adds	r2, #8
 8002dda:	69b9      	ldr	r1, [r7, #24]
 8002ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	2203      	movs	r2, #3
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	43db      	mvns	r3, r3
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	4013      	ands	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 0203 	and.w	r2, r3, #3
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 80c0 	beq.w	8002fa2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	4b66      	ldr	r3, [pc, #408]	; (8002fc0 <HAL_GPIO_Init+0x324>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	4a65      	ldr	r2, [pc, #404]	; (8002fc0 <HAL_GPIO_Init+0x324>)
 8002e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e30:	6453      	str	r3, [r2, #68]	; 0x44
 8002e32:	4b63      	ldr	r3, [pc, #396]	; (8002fc0 <HAL_GPIO_Init+0x324>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e3e:	4a61      	ldr	r2, [pc, #388]	; (8002fc4 <HAL_GPIO_Init+0x328>)
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	089b      	lsrs	r3, r3, #2
 8002e44:	3302      	adds	r3, #2
 8002e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	220f      	movs	r2, #15
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a58      	ldr	r2, [pc, #352]	; (8002fc8 <HAL_GPIO_Init+0x32c>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d037      	beq.n	8002eda <HAL_GPIO_Init+0x23e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a57      	ldr	r2, [pc, #348]	; (8002fcc <HAL_GPIO_Init+0x330>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d031      	beq.n	8002ed6 <HAL_GPIO_Init+0x23a>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a56      	ldr	r2, [pc, #344]	; (8002fd0 <HAL_GPIO_Init+0x334>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d02b      	beq.n	8002ed2 <HAL_GPIO_Init+0x236>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a55      	ldr	r2, [pc, #340]	; (8002fd4 <HAL_GPIO_Init+0x338>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d025      	beq.n	8002ece <HAL_GPIO_Init+0x232>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a54      	ldr	r2, [pc, #336]	; (8002fd8 <HAL_GPIO_Init+0x33c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d01f      	beq.n	8002eca <HAL_GPIO_Init+0x22e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a53      	ldr	r2, [pc, #332]	; (8002fdc <HAL_GPIO_Init+0x340>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d019      	beq.n	8002ec6 <HAL_GPIO_Init+0x22a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a52      	ldr	r2, [pc, #328]	; (8002fe0 <HAL_GPIO_Init+0x344>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d013      	beq.n	8002ec2 <HAL_GPIO_Init+0x226>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a51      	ldr	r2, [pc, #324]	; (8002fe4 <HAL_GPIO_Init+0x348>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00d      	beq.n	8002ebe <HAL_GPIO_Init+0x222>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a50      	ldr	r2, [pc, #320]	; (8002fe8 <HAL_GPIO_Init+0x34c>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d007      	beq.n	8002eba <HAL_GPIO_Init+0x21e>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a4f      	ldr	r2, [pc, #316]	; (8002fec <HAL_GPIO_Init+0x350>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d101      	bne.n	8002eb6 <HAL_GPIO_Init+0x21a>
 8002eb2:	2309      	movs	r3, #9
 8002eb4:	e012      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002eb6:	230a      	movs	r3, #10
 8002eb8:	e010      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002eba:	2308      	movs	r3, #8
 8002ebc:	e00e      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ebe:	2307      	movs	r3, #7
 8002ec0:	e00c      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ec2:	2306      	movs	r3, #6
 8002ec4:	e00a      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ec6:	2305      	movs	r3, #5
 8002ec8:	e008      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002eca:	2304      	movs	r3, #4
 8002ecc:	e006      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e004      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e002      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <HAL_GPIO_Init+0x240>
 8002eda:	2300      	movs	r3, #0
 8002edc:	69fa      	ldr	r2, [r7, #28]
 8002ede:	f002 0203 	and.w	r2, r2, #3
 8002ee2:	0092      	lsls	r2, r2, #2
 8002ee4:	4093      	lsls	r3, r2
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002eec:	4935      	ldr	r1, [pc, #212]	; (8002fc4 <HAL_GPIO_Init+0x328>)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	089b      	lsrs	r3, r3, #2
 8002ef2:	3302      	adds	r3, #2
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002efa:	4b3d      	ldr	r3, [pc, #244]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4013      	ands	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f1e:	4a34      	ldr	r2, [pc, #208]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f24:	4b32      	ldr	r3, [pc, #200]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f48:	4a29      	ldr	r2, [pc, #164]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f4e:	4b28      	ldr	r3, [pc, #160]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	43db      	mvns	r3, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f72:	4a1f      	ldr	r2, [pc, #124]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f78:	4b1d      	ldr	r3, [pc, #116]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f9c:	4a14      	ldr	r2, [pc, #80]	; (8002ff0 <HAL_GPIO_Init+0x354>)
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	61fb      	str	r3, [r7, #28]
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	2b0f      	cmp	r3, #15
 8002fac:	f67f ae84 	bls.w	8002cb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	bf00      	nop
 8002fb4:	3724      	adds	r7, #36	; 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40013800 	.word	0x40013800
 8002fc8:	40020000 	.word	0x40020000
 8002fcc:	40020400 	.word	0x40020400
 8002fd0:	40020800 	.word	0x40020800
 8002fd4:	40020c00 	.word	0x40020c00
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	40021400 	.word	0x40021400
 8002fe0:	40021800 	.word	0x40021800
 8002fe4:	40021c00 	.word	0x40021c00
 8002fe8:	40022000 	.word	0x40022000
 8002fec:	40022400 	.word	0x40022400
 8002ff0:	40013c00 	.word	0x40013c00

08002ff4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	887b      	ldrh	r3, [r7, #2]
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800300c:	2301      	movs	r3, #1
 800300e:	73fb      	strb	r3, [r7, #15]
 8003010:	e001      	b.n	8003016 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003012:	2300      	movs	r3, #0
 8003014:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003016:	7bfb      	ldrb	r3, [r7, #15]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	807b      	strh	r3, [r7, #2]
 8003030:	4613      	mov	r3, r2
 8003032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003034:	787b      	ldrb	r3, [r7, #1]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800303a:	887a      	ldrh	r2, [r7, #2]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003040:	e003      	b.n	800304a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003042:	887b      	ldrh	r3, [r7, #2]
 8003044:	041a      	lsls	r2, r3, #16
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	619a      	str	r2, [r3, #24]
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003056:	b480      	push	{r7}
 8003058:	b085      	sub	sp, #20
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
 800305e:	460b      	mov	r3, r1
 8003060:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003068:	887a      	ldrh	r2, [r7, #2]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4013      	ands	r3, r2
 800306e:	041a      	lsls	r2, r3, #16
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	43d9      	mvns	r1, r3
 8003074:	887b      	ldrh	r3, [r7, #2]
 8003076:	400b      	ands	r3, r1
 8003078:	431a      	orrs	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	619a      	str	r2, [r3, #24]
}
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
	...

0800308c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e12b      	b.n	80032f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7fe fbe4 	bl	8001880 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2224      	movs	r2, #36	; 0x24
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0201 	bic.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030f0:	f001 fa20 	bl	8004534 <HAL_RCC_GetPCLK1Freq>
 80030f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	4a81      	ldr	r2, [pc, #516]	; (8003300 <HAL_I2C_Init+0x274>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d807      	bhi.n	8003110 <HAL_I2C_Init+0x84>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4a80      	ldr	r2, [pc, #512]	; (8003304 <HAL_I2C_Init+0x278>)
 8003104:	4293      	cmp	r3, r2
 8003106:	bf94      	ite	ls
 8003108:	2301      	movls	r3, #1
 800310a:	2300      	movhi	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e006      	b.n	800311e <HAL_I2C_Init+0x92>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4a7d      	ldr	r2, [pc, #500]	; (8003308 <HAL_I2C_Init+0x27c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	bf94      	ite	ls
 8003118:	2301      	movls	r3, #1
 800311a:	2300      	movhi	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e0e7      	b.n	80032f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	4a78      	ldr	r2, [pc, #480]	; (800330c <HAL_I2C_Init+0x280>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	0c9b      	lsrs	r3, r3, #18
 8003130:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68ba      	ldr	r2, [r7, #8]
 8003142:	430a      	orrs	r2, r1
 8003144:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	4a6a      	ldr	r2, [pc, #424]	; (8003300 <HAL_I2C_Init+0x274>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d802      	bhi.n	8003160 <HAL_I2C_Init+0xd4>
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	3301      	adds	r3, #1
 800315e:	e009      	b.n	8003174 <HAL_I2C_Init+0xe8>
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	4a69      	ldr	r2, [pc, #420]	; (8003310 <HAL_I2C_Init+0x284>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	099b      	lsrs	r3, r3, #6
 8003172:	3301      	adds	r3, #1
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6812      	ldr	r2, [r2, #0]
 8003178:	430b      	orrs	r3, r1
 800317a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003186:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	495c      	ldr	r1, [pc, #368]	; (8003300 <HAL_I2C_Init+0x274>)
 8003190:	428b      	cmp	r3, r1
 8003192:	d819      	bhi.n	80031c8 <HAL_I2C_Init+0x13c>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1e59      	subs	r1, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	fbb1 f3f3 	udiv	r3, r1, r3
 80031a2:	1c59      	adds	r1, r3, #1
 80031a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031a8:	400b      	ands	r3, r1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00a      	beq.n	80031c4 <HAL_I2C_Init+0x138>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	1e59      	subs	r1, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031bc:	3301      	adds	r3, #1
 80031be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c2:	e051      	b.n	8003268 <HAL_I2C_Init+0x1dc>
 80031c4:	2304      	movs	r3, #4
 80031c6:	e04f      	b.n	8003268 <HAL_I2C_Init+0x1dc>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d111      	bne.n	80031f4 <HAL_I2C_Init+0x168>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1e58      	subs	r0, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6859      	ldr	r1, [r3, #4]
 80031d8:	460b      	mov	r3, r1
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	440b      	add	r3, r1
 80031de:	fbb0 f3f3 	udiv	r3, r0, r3
 80031e2:	3301      	adds	r3, #1
 80031e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	bf0c      	ite	eq
 80031ec:	2301      	moveq	r3, #1
 80031ee:	2300      	movne	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	e012      	b.n	800321a <HAL_I2C_Init+0x18e>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	1e58      	subs	r0, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6859      	ldr	r1, [r3, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	0099      	lsls	r1, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	fbb0 f3f3 	udiv	r3, r0, r3
 800320a:	3301      	adds	r3, #1
 800320c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003210:	2b00      	cmp	r3, #0
 8003212:	bf0c      	ite	eq
 8003214:	2301      	moveq	r3, #1
 8003216:	2300      	movne	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_Init+0x196>
 800321e:	2301      	movs	r3, #1
 8003220:	e022      	b.n	8003268 <HAL_I2C_Init+0x1dc>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10e      	bne.n	8003248 <HAL_I2C_Init+0x1bc>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	1e58      	subs	r0, r3, #1
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6859      	ldr	r1, [r3, #4]
 8003232:	460b      	mov	r3, r1
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	440b      	add	r3, r1
 8003238:	fbb0 f3f3 	udiv	r3, r0, r3
 800323c:	3301      	adds	r3, #1
 800323e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003242:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003246:	e00f      	b.n	8003268 <HAL_I2C_Init+0x1dc>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	1e58      	subs	r0, r3, #1
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6859      	ldr	r1, [r3, #4]
 8003250:	460b      	mov	r3, r1
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	0099      	lsls	r1, r3, #2
 8003258:	440b      	add	r3, r1
 800325a:	fbb0 f3f3 	udiv	r3, r0, r3
 800325e:	3301      	adds	r3, #1
 8003260:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003264:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	6809      	ldr	r1, [r1, #0]
 800326c:	4313      	orrs	r3, r2
 800326e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69da      	ldr	r2, [r3, #28]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003296:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	6911      	ldr	r1, [r2, #16]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	68d2      	ldr	r2, [r2, #12]
 80032a2:	4311      	orrs	r1, r2
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	430b      	orrs	r3, r1
 80032aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695a      	ldr	r2, [r3, #20]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0201 	orr.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	000186a0 	.word	0x000186a0
 8003304:	001e847f 	.word	0x001e847f
 8003308:	003d08ff 	.word	0x003d08ff
 800330c:	431bde83 	.word	0x431bde83
 8003310:	10624dd3 	.word	0x10624dd3

08003314 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b088      	sub	sp, #32
 8003318:	af02      	add	r7, sp, #8
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	607a      	str	r2, [r7, #4]
 800331e:	461a      	mov	r2, r3
 8003320:	460b      	mov	r3, r1
 8003322:	817b      	strh	r3, [r7, #10]
 8003324:	4613      	mov	r3, r2
 8003326:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003328:	f7fe ffbc 	bl	80022a4 <HAL_GetTick>
 800332c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b20      	cmp	r3, #32
 8003338:	f040 80e0 	bne.w	80034fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2319      	movs	r3, #25
 8003342:	2201      	movs	r2, #1
 8003344:	4970      	ldr	r1, [pc, #448]	; (8003508 <HAL_I2C_Master_Transmit+0x1f4>)
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f964 	bl	8003614 <I2C_WaitOnFlagUntilTimeout>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003352:	2302      	movs	r3, #2
 8003354:	e0d3      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_I2C_Master_Transmit+0x50>
 8003360:	2302      	movs	r3, #2
 8003362:	e0cc      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b01      	cmp	r3, #1
 8003378:	d007      	beq.n	800338a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003398:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2221      	movs	r2, #33	; 0x21
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2210      	movs	r2, #16
 80033a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	893a      	ldrh	r2, [r7, #8]
 80033ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4a50      	ldr	r2, [pc, #320]	; (800350c <HAL_I2C_Master_Transmit+0x1f8>)
 80033ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033cc:	8979      	ldrh	r1, [r7, #10]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	6a3a      	ldr	r2, [r7, #32]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 f89c 	bl	8003510 <I2C_MasterRequestWrite>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e08d      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033e2:	2300      	movs	r3, #0
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	613b      	str	r3, [r7, #16]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	613b      	str	r3, [r7, #16]
 80033f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033f8:	e066      	b.n	80034c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	6a39      	ldr	r1, [r7, #32]
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f9de 	bl	80037c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00d      	beq.n	8003426 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	2b04      	cmp	r3, #4
 8003410:	d107      	bne.n	8003422 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003420:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e06b      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342a:	781a      	ldrb	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b01      	subs	r3, #1
 8003444:	b29a      	uxth	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b04      	cmp	r3, #4
 8003462:	d11b      	bne.n	800349c <HAL_I2C_Master_Transmit+0x188>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003468:	2b00      	cmp	r3, #0
 800346a:	d017      	beq.n	800349c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	781a      	ldrb	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347c:	1c5a      	adds	r2, r3, #1
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003486:	b29b      	uxth	r3, r3
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	6a39      	ldr	r1, [r7, #32]
 80034a0:	68f8      	ldr	r0, [r7, #12]
 80034a2:	f000 f9ce 	bl	8003842 <I2C_WaitOnBTFFlagUntilTimeout>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00d      	beq.n	80034c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d107      	bne.n	80034c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e01a      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d194      	bne.n	80033fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034f8:	2300      	movs	r3, #0
 80034fa:	e000      	b.n	80034fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034fc:	2302      	movs	r3, #2
  }
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	00100002 	.word	0x00100002
 800350c:	ffff0000 	.word	0xffff0000

08003510 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	460b      	mov	r3, r1
 800351e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003524:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b08      	cmp	r3, #8
 800352a:	d006      	beq.n	800353a <I2C_MasterRequestWrite+0x2a>
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d003      	beq.n	800353a <I2C_MasterRequestWrite+0x2a>
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003538:	d108      	bne.n	800354c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003548:	601a      	str	r2, [r3, #0]
 800354a:	e00b      	b.n	8003564 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003550:	2b12      	cmp	r3, #18
 8003552:	d107      	bne.n	8003564 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003562:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f84f 	bl	8003614 <I2C_WaitOnFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00d      	beq.n	8003598 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003586:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800358a:	d103      	bne.n	8003594 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003592:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e035      	b.n	8003604 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035a0:	d108      	bne.n	80035b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035a2:	897b      	ldrh	r3, [r7, #10]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	461a      	mov	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035b0:	611a      	str	r2, [r3, #16]
 80035b2:	e01b      	b.n	80035ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035b4:	897b      	ldrh	r3, [r7, #10]
 80035b6:	11db      	asrs	r3, r3, #7
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	f003 0306 	and.w	r3, r3, #6
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	f063 030f 	orn	r3, r3, #15
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	490e      	ldr	r1, [pc, #56]	; (800360c <I2C_MasterRequestWrite+0xfc>)
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f875 	bl	80036c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e010      	b.n	8003604 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035e2:	897b      	ldrh	r3, [r7, #10]
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	4907      	ldr	r1, [pc, #28]	; (8003610 <I2C_MasterRequestWrite+0x100>)
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 f865 	bl	80036c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	00010008 	.word	0x00010008
 8003610:	00010002 	.word	0x00010002

08003614 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	4613      	mov	r3, r2
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003624:	e025      	b.n	8003672 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362c:	d021      	beq.n	8003672 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362e:	f7fe fe39 	bl	80022a4 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d302      	bcc.n	8003644 <I2C_WaitOnFlagUntilTimeout+0x30>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d116      	bne.n	8003672 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2220      	movs	r2, #32
 800364e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	f043 0220 	orr.w	r2, r3, #32
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e023      	b.n	80036ba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	0c1b      	lsrs	r3, r3, #16
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d10d      	bne.n	8003698 <I2C_WaitOnFlagUntilTimeout+0x84>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	4013      	ands	r3, r2
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	bf0c      	ite	eq
 800368e:	2301      	moveq	r3, #1
 8003690:	2300      	movne	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	461a      	mov	r2, r3
 8003696:	e00c      	b.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	43da      	mvns	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4013      	ands	r3, r2
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf0c      	ite	eq
 80036aa:	2301      	moveq	r3, #1
 80036ac:	2300      	movne	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	79fb      	ldrb	r3, [r7, #7]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d0b6      	beq.n	8003626 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b084      	sub	sp, #16
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036d0:	e051      	b.n	8003776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036e0:	d123      	bne.n	800372a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036f0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036fa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	f043 0204 	orr.w	r2, r3, #4
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e046      	b.n	80037b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d021      	beq.n	8003776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003732:	f7fe fdb7 	bl	80022a4 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	429a      	cmp	r2, r3
 8003740:	d302      	bcc.n	8003748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d116      	bne.n	8003776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	f043 0220 	orr.w	r2, r3, #32
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e020      	b.n	80037b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	0c1b      	lsrs	r3, r3, #16
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	d10c      	bne.n	800379a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	43da      	mvns	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4013      	ands	r3, r2
 800378c:	b29b      	uxth	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	bf14      	ite	ne
 8003792:	2301      	movne	r3, #1
 8003794:	2300      	moveq	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	e00b      	b.n	80037b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	43da      	mvns	r2, r3
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	4013      	ands	r3, r2
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	bf14      	ite	ne
 80037ac:	2301      	movne	r3, #1
 80037ae:	2300      	moveq	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d18d      	bne.n	80036d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037cc:	e02d      	b.n	800382a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f878 	bl	80038c4 <I2C_IsAcknowledgeFailed>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e02d      	b.n	800383a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e4:	d021      	beq.n	800382a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	f7fe fd5d 	bl	80022a4 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d302      	bcc.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d116      	bne.n	800382a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f043 0220 	orr.w	r2, r3, #32
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e007      	b.n	800383a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003834:	2b80      	cmp	r3, #128	; 0x80
 8003836:	d1ca      	bne.n	80037ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800384e:	e02d      	b.n	80038ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f837 	bl	80038c4 <I2C_IsAcknowledgeFailed>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e02d      	b.n	80038bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003866:	d021      	beq.n	80038ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003868:	f7fe fd1c 	bl	80022a4 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	429a      	cmp	r2, r3
 8003876:	d302      	bcc.n	800387e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d116      	bne.n	80038ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003898:	f043 0220 	orr.w	r2, r3, #32
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e007      	b.n	80038bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	f003 0304 	and.w	r3, r3, #4
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d1ca      	bne.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038da:	d11b      	bne.n	8003914 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	f043 0204 	orr.w	r2, r3, #4
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr

08003922 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b20      	cmp	r3, #32
 8003936:	d129      	bne.n	800398c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2224      	movs	r2, #36	; 0x24
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0201 	bic.w	r2, r2, #1
 800394e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0210 	bic.w	r2, r2, #16
 800395e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800399a:	b480      	push	{r7}
 800399c:	b085      	sub	sp, #20
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80039a4:	2300      	movs	r3, #0
 80039a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	d12a      	bne.n	8003a0a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2224      	movs	r2, #36	; 0x24
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80039d4:	89fb      	ldrh	r3, [r7, #14]
 80039d6:	f023 030f 	bic.w	r3, r3, #15
 80039da:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	b29a      	uxth	r2, r3
 80039e0:	89fb      	ldrh	r3, [r7, #14]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	89fa      	ldrh	r2, [r7, #14]
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 0201 	orr.w	r2, r2, #1
 80039fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	e000      	b.n	8003a0c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003a0a:	2302      	movs	r3, #2
  }
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3714      	adds	r7, #20
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a1a:	b08f      	sub	sp, #60	; 0x3c
 8003a1c:	af0a      	add	r7, sp, #40	; 0x28
 8003a1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e10f      	b.n	8003c4a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d106      	bne.n	8003a4a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7fe f921 	bl	8001c8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d102      	bne.n	8003a64 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f003 fb9e 	bl	80071aa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	603b      	str	r3, [r7, #0]
 8003a74:	687e      	ldr	r6, [r7, #4]
 8003a76:	466d      	mov	r5, sp
 8003a78:	f106 0410 	add.w	r4, r6, #16
 8003a7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a84:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a88:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a8c:	1d33      	adds	r3, r6, #4
 8003a8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a90:	6838      	ldr	r0, [r7, #0]
 8003a92:	f003 fb29 	bl	80070e8 <USB_CoreInit>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d005      	beq.n	8003aa8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0d0      	b.n	8003c4a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2100      	movs	r1, #0
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f003 fb8c 	bl	80071cc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	73fb      	strb	r3, [r7, #15]
 8003ab8:	e04a      	b.n	8003b50 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003aba:	7bfa      	ldrb	r2, [r7, #15]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	333d      	adds	r3, #61	; 0x3d
 8003aca:	2201      	movs	r2, #1
 8003acc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ace:	7bfa      	ldrb	r2, [r7, #15]
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	440b      	add	r3, r1
 8003adc:	333c      	adds	r3, #60	; 0x3c
 8003ade:	7bfa      	ldrb	r2, [r7, #15]
 8003ae0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003ae2:	7bfa      	ldrb	r2, [r7, #15]
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	b298      	uxth	r0, r3
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4413      	add	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	3344      	adds	r3, #68	; 0x44
 8003af6:	4602      	mov	r2, r0
 8003af8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003afa:	7bfa      	ldrb	r2, [r7, #15]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	4413      	add	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	440b      	add	r3, r1
 8003b08:	3340      	adds	r3, #64	; 0x40
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	3348      	adds	r3, #72	; 0x48
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4413      	add	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	334c      	adds	r3, #76	; 0x4c
 8003b32:	2200      	movs	r2, #0
 8003b34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b36:	7bfa      	ldrb	r2, [r7, #15]
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	4413      	add	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	3354      	adds	r3, #84	; 0x54
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	73fb      	strb	r3, [r7, #15]
 8003b50:	7bfa      	ldrb	r2, [r7, #15]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d3af      	bcc.n	8003aba <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
 8003b5e:	e044      	b.n	8003bea <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b60:	7bfa      	ldrb	r2, [r7, #15]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b76:	7bfa      	ldrb	r2, [r7, #15]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003b88:	7bfa      	ldrb	r2, [r7, #15]
 8003b8a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b8c:	7bfa      	ldrb	r2, [r7, #15]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4413      	add	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ba2:	7bfa      	ldrb	r2, [r7, #15]
 8003ba4:	6879      	ldr	r1, [r7, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	440b      	add	r3, r1
 8003bb0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bb8:	7bfa      	ldrb	r2, [r7, #15]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bce:	7bfa      	ldrb	r2, [r7, #15]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	3301      	adds	r3, #1
 8003be8:	73fb      	strb	r3, [r7, #15]
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d3b5      	bcc.n	8003b60 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	687e      	ldr	r6, [r7, #4]
 8003bfc:	466d      	mov	r5, sp
 8003bfe:	f106 0410 	add.w	r4, r6, #16
 8003c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c12:	1d33      	adds	r3, r6, #4
 8003c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c16:	6838      	ldr	r0, [r7, #0]
 8003c18:	f003 fb24 	bl	8007264 <USB_DevInit>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e00d      	b.n	8003c4a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f003 fcef 	bl	8007626 <USB_DevDisconnect>

  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e267      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d075      	beq.n	8003d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c72:	4b88      	ldr	r3, [pc, #544]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d00c      	beq.n	8003c98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b85      	ldr	r3, [pc, #532]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d112      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c8a:	4b82      	ldr	r3, [pc, #520]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c96:	d10b      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	4b7e      	ldr	r3, [pc, #504]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d05b      	beq.n	8003d5c <HAL_RCC_OscConfig+0x108>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d157      	bne.n	8003d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e242      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb8:	d106      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x74>
 8003cba:	4b76      	ldr	r3, [pc, #472]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a75      	ldr	r2, [pc, #468]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCC_OscConfig+0xb0>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0x98>
 8003cd2:	4b70      	ldr	r3, [pc, #448]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6f      	ldr	r2, [pc, #444]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	4b6d      	ldr	r3, [pc, #436]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a6c      	ldr	r2, [pc, #432]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e00b      	b.n	8003d04 <HAL_RCC_OscConfig+0xb0>
 8003cec:	4b69      	ldr	r3, [pc, #420]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a68      	ldr	r2, [pc, #416]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b66      	ldr	r3, [pc, #408]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a65      	ldr	r2, [pc, #404]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7fe faca 	bl	80022a4 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fe fac6 	bl	80022a4 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	; 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e207      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	4b5b      	ldr	r3, [pc, #364]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0xc0>
 8003d32:	e014      	b.n	8003d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fe fab6 	bl	80022a4 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d3c:	f7fe fab2 	bl	80022a4 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	; 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e1f3      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4e:	4b51      	ldr	r3, [pc, #324]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0xe8>
 8003d5a:	e000      	b.n	8003d5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d063      	beq.n	8003e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d6a:	4b4a      	ldr	r3, [pc, #296]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d76:	4b47      	ldr	r3, [pc, #284]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d11c      	bne.n	8003dbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d82:	4b44      	ldr	r3, [pc, #272]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d116      	bne.n	8003dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d8e:	4b41      	ldr	r3, [pc, #260]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_RCC_OscConfig+0x152>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d001      	beq.n	8003da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1c7      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da6:	4b3b      	ldr	r3, [pc, #236]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4937      	ldr	r1, [pc, #220]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dba:	e03a      	b.n	8003e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d020      	beq.n	8003e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dc4:	4b34      	ldr	r3, [pc, #208]	; (8003e98 <HAL_RCC_OscConfig+0x244>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dca:	f7fe fa6b 	bl	80022a4 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dd2:	f7fe fa67 	bl	80022a4 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e1a8      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de4:	4b2b      	ldr	r3, [pc, #172]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b28      	ldr	r3, [pc, #160]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4925      	ldr	r1, [pc, #148]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	600b      	str	r3, [r1, #0]
 8003e04:	e015      	b.n	8003e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e06:	4b24      	ldr	r3, [pc, #144]	; (8003e98 <HAL_RCC_OscConfig+0x244>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0c:	f7fe fa4a 	bl	80022a4 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e14:	f7fe fa46 	bl	80022a4 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e187      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e26:	4b1b      	ldr	r3, [pc, #108]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d036      	beq.n	8003eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d016      	beq.n	8003e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e46:	4b15      	ldr	r3, [pc, #84]	; (8003e9c <HAL_RCC_OscConfig+0x248>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fe fa2a 	bl	80022a4 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e54:	f7fe fa26 	bl	80022a4 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e167      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e66:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0x200>
 8003e72:	e01b      	b.n	8003eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e74:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <HAL_RCC_OscConfig+0x248>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe fa13 	bl	80022a4 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e80:	e00e      	b.n	8003ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e82:	f7fe fa0f 	bl	80022a4 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d907      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e150      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
 8003e94:	40023800 	.word	0x40023800
 8003e98:	42470000 	.word	0x42470000
 8003e9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ea0:	4b88      	ldr	r3, [pc, #544]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1ea      	bne.n	8003e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 8097 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ebe:	4b81      	ldr	r3, [pc, #516]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10f      	bne.n	8003eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	4b7d      	ldr	r3, [pc, #500]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed2:	4a7c      	ldr	r2, [pc, #496]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8003eda:	4b7a      	ldr	r3, [pc, #488]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ee2:	60bb      	str	r3, [r7, #8]
 8003ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eea:	4b77      	ldr	r3, [pc, #476]	; (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d118      	bne.n	8003f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ef6:	4b74      	ldr	r3, [pc, #464]	; (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a73      	ldr	r2, [pc, #460]	; (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f02:	f7fe f9cf 	bl	80022a4 <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f08:	e008      	b.n	8003f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0a:	f7fe f9cb 	bl	80022a4 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e10c      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1c:	4b6a      	ldr	r3, [pc, #424]	; (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0f0      	beq.n	8003f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d106      	bne.n	8003f3e <HAL_RCC_OscConfig+0x2ea>
 8003f30:	4b64      	ldr	r3, [pc, #400]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f34:	4a63      	ldr	r2, [pc, #396]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f3c:	e01c      	b.n	8003f78 <HAL_RCC_OscConfig+0x324>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x30c>
 8003f46:	4b5f      	ldr	r3, [pc, #380]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4a:	4a5e      	ldr	r2, [pc, #376]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	f043 0304 	orr.w	r3, r3, #4
 8003f50:	6713      	str	r3, [r2, #112]	; 0x70
 8003f52:	4b5c      	ldr	r3, [pc, #368]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f56:	4a5b      	ldr	r2, [pc, #364]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f58:	f043 0301 	orr.w	r3, r3, #1
 8003f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f5e:	e00b      	b.n	8003f78 <HAL_RCC_OscConfig+0x324>
 8003f60:	4b58      	ldr	r3, [pc, #352]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f64:	4a57      	ldr	r2, [pc, #348]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f66:	f023 0301 	bic.w	r3, r3, #1
 8003f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f6c:	4b55      	ldr	r3, [pc, #340]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	4a54      	ldr	r2, [pc, #336]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f72:	f023 0304 	bic.w	r3, r3, #4
 8003f76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d015      	beq.n	8003fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f80:	f7fe f990 	bl	80022a4 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f86:	e00a      	b.n	8003f9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f88:	f7fe f98c 	bl	80022a4 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e0cb      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9e:	4b49      	ldr	r3, [pc, #292]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0ee      	beq.n	8003f88 <HAL_RCC_OscConfig+0x334>
 8003faa:	e014      	b.n	8003fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fac:	f7fe f97a 	bl	80022a4 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fb4:	f7fe f976 	bl	80022a4 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e0b5      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fca:	4b3e      	ldr	r3, [pc, #248]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1ee      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fd6:	7dfb      	ldrb	r3, [r7, #23]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d105      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fdc:	4b39      	ldr	r3, [pc, #228]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe0:	4a38      	ldr	r2, [pc, #224]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fe6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80a1 	beq.w	8004134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ff2:	4b34      	ldr	r3, [pc, #208]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 030c 	and.w	r3, r3, #12
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d05c      	beq.n	80040b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d141      	bne.n	800408a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004006:	4b31      	ldr	r3, [pc, #196]	; (80040cc <HAL_RCC_OscConfig+0x478>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7fe f94a 	bl	80022a4 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004014:	f7fe f946 	bl	80022a4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e087      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004026:	4b27      	ldr	r3, [pc, #156]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f0      	bne.n	8004014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	019b      	lsls	r3, r3, #6
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004048:	085b      	lsrs	r3, r3, #1
 800404a:	3b01      	subs	r3, #1
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004054:	061b      	lsls	r3, r3, #24
 8004056:	491b      	ldr	r1, [pc, #108]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 8004058:	4313      	orrs	r3, r2
 800405a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800405c:	4b1b      	ldr	r3, [pc, #108]	; (80040cc <HAL_RCC_OscConfig+0x478>)
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004062:	f7fe f91f 	bl	80022a4 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004068:	e008      	b.n	800407c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800406a:	f7fe f91b 	bl	80022a4 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e05c      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407c:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0f0      	beq.n	800406a <HAL_RCC_OscConfig+0x416>
 8004088:	e054      	b.n	8004134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b10      	ldr	r3, [pc, #64]	; (80040cc <HAL_RCC_OscConfig+0x478>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7fe f908 	bl	80022a4 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004098:	f7fe f904 	bl	80022a4 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e045      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <HAL_RCC_OscConfig+0x470>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x444>
 80040b6:	e03d      	b.n	8004134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e038      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
 80040c4:	40023800 	.word	0x40023800
 80040c8:	40007000 	.word	0x40007000
 80040cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040d0:	4b1b      	ldr	r3, [pc, #108]	; (8004140 <HAL_RCC_OscConfig+0x4ec>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d028      	beq.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d121      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d11a      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004100:	4013      	ands	r3, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004108:	4293      	cmp	r3, r2
 800410a:	d111      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004116:	085b      	lsrs	r3, r3, #1
 8004118:	3b01      	subs	r3, #1
 800411a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d107      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d001      	beq.n	8004134 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40023800 	.word	0x40023800

08004144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0cc      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004158:	4b68      	ldr	r3, [pc, #416]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 030f 	and.w	r3, r3, #15
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d90c      	bls.n	8004180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004166:	4b65      	ldr	r3, [pc, #404]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	b2d2      	uxtb	r2, r2
 800416c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416e:	4b63      	ldr	r3, [pc, #396]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d001      	beq.n	8004180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e0b8      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d020      	beq.n	80041ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004198:	4b59      	ldr	r3, [pc, #356]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4a58      	ldr	r2, [pc, #352]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800419e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d005      	beq.n	80041bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041b0:	4b53      	ldr	r3, [pc, #332]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	4a52      	ldr	r2, [pc, #328]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041bc:	4b50      	ldr	r3, [pc, #320]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	494d      	ldr	r1, [pc, #308]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d044      	beq.n	8004264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d107      	bne.n	80041f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e2:	4b47      	ldr	r3, [pc, #284]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d119      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e07f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d003      	beq.n	8004202 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041fe:	2b03      	cmp	r3, #3
 8004200:	d107      	bne.n	8004212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004202:	4b3f      	ldr	r3, [pc, #252]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d109      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e06f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004212:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e067      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004222:	4b37      	ldr	r3, [pc, #220]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f023 0203 	bic.w	r2, r3, #3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	4934      	ldr	r1, [pc, #208]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004230:	4313      	orrs	r3, r2
 8004232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004234:	f7fe f836 	bl	80022a4 <HAL_GetTick>
 8004238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800423a:	e00a      	b.n	8004252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800423c:	f7fe f832 	bl	80022a4 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	f241 3288 	movw	r2, #5000	; 0x1388
 800424a:	4293      	cmp	r3, r2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e04f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004252:	4b2b      	ldr	r3, [pc, #172]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f003 020c 	and.w	r2, r3, #12
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	429a      	cmp	r2, r3
 8004262:	d1eb      	bne.n	800423c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004264:	4b25      	ldr	r3, [pc, #148]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 030f 	and.w	r3, r3, #15
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	429a      	cmp	r2, r3
 8004270:	d20c      	bcs.n	800428c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004272:	4b22      	ldr	r3, [pc, #136]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800427a:	4b20      	ldr	r3, [pc, #128]	; (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e032      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	d008      	beq.n	80042aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004298:	4b19      	ldr	r3, [pc, #100]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4916      	ldr	r1, [pc, #88]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d009      	beq.n	80042ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042b6:	4b12      	ldr	r3, [pc, #72]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	490e      	ldr	r1, [pc, #56]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042ca:	f000 f821 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80042ce:	4602      	mov	r2, r0
 80042d0:	4b0b      	ldr	r3, [pc, #44]	; (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	091b      	lsrs	r3, r3, #4
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	490a      	ldr	r1, [pc, #40]	; (8004304 <HAL_RCC_ClockConfig+0x1c0>)
 80042dc:	5ccb      	ldrb	r3, [r1, r3]
 80042de:	fa22 f303 	lsr.w	r3, r2, r3
 80042e2:	4a09      	ldr	r2, [pc, #36]	; (8004308 <HAL_RCC_ClockConfig+0x1c4>)
 80042e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042e6:	4b09      	ldr	r3, [pc, #36]	; (800430c <HAL_RCC_ClockConfig+0x1c8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fd ff96 	bl	800221c <HAL_InitTick>

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40023c00 	.word	0x40023c00
 8004300:	40023800 	.word	0x40023800
 8004304:	08008c64 	.word	0x08008c64
 8004308:	2000000c 	.word	0x2000000c
 800430c:	20000010 	.word	0x20000010

08004310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004314:	b094      	sub	sp, #80	; 0x50
 8004316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	647b      	str	r3, [r7, #68]	; 0x44
 800431c:	2300      	movs	r3, #0
 800431e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004320:	2300      	movs	r3, #0
 8004322:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004328:	4b79      	ldr	r3, [pc, #484]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 030c 	and.w	r3, r3, #12
 8004330:	2b08      	cmp	r3, #8
 8004332:	d00d      	beq.n	8004350 <HAL_RCC_GetSysClockFreq+0x40>
 8004334:	2b08      	cmp	r3, #8
 8004336:	f200 80e1 	bhi.w	80044fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x34>
 800433e:	2b04      	cmp	r3, #4
 8004340:	d003      	beq.n	800434a <HAL_RCC_GetSysClockFreq+0x3a>
 8004342:	e0db      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004344:	4b73      	ldr	r3, [pc, #460]	; (8004514 <HAL_RCC_GetSysClockFreq+0x204>)
 8004346:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004348:	e0db      	b.n	8004502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800434a:	4b73      	ldr	r3, [pc, #460]	; (8004518 <HAL_RCC_GetSysClockFreq+0x208>)
 800434c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800434e:	e0d8      	b.n	8004502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004350:	4b6f      	ldr	r3, [pc, #444]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004358:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800435a:	4b6d      	ldr	r3, [pc, #436]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d063      	beq.n	800442e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004366:	4b6a      	ldr	r3, [pc, #424]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	099b      	lsrs	r3, r3, #6
 800436c:	2200      	movs	r2, #0
 800436e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004370:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004378:	633b      	str	r3, [r7, #48]	; 0x30
 800437a:	2300      	movs	r3, #0
 800437c:	637b      	str	r3, [r7, #52]	; 0x34
 800437e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004382:	4622      	mov	r2, r4
 8004384:	462b      	mov	r3, r5
 8004386:	f04f 0000 	mov.w	r0, #0
 800438a:	f04f 0100 	mov.w	r1, #0
 800438e:	0159      	lsls	r1, r3, #5
 8004390:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004394:	0150      	lsls	r0, r2, #5
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4621      	mov	r1, r4
 800439c:	1a51      	subs	r1, r2, r1
 800439e:	6139      	str	r1, [r7, #16]
 80043a0:	4629      	mov	r1, r5
 80043a2:	eb63 0301 	sbc.w	r3, r3, r1
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	f04f 0200 	mov.w	r2, #0
 80043ac:	f04f 0300 	mov.w	r3, #0
 80043b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043b4:	4659      	mov	r1, fp
 80043b6:	018b      	lsls	r3, r1, #6
 80043b8:	4651      	mov	r1, sl
 80043ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043be:	4651      	mov	r1, sl
 80043c0:	018a      	lsls	r2, r1, #6
 80043c2:	4651      	mov	r1, sl
 80043c4:	ebb2 0801 	subs.w	r8, r2, r1
 80043c8:	4659      	mov	r1, fp
 80043ca:	eb63 0901 	sbc.w	r9, r3, r1
 80043ce:	f04f 0200 	mov.w	r2, #0
 80043d2:	f04f 0300 	mov.w	r3, #0
 80043d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043e2:	4690      	mov	r8, r2
 80043e4:	4699      	mov	r9, r3
 80043e6:	4623      	mov	r3, r4
 80043e8:	eb18 0303 	adds.w	r3, r8, r3
 80043ec:	60bb      	str	r3, [r7, #8]
 80043ee:	462b      	mov	r3, r5
 80043f0:	eb49 0303 	adc.w	r3, r9, r3
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	f04f 0200 	mov.w	r2, #0
 80043fa:	f04f 0300 	mov.w	r3, #0
 80043fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004402:	4629      	mov	r1, r5
 8004404:	024b      	lsls	r3, r1, #9
 8004406:	4621      	mov	r1, r4
 8004408:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800440c:	4621      	mov	r1, r4
 800440e:	024a      	lsls	r2, r1, #9
 8004410:	4610      	mov	r0, r2
 8004412:	4619      	mov	r1, r3
 8004414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004416:	2200      	movs	r2, #0
 8004418:	62bb      	str	r3, [r7, #40]	; 0x28
 800441a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800441c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004420:	f7fb ff36 	bl	8000290 <__aeabi_uldivmod>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	4613      	mov	r3, r2
 800442a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800442c:	e058      	b.n	80044e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800442e:	4b38      	ldr	r3, [pc, #224]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	099b      	lsrs	r3, r3, #6
 8004434:	2200      	movs	r2, #0
 8004436:	4618      	mov	r0, r3
 8004438:	4611      	mov	r1, r2
 800443a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800443e:	623b      	str	r3, [r7, #32]
 8004440:	2300      	movs	r3, #0
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
 8004444:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004448:	4642      	mov	r2, r8
 800444a:	464b      	mov	r3, r9
 800444c:	f04f 0000 	mov.w	r0, #0
 8004450:	f04f 0100 	mov.w	r1, #0
 8004454:	0159      	lsls	r1, r3, #5
 8004456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800445a:	0150      	lsls	r0, r2, #5
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4641      	mov	r1, r8
 8004462:	ebb2 0a01 	subs.w	sl, r2, r1
 8004466:	4649      	mov	r1, r9
 8004468:	eb63 0b01 	sbc.w	fp, r3, r1
 800446c:	f04f 0200 	mov.w	r2, #0
 8004470:	f04f 0300 	mov.w	r3, #0
 8004474:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004478:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800447c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004480:	ebb2 040a 	subs.w	r4, r2, sl
 8004484:	eb63 050b 	sbc.w	r5, r3, fp
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	00eb      	lsls	r3, r5, #3
 8004492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004496:	00e2      	lsls	r2, r4, #3
 8004498:	4614      	mov	r4, r2
 800449a:	461d      	mov	r5, r3
 800449c:	4643      	mov	r3, r8
 800449e:	18e3      	adds	r3, r4, r3
 80044a0:	603b      	str	r3, [r7, #0]
 80044a2:	464b      	mov	r3, r9
 80044a4:	eb45 0303 	adc.w	r3, r5, r3
 80044a8:	607b      	str	r3, [r7, #4]
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044b6:	4629      	mov	r1, r5
 80044b8:	028b      	lsls	r3, r1, #10
 80044ba:	4621      	mov	r1, r4
 80044bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044c0:	4621      	mov	r1, r4
 80044c2:	028a      	lsls	r2, r1, #10
 80044c4:	4610      	mov	r0, r2
 80044c6:	4619      	mov	r1, r3
 80044c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044ca:	2200      	movs	r2, #0
 80044cc:	61bb      	str	r3, [r7, #24]
 80044ce:	61fa      	str	r2, [r7, #28]
 80044d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044d4:	f7fb fedc 	bl	8000290 <__aeabi_uldivmod>
 80044d8:	4602      	mov	r2, r0
 80044da:	460b      	mov	r3, r1
 80044dc:	4613      	mov	r3, r2
 80044de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044e0:	4b0b      	ldr	r3, [pc, #44]	; (8004510 <HAL_RCC_GetSysClockFreq+0x200>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	0c1b      	lsrs	r3, r3, #16
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	3301      	adds	r3, #1
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80044f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044fa:	e002      	b.n	8004502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044fc:	4b05      	ldr	r3, [pc, #20]	; (8004514 <HAL_RCC_GetSysClockFreq+0x204>)
 80044fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004504:	4618      	mov	r0, r3
 8004506:	3750      	adds	r7, #80	; 0x50
 8004508:	46bd      	mov	sp, r7
 800450a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800450e:	bf00      	nop
 8004510:	40023800 	.word	0x40023800
 8004514:	00f42400 	.word	0x00f42400
 8004518:	007a1200 	.word	0x007a1200

0800451c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004520:	4b03      	ldr	r3, [pc, #12]	; (8004530 <HAL_RCC_GetHCLKFreq+0x14>)
 8004522:	681b      	ldr	r3, [r3, #0]
}
 8004524:	4618      	mov	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	2000000c 	.word	0x2000000c

08004534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004538:	f7ff fff0 	bl	800451c <HAL_RCC_GetHCLKFreq>
 800453c:	4602      	mov	r2, r0
 800453e:	4b05      	ldr	r3, [pc, #20]	; (8004554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	0a9b      	lsrs	r3, r3, #10
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	4903      	ldr	r1, [pc, #12]	; (8004558 <HAL_RCC_GetPCLK1Freq+0x24>)
 800454a:	5ccb      	ldrb	r3, [r1, r3]
 800454c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004550:	4618      	mov	r0, r3
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40023800 	.word	0x40023800
 8004558:	08008c74 	.word	0x08008c74

0800455c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004560:	f7ff ffdc 	bl	800451c <HAL_RCC_GetHCLKFreq>
 8004564:	4602      	mov	r2, r0
 8004566:	4b05      	ldr	r3, [pc, #20]	; (800457c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	0b5b      	lsrs	r3, r3, #13
 800456c:	f003 0307 	and.w	r3, r3, #7
 8004570:	4903      	ldr	r1, [pc, #12]	; (8004580 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004572:	5ccb      	ldrb	r3, [r1, r3]
 8004574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004578:	4618      	mov	r0, r3
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40023800 	.word	0x40023800
 8004580:	08008c74 	.word	0x08008c74

08004584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e041      	b.n	800461a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d106      	bne.n	80045b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fd f9d6 	bl	800195c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3304      	adds	r3, #4
 80045c0:	4619      	mov	r1, r3
 80045c2:	4610      	mov	r0, r2
 80045c4:	f001 f84e 	bl	8005664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b01      	cmp	r3, #1
 8004636:	d001      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e04e      	b.n	80046da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68da      	ldr	r2, [r3, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0201 	orr.w	r2, r2, #1
 8004652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a23      	ldr	r2, [pc, #140]	; (80046e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d022      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004666:	d01d      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <HAL_TIM_Base_Start_IT+0xc8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d018      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d013      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a1c      	ldr	r2, [pc, #112]	; (80046f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00e      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1b      	ldr	r2, [pc, #108]	; (80046f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d009      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a19      	ldr	r2, [pc, #100]	; (80046fc <HAL_TIM_Base_Start_IT+0xd8>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d004      	beq.n	80046a4 <HAL_TIM_Base_Start_IT+0x80>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a18      	ldr	r2, [pc, #96]	; (8004700 <HAL_TIM_Base_Start_IT+0xdc>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d111      	bne.n	80046c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b06      	cmp	r3, #6
 80046b4:	d010      	beq.n	80046d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f042 0201 	orr.w	r2, r2, #1
 80046c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c6:	e007      	b.n	80046d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40010000 	.word	0x40010000
 80046ec:	40000400 	.word	0x40000400
 80046f0:	40000800 	.word	0x40000800
 80046f4:	40000c00 	.word	0x40000c00
 80046f8:	40010400 	.word	0x40010400
 80046fc:	40014000 	.word	0x40014000
 8004700:	40001800 	.word	0x40001800

08004704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e041      	b.n	800479a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fd f8f0 	bl	8001910 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	4619      	mov	r1, r3
 8004742:	4610      	mov	r0, r2
 8004744:	f000 ff8e 	bl	8005664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <HAL_TIM_PWM_Start+0x24>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e022      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d109      	bne.n	80047e2 <HAL_TIM_PWM_Start+0x3e>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	bf14      	ite	ne
 80047da:	2301      	movne	r3, #1
 80047dc:	2300      	moveq	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	e015      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d109      	bne.n	80047fc <HAL_TIM_PWM_Start+0x58>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	bf14      	ite	ne
 80047f4:	2301      	movne	r3, #1
 80047f6:	2300      	moveq	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e008      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b01      	cmp	r3, #1
 8004806:	bf14      	ite	ne
 8004808:	2301      	movne	r3, #1
 800480a:	2300      	moveq	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e07c      	b.n	8004910 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d104      	bne.n	8004826 <HAL_TIM_PWM_Start+0x82>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004824:	e013      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b04      	cmp	r3, #4
 800482a:	d104      	bne.n	8004836 <HAL_TIM_PWM_Start+0x92>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004834:	e00b      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b08      	cmp	r3, #8
 800483a:	d104      	bne.n	8004846 <HAL_TIM_PWM_Start+0xa2>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004844:	e003      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2202      	movs	r2, #2
 800484a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2201      	movs	r2, #1
 8004854:	6839      	ldr	r1, [r7, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f001 fb18 	bl	8005e8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a2d      	ldr	r2, [pc, #180]	; (8004918 <HAL_TIM_PWM_Start+0x174>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d004      	beq.n	8004870 <HAL_TIM_PWM_Start+0xcc>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a2c      	ldr	r2, [pc, #176]	; (800491c <HAL_TIM_PWM_Start+0x178>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d101      	bne.n	8004874 <HAL_TIM_PWM_Start+0xd0>
 8004870:	2301      	movs	r3, #1
 8004872:	e000      	b.n	8004876 <HAL_TIM_PWM_Start+0xd2>
 8004874:	2300      	movs	r3, #0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d007      	beq.n	800488a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004888:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a22      	ldr	r2, [pc, #136]	; (8004918 <HAL_TIM_PWM_Start+0x174>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d022      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800489c:	d01d      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1f      	ldr	r2, [pc, #124]	; (8004920 <HAL_TIM_PWM_Start+0x17c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d018      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a1d      	ldr	r2, [pc, #116]	; (8004924 <HAL_TIM_PWM_Start+0x180>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d013      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a1c      	ldr	r2, [pc, #112]	; (8004928 <HAL_TIM_PWM_Start+0x184>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00e      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a16      	ldr	r2, [pc, #88]	; (800491c <HAL_TIM_PWM_Start+0x178>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d009      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a18      	ldr	r2, [pc, #96]	; (800492c <HAL_TIM_PWM_Start+0x188>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d004      	beq.n	80048da <HAL_TIM_PWM_Start+0x136>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a16      	ldr	r2, [pc, #88]	; (8004930 <HAL_TIM_PWM_Start+0x18c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d111      	bne.n	80048fe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b06      	cmp	r3, #6
 80048ea:	d010      	beq.n	800490e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fc:	e007      	b.n	800490e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f042 0201 	orr.w	r2, r2, #1
 800490c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40010000 	.word	0x40010000
 800491c:	40010400 	.word	0x40010400
 8004920:	40000400 	.word	0x40000400
 8004924:	40000800 	.word	0x40000800
 8004928:	40000c00 	.word	0x40000c00
 800492c:	40014000 	.word	0x40014000
 8004930:	40001800 	.word	0x40001800

08004934 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2200      	movs	r2, #0
 8004944:	6839      	ldr	r1, [r7, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f001 faa0 	bl	8005e8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a2e      	ldr	r2, [pc, #184]	; (8004a0c <HAL_TIM_PWM_Stop+0xd8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d004      	beq.n	8004960 <HAL_TIM_PWM_Stop+0x2c>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a2d      	ldr	r2, [pc, #180]	; (8004a10 <HAL_TIM_PWM_Stop+0xdc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d101      	bne.n	8004964 <HAL_TIM_PWM_Stop+0x30>
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <HAL_TIM_PWM_Stop+0x32>
 8004964:	2300      	movs	r3, #0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d017      	beq.n	800499a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6a1a      	ldr	r2, [r3, #32]
 8004970:	f241 1311 	movw	r3, #4369	; 0x1111
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10f      	bne.n	800499a <HAL_TIM_PWM_Stop+0x66>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6a1a      	ldr	r2, [r3, #32]
 8004980:	f240 4344 	movw	r3, #1092	; 0x444
 8004984:	4013      	ands	r3, r2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d107      	bne.n	800499a <HAL_TIM_PWM_Stop+0x66>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004998:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6a1a      	ldr	r2, [r3, #32]
 80049a0:	f241 1311 	movw	r3, #4369	; 0x1111
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10f      	bne.n	80049ca <HAL_TIM_PWM_Stop+0x96>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6a1a      	ldr	r2, [r3, #32]
 80049b0:	f240 4344 	movw	r3, #1092	; 0x444
 80049b4:	4013      	ands	r3, r2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d107      	bne.n	80049ca <HAL_TIM_PWM_Stop+0x96>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0201 	bic.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d104      	bne.n	80049da <HAL_TIM_PWM_Stop+0xa6>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049d8:	e013      	b.n	8004a02 <HAL_TIM_PWM_Stop+0xce>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b04      	cmp	r3, #4
 80049de:	d104      	bne.n	80049ea <HAL_TIM_PWM_Stop+0xb6>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049e8:	e00b      	b.n	8004a02 <HAL_TIM_PWM_Stop+0xce>
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b08      	cmp	r3, #8
 80049ee:	d104      	bne.n	80049fa <HAL_TIM_PWM_Stop+0xc6>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049f8:	e003      	b.n	8004a02 <HAL_TIM_PWM_Stop+0xce>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3708      	adds	r7, #8
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40010400 	.word	0x40010400

08004a14 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d109      	bne.n	8004a3c <HAL_TIM_PWM_Start_IT+0x28>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	bf14      	ite	ne
 8004a34:	2301      	movne	r3, #1
 8004a36:	2300      	moveq	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	e022      	b.n	8004a82 <HAL_TIM_PWM_Start_IT+0x6e>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d109      	bne.n	8004a56 <HAL_TIM_PWM_Start_IT+0x42>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	e015      	b.n	8004a82 <HAL_TIM_PWM_Start_IT+0x6e>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d109      	bne.n	8004a70 <HAL_TIM_PWM_Start_IT+0x5c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	bf14      	ite	ne
 8004a68:	2301      	movne	r3, #1
 8004a6a:	2300      	moveq	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	e008      	b.n	8004a82 <HAL_TIM_PWM_Start_IT+0x6e>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	bf14      	ite	ne
 8004a7c:	2301      	movne	r3, #1
 8004a7e:	2300      	moveq	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e0c7      	b.n	8004c1a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d104      	bne.n	8004a9a <HAL_TIM_PWM_Start_IT+0x86>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a98:	e013      	b.n	8004ac2 <HAL_TIM_PWM_Start_IT+0xae>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d104      	bne.n	8004aaa <HAL_TIM_PWM_Start_IT+0x96>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aa8:	e00b      	b.n	8004ac2 <HAL_TIM_PWM_Start_IT+0xae>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d104      	bne.n	8004aba <HAL_TIM_PWM_Start_IT+0xa6>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ab8:	e003      	b.n	8004ac2 <HAL_TIM_PWM_Start_IT+0xae>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2202      	movs	r2, #2
 8004abe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b0c      	cmp	r3, #12
 8004ac6:	d841      	bhi.n	8004b4c <HAL_TIM_PWM_Start_IT+0x138>
 8004ac8:	a201      	add	r2, pc, #4	; (adr r2, 8004ad0 <HAL_TIM_PWM_Start_IT+0xbc>)
 8004aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ace:	bf00      	nop
 8004ad0:	08004b05 	.word	0x08004b05
 8004ad4:	08004b4d 	.word	0x08004b4d
 8004ad8:	08004b4d 	.word	0x08004b4d
 8004adc:	08004b4d 	.word	0x08004b4d
 8004ae0:	08004b17 	.word	0x08004b17
 8004ae4:	08004b4d 	.word	0x08004b4d
 8004ae8:	08004b4d 	.word	0x08004b4d
 8004aec:	08004b4d 	.word	0x08004b4d
 8004af0:	08004b29 	.word	0x08004b29
 8004af4:	08004b4d 	.word	0x08004b4d
 8004af8:	08004b4d 	.word	0x08004b4d
 8004afc:	08004b4d 	.word	0x08004b4d
 8004b00:	08004b3b 	.word	0x08004b3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0202 	orr.w	r2, r2, #2
 8004b12:	60da      	str	r2, [r3, #12]
      break;
 8004b14:	e01d      	b.n	8004b52 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0204 	orr.w	r2, r2, #4
 8004b24:	60da      	str	r2, [r3, #12]
      break;
 8004b26:	e014      	b.n	8004b52 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0208 	orr.w	r2, r2, #8
 8004b36:	60da      	str	r2, [r3, #12]
      break;
 8004b38:	e00b      	b.n	8004b52 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 0210 	orr.w	r2, r2, #16
 8004b48:	60da      	str	r2, [r3, #12]
      break;
 8004b4a:	e002      	b.n	8004b52 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b50:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d15f      	bne.n	8004c18 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	6839      	ldr	r1, [r7, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f001 f993 	bl	8005e8c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a2e      	ldr	r2, [pc, #184]	; (8004c24 <HAL_TIM_PWM_Start_IT+0x210>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d004      	beq.n	8004b7a <HAL_TIM_PWM_Start_IT+0x166>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a2c      	ldr	r2, [pc, #176]	; (8004c28 <HAL_TIM_PWM_Start_IT+0x214>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d101      	bne.n	8004b7e <HAL_TIM_PWM_Start_IT+0x16a>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <HAL_TIM_PWM_Start_IT+0x16c>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b92:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a22      	ldr	r2, [pc, #136]	; (8004c24 <HAL_TIM_PWM_Start_IT+0x210>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d022      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba6:	d01d      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a1f      	ldr	r2, [pc, #124]	; (8004c2c <HAL_TIM_PWM_Start_IT+0x218>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d018      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a1e      	ldr	r2, [pc, #120]	; (8004c30 <HAL_TIM_PWM_Start_IT+0x21c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d013      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	; (8004c34 <HAL_TIM_PWM_Start_IT+0x220>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00e      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a17      	ldr	r2, [pc, #92]	; (8004c28 <HAL_TIM_PWM_Start_IT+0x214>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d009      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a18      	ldr	r2, [pc, #96]	; (8004c38 <HAL_TIM_PWM_Start_IT+0x224>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a17      	ldr	r2, [pc, #92]	; (8004c3c <HAL_TIM_PWM_Start_IT+0x228>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d111      	bne.n	8004c08 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 0307 	and.w	r3, r3, #7
 8004bee:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b06      	cmp	r3, #6
 8004bf4:	d010      	beq.n	8004c18 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0201 	orr.w	r2, r2, #1
 8004c04:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c06:	e007      	b.n	8004c18 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40010000 	.word	0x40010000
 8004c28:	40010400 	.word	0x40010400
 8004c2c:	40000400 	.word	0x40000400
 8004c30:	40000800 	.word	0x40000800
 8004c34:	40000c00 	.word	0x40000c00
 8004c38:	40014000 	.word	0x40014000
 8004c3c:	40001800 	.word	0x40001800

08004c40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e041      	b.n	8004cd6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d106      	bne.n	8004c6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f839 	bl	8004cde <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4610      	mov	r0, r2
 8004c80:	f000 fcf0 	bl	8005664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d104      	bne.n	8004d12 <HAL_TIM_IC_Start_IT+0x1e>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	e013      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x46>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d104      	bne.n	8004d22 <HAL_TIM_IC_Start_IT+0x2e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	e00b      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x46>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d104      	bne.n	8004d32 <HAL_TIM_IC_Start_IT+0x3e>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	e003      	b.n	8004d3a <HAL_TIM_IC_Start_IT+0x46>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d104      	bne.n	8004d4c <HAL_TIM_IC_Start_IT+0x58>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	e013      	b.n	8004d74 <HAL_TIM_IC_Start_IT+0x80>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d104      	bne.n	8004d5c <HAL_TIM_IC_Start_IT+0x68>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	e00b      	b.n	8004d74 <HAL_TIM_IC_Start_IT+0x80>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b08      	cmp	r3, #8
 8004d60:	d104      	bne.n	8004d6c <HAL_TIM_IC_Start_IT+0x78>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	e003      	b.n	8004d74 <HAL_TIM_IC_Start_IT+0x80>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d76:	7bbb      	ldrb	r3, [r7, #14]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d102      	bne.n	8004d82 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d7c:	7b7b      	ldrb	r3, [r7, #13]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d001      	beq.n	8004d86 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e0cc      	b.n	8004f20 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d104      	bne.n	8004d96 <HAL_TIM_IC_Start_IT+0xa2>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d94:	e013      	b.n	8004dbe <HAL_TIM_IC_Start_IT+0xca>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d104      	bne.n	8004da6 <HAL_TIM_IC_Start_IT+0xb2>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004da4:	e00b      	b.n	8004dbe <HAL_TIM_IC_Start_IT+0xca>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d104      	bne.n	8004db6 <HAL_TIM_IC_Start_IT+0xc2>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004db4:	e003      	b.n	8004dbe <HAL_TIM_IC_Start_IT+0xca>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2202      	movs	r2, #2
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d104      	bne.n	8004dce <HAL_TIM_IC_Start_IT+0xda>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004dcc:	e013      	b.n	8004df6 <HAL_TIM_IC_Start_IT+0x102>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b04      	cmp	r3, #4
 8004dd2:	d104      	bne.n	8004dde <HAL_TIM_IC_Start_IT+0xea>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ddc:	e00b      	b.n	8004df6 <HAL_TIM_IC_Start_IT+0x102>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d104      	bne.n	8004dee <HAL_TIM_IC_Start_IT+0xfa>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dec:	e003      	b.n	8004df6 <HAL_TIM_IC_Start_IT+0x102>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2202      	movs	r2, #2
 8004df2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b0c      	cmp	r3, #12
 8004dfa:	d841      	bhi.n	8004e80 <HAL_TIM_IC_Start_IT+0x18c>
 8004dfc:	a201      	add	r2, pc, #4	; (adr r2, 8004e04 <HAL_TIM_IC_Start_IT+0x110>)
 8004dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e02:	bf00      	nop
 8004e04:	08004e39 	.word	0x08004e39
 8004e08:	08004e81 	.word	0x08004e81
 8004e0c:	08004e81 	.word	0x08004e81
 8004e10:	08004e81 	.word	0x08004e81
 8004e14:	08004e4b 	.word	0x08004e4b
 8004e18:	08004e81 	.word	0x08004e81
 8004e1c:	08004e81 	.word	0x08004e81
 8004e20:	08004e81 	.word	0x08004e81
 8004e24:	08004e5d 	.word	0x08004e5d
 8004e28:	08004e81 	.word	0x08004e81
 8004e2c:	08004e81 	.word	0x08004e81
 8004e30:	08004e81 	.word	0x08004e81
 8004e34:	08004e6f 	.word	0x08004e6f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0202 	orr.w	r2, r2, #2
 8004e46:	60da      	str	r2, [r3, #12]
      break;
 8004e48:	e01d      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0204 	orr.w	r2, r2, #4
 8004e58:	60da      	str	r2, [r3, #12]
      break;
 8004e5a:	e014      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68da      	ldr	r2, [r3, #12]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0208 	orr.w	r2, r2, #8
 8004e6a:	60da      	str	r2, [r3, #12]
      break;
 8004e6c:	e00b      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0210 	orr.w	r2, r2, #16
 8004e7c:	60da      	str	r2, [r3, #12]
      break;
 8004e7e:	e002      	b.n	8004e86 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
      break;
 8004e84:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d148      	bne.n	8004f1e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2201      	movs	r2, #1
 8004e92:	6839      	ldr	r1, [r7, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f000 fff9 	bl	8005e8c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a22      	ldr	r2, [pc, #136]	; (8004f28 <HAL_TIM_IC_Start_IT+0x234>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d022      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eac:	d01d      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a1e      	ldr	r2, [pc, #120]	; (8004f2c <HAL_TIM_IC_Start_IT+0x238>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d018      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a1c      	ldr	r2, [pc, #112]	; (8004f30 <HAL_TIM_IC_Start_IT+0x23c>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d013      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a1b      	ldr	r2, [pc, #108]	; (8004f34 <HAL_TIM_IC_Start_IT+0x240>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00e      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a19      	ldr	r2, [pc, #100]	; (8004f38 <HAL_TIM_IC_Start_IT+0x244>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d009      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a18      	ldr	r2, [pc, #96]	; (8004f3c <HAL_TIM_IC_Start_IT+0x248>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d004      	beq.n	8004eea <HAL_TIM_IC_Start_IT+0x1f6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a16      	ldr	r2, [pc, #88]	; (8004f40 <HAL_TIM_IC_Start_IT+0x24c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d111      	bne.n	8004f0e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2b06      	cmp	r3, #6
 8004efa:	d010      	beq.n	8004f1e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0c:	e007      	b.n	8004f1e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f042 0201 	orr.w	r2, r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40010000 	.word	0x40010000
 8004f2c:	40000400 	.word	0x40000400
 8004f30:	40000800 	.word	0x40000800
 8004f34:	40000c00 	.word	0x40000c00
 8004f38:	40010400 	.word	0x40010400
 8004f3c:	40014000 	.word	0x40014000
 8004f40:	40001800 	.word	0x40001800

08004f44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d122      	bne.n	8004fa0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d11b      	bne.n	8004fa0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0202 	mvn.w	r2, #2
 8004f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7fd f8c6 	bl	8002118 <HAL_TIM_IC_CaptureCallback>
 8004f8c:	e005      	b.n	8004f9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fb4a 	bl	8005628 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fb51 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	f003 0304 	and.w	r3, r3, #4
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d122      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d11b      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f06f 0204 	mvn.w	r2, #4
 8004fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2202      	movs	r2, #2
 8004fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7fd f89c 	bl	8002118 <HAL_TIM_IC_CaptureCallback>
 8004fe0:	e005      	b.n	8004fee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fb20 	bl	8005628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 fb27 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f003 0308 	and.w	r3, r3, #8
 8004ffe:	2b08      	cmp	r3, #8
 8005000:	d122      	bne.n	8005048 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f003 0308 	and.w	r3, r3, #8
 800500c:	2b08      	cmp	r3, #8
 800500e:	d11b      	bne.n	8005048 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f06f 0208 	mvn.w	r2, #8
 8005018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2204      	movs	r2, #4
 800501e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fd f872 	bl	8002118 <HAL_TIM_IC_CaptureCallback>
 8005034:	e005      	b.n	8005042 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 faf6 	bl	8005628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 fafd 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f003 0310 	and.w	r3, r3, #16
 8005052:	2b10      	cmp	r3, #16
 8005054:	d122      	bne.n	800509c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f003 0310 	and.w	r3, r3, #16
 8005060:	2b10      	cmp	r3, #16
 8005062:	d11b      	bne.n	800509c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0210 	mvn.w	r2, #16
 800506c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2208      	movs	r2, #8
 8005072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fd f848 	bl	8002118 <HAL_TIM_IC_CaptureCallback>
 8005088:	e005      	b.n	8005096 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 facc 	bl	8005628 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 fad3 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d10e      	bne.n	80050c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f003 0301 	and.w	r3, r3, #1
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d107      	bne.n	80050c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f06f 0201 	mvn.w	r2, #1
 80050c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f7fb fe32 	bl	8000d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d2:	2b80      	cmp	r3, #128	; 0x80
 80050d4:	d10e      	bne.n	80050f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e0:	2b80      	cmp	r3, #128	; 0x80
 80050e2:	d107      	bne.n	80050f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80050ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 ff78 	bl	8005fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fe:	2b40      	cmp	r3, #64	; 0x40
 8005100:	d10e      	bne.n	8005120 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800510c:	2b40      	cmp	r3, #64	; 0x40
 800510e:	d107      	bne.n	8005120 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fa98 	bl	8005650 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	f003 0320 	and.w	r3, r3, #32
 800512a:	2b20      	cmp	r3, #32
 800512c:	d10e      	bne.n	800514c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f003 0320 	and.w	r3, r3, #32
 8005138:	2b20      	cmp	r3, #32
 800513a:	d107      	bne.n	800514c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f06f 0220 	mvn.w	r2, #32
 8005144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 ff42 	bl	8005fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800514c:	bf00      	nop
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800516a:	2b01      	cmp	r3, #1
 800516c:	d101      	bne.n	8005172 <HAL_TIM_IC_ConfigChannel+0x1e>
 800516e:	2302      	movs	r3, #2
 8005170:	e088      	b.n	8005284 <HAL_TIM_IC_ConfigChannel+0x130>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d11b      	bne.n	80051b8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6818      	ldr	r0, [r3, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	6819      	ldr	r1, [r3, #0]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f000 fcb8 	bl	8005b04 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f022 020c 	bic.w	r2, r2, #12
 80051a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6999      	ldr	r1, [r3, #24]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	619a      	str	r2, [r3, #24]
 80051b6:	e060      	b.n	800527a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d11c      	bne.n	80051f8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6818      	ldr	r0, [r3, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	6819      	ldr	r1, [r3, #0]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	f000 fd3c 	bl	8005c4a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699a      	ldr	r2, [r3, #24]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80051e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6999      	ldr	r1, [r3, #24]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	021a      	lsls	r2, r3, #8
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	430a      	orrs	r2, r1
 80051f4:	619a      	str	r2, [r3, #24]
 80051f6:	e040      	b.n	800527a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b08      	cmp	r3, #8
 80051fc:	d11b      	bne.n	8005236 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	6819      	ldr	r1, [r3, #0]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f000 fd89 	bl	8005d24 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 020c 	bic.w	r2, r2, #12
 8005220:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69d9      	ldr	r1, [r3, #28]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	61da      	str	r2, [r3, #28]
 8005234:	e021      	b.n	800527a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b0c      	cmp	r3, #12
 800523a:	d11c      	bne.n	8005276 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6818      	ldr	r0, [r3, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	6819      	ldr	r1, [r3, #0]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f000 fda6 	bl	8005d9c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69da      	ldr	r2, [r3, #28]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800525e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	69d9      	ldr	r1, [r3, #28]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	021a      	lsls	r2, r3, #8
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	61da      	str	r2, [r3, #28]
 8005274:	e001      	b.n	800527a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005282:	7dfb      	ldrb	r3, [r7, #23]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e0ae      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b0c      	cmp	r3, #12
 80052b6:	f200 809f 	bhi.w	80053f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80052ba:	a201      	add	r2, pc, #4	; (adr r2, 80052c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052f5 	.word	0x080052f5
 80052c4:	080053f9 	.word	0x080053f9
 80052c8:	080053f9 	.word	0x080053f9
 80052cc:	080053f9 	.word	0x080053f9
 80052d0:	08005335 	.word	0x08005335
 80052d4:	080053f9 	.word	0x080053f9
 80052d8:	080053f9 	.word	0x080053f9
 80052dc:	080053f9 	.word	0x080053f9
 80052e0:	08005377 	.word	0x08005377
 80052e4:	080053f9 	.word	0x080053f9
 80052e8:	080053f9 	.word	0x080053f9
 80052ec:	080053f9 	.word	0x080053f9
 80052f0:	080053b7 	.word	0x080053b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fa52 	bl	80057a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699a      	ldr	r2, [r3, #24]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0208 	orr.w	r2, r2, #8
 800530e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	699a      	ldr	r2, [r3, #24]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0204 	bic.w	r2, r2, #4
 800531e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6999      	ldr	r1, [r3, #24]
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	619a      	str	r2, [r3, #24]
      break;
 8005332:	e064      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 faa2 	bl	8005884 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699a      	ldr	r2, [r3, #24]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800534e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699a      	ldr	r2, [r3, #24]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800535e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6999      	ldr	r1, [r3, #24]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	021a      	lsls	r2, r3, #8
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	619a      	str	r2, [r3, #24]
      break;
 8005374:	e043      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68b9      	ldr	r1, [r7, #8]
 800537c:	4618      	mov	r0, r3
 800537e:	f000 faf7 	bl	8005970 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69da      	ldr	r2, [r3, #28]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f042 0208 	orr.w	r2, r2, #8
 8005390:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	69da      	ldr	r2, [r3, #28]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0204 	bic.w	r2, r2, #4
 80053a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69d9      	ldr	r1, [r3, #28]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	61da      	str	r2, [r3, #28]
      break;
 80053b4:	e023      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 fb4b 	bl	8005a58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	69da      	ldr	r2, [r3, #28]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	69da      	ldr	r2, [r3, #28]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69d9      	ldr	r1, [r3, #28]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	021a      	lsls	r2, r3, #8
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	61da      	str	r2, [r3, #28]
      break;
 80053f6:	e002      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	75fb      	strb	r3, [r7, #23]
      break;
 80053fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005406:	7dfb      	ldrb	r3, [r7, #23]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3718      	adds	r7, #24
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800541a:	2300      	movs	r3, #0
 800541c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_TIM_ConfigClockSource+0x1c>
 8005428:	2302      	movs	r3, #2
 800542a:	e0b4      	b.n	8005596 <HAL_TIM_ConfigClockSource+0x186>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800544a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005464:	d03e      	beq.n	80054e4 <HAL_TIM_ConfigClockSource+0xd4>
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800546a:	f200 8087 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800546e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005472:	f000 8086 	beq.w	8005582 <HAL_TIM_ConfigClockSource+0x172>
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800547a:	d87f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800547c:	2b70      	cmp	r3, #112	; 0x70
 800547e:	d01a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0xa6>
 8005480:	2b70      	cmp	r3, #112	; 0x70
 8005482:	d87b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005484:	2b60      	cmp	r3, #96	; 0x60
 8005486:	d050      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x11a>
 8005488:	2b60      	cmp	r3, #96	; 0x60
 800548a:	d877      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800548c:	2b50      	cmp	r3, #80	; 0x50
 800548e:	d03c      	beq.n	800550a <HAL_TIM_ConfigClockSource+0xfa>
 8005490:	2b50      	cmp	r3, #80	; 0x50
 8005492:	d873      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005494:	2b40      	cmp	r3, #64	; 0x40
 8005496:	d058      	beq.n	800554a <HAL_TIM_ConfigClockSource+0x13a>
 8005498:	2b40      	cmp	r3, #64	; 0x40
 800549a:	d86f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800549c:	2b30      	cmp	r3, #48	; 0x30
 800549e:	d064      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a0:	2b30      	cmp	r3, #48	; 0x30
 80054a2:	d86b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d060      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d867      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d05c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d05a      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b4:	e062      	b.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6818      	ldr	r0, [r3, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6899      	ldr	r1, [r3, #8]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	f000 fcc1 	bl	8005e4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	609a      	str	r2, [r3, #8]
      break;
 80054e2:	e04f      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6818      	ldr	r0, [r3, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	6899      	ldr	r1, [r3, #8]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f000 fcaa 	bl	8005e4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005506:	609a      	str	r2, [r3, #8]
      break;
 8005508:	e03c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6818      	ldr	r0, [r3, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	6859      	ldr	r1, [r3, #4]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	461a      	mov	r2, r3
 8005518:	f000 fb68 	bl	8005bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2150      	movs	r1, #80	; 0x50
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fc77 	bl	8005e16 <TIM_ITRx_SetConfig>
      break;
 8005528:	e02c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6818      	ldr	r0, [r3, #0]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6859      	ldr	r1, [r3, #4]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	461a      	mov	r2, r3
 8005538:	f000 fbc4 	bl	8005cc4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2160      	movs	r1, #96	; 0x60
 8005542:	4618      	mov	r0, r3
 8005544:	f000 fc67 	bl	8005e16 <TIM_ITRx_SetConfig>
      break;
 8005548:	e01c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6859      	ldr	r1, [r3, #4]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	461a      	mov	r2, r3
 8005558:	f000 fb48 	bl	8005bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2140      	movs	r1, #64	; 0x40
 8005562:	4618      	mov	r0, r3
 8005564:	f000 fc57 	bl	8005e16 <TIM_ITRx_SetConfig>
      break;
 8005568:	e00c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f000 fc4e 	bl	8005e16 <TIM_ITRx_SetConfig>
      break;
 800557a:	e003      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      break;
 8005580:	e000      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b0c      	cmp	r3, #12
 80055b2:	d831      	bhi.n	8005618 <HAL_TIM_ReadCapturedValue+0x78>
 80055b4:	a201      	add	r2, pc, #4	; (adr r2, 80055bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80055b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ba:	bf00      	nop
 80055bc:	080055f1 	.word	0x080055f1
 80055c0:	08005619 	.word	0x08005619
 80055c4:	08005619 	.word	0x08005619
 80055c8:	08005619 	.word	0x08005619
 80055cc:	080055fb 	.word	0x080055fb
 80055d0:	08005619 	.word	0x08005619
 80055d4:	08005619 	.word	0x08005619
 80055d8:	08005619 	.word	0x08005619
 80055dc:	08005605 	.word	0x08005605
 80055e0:	08005619 	.word	0x08005619
 80055e4:	08005619 	.word	0x08005619
 80055e8:	08005619 	.word	0x08005619
 80055ec:	0800560f 	.word	0x0800560f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f6:	60fb      	str	r3, [r7, #12]

      break;
 80055f8:	e00f      	b.n	800561a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	60fb      	str	r3, [r7, #12]

      break;
 8005602:	e00a      	b.n	800561a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560a:	60fb      	str	r3, [r7, #12]

      break;
 800560c:	e005      	b.n	800561a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005614:	60fb      	str	r3, [r7, #12]

      break;
 8005616:	e000      	b.n	800561a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005618:	bf00      	nop
  }

  return tmpreg;
 800561a:	68fb      	ldr	r3, [r7, #12]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3714      	adds	r7, #20
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a40      	ldr	r2, [pc, #256]	; (8005778 <TIM_Base_SetConfig+0x114>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d013      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005682:	d00f      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a3d      	ldr	r2, [pc, #244]	; (800577c <TIM_Base_SetConfig+0x118>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00b      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a3c      	ldr	r2, [pc, #240]	; (8005780 <TIM_Base_SetConfig+0x11c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d007      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a3b      	ldr	r2, [pc, #236]	; (8005784 <TIM_Base_SetConfig+0x120>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a3a      	ldr	r2, [pc, #232]	; (8005788 <TIM_Base_SetConfig+0x124>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d108      	bne.n	80056b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a2f      	ldr	r2, [pc, #188]	; (8005778 <TIM_Base_SetConfig+0x114>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d02b      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056c4:	d027      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2c      	ldr	r2, [pc, #176]	; (800577c <TIM_Base_SetConfig+0x118>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d023      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a2b      	ldr	r2, [pc, #172]	; (8005780 <TIM_Base_SetConfig+0x11c>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d01f      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2a      	ldr	r2, [pc, #168]	; (8005784 <TIM_Base_SetConfig+0x120>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d01b      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a29      	ldr	r2, [pc, #164]	; (8005788 <TIM_Base_SetConfig+0x124>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d017      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a28      	ldr	r2, [pc, #160]	; (800578c <TIM_Base_SetConfig+0x128>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d013      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a27      	ldr	r2, [pc, #156]	; (8005790 <TIM_Base_SetConfig+0x12c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00f      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a26      	ldr	r2, [pc, #152]	; (8005794 <TIM_Base_SetConfig+0x130>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00b      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a25      	ldr	r2, [pc, #148]	; (8005798 <TIM_Base_SetConfig+0x134>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d007      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a24      	ldr	r2, [pc, #144]	; (800579c <TIM_Base_SetConfig+0x138>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_Base_SetConfig+0xb2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a23      	ldr	r2, [pc, #140]	; (80057a0 <TIM_Base_SetConfig+0x13c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d108      	bne.n	8005728 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800571c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a0a      	ldr	r2, [pc, #40]	; (8005778 <TIM_Base_SetConfig+0x114>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d003      	beq.n	800575c <TIM_Base_SetConfig+0xf8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a0c      	ldr	r2, [pc, #48]	; (8005788 <TIM_Base_SetConfig+0x124>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d103      	bne.n	8005764 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	615a      	str	r2, [r3, #20]
}
 800576a:	bf00      	nop
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	40010000 	.word	0x40010000
 800577c:	40000400 	.word	0x40000400
 8005780:	40000800 	.word	0x40000800
 8005784:	40000c00 	.word	0x40000c00
 8005788:	40010400 	.word	0x40010400
 800578c:	40014000 	.word	0x40014000
 8005790:	40014400 	.word	0x40014400
 8005794:	40014800 	.word	0x40014800
 8005798:	40001800 	.word	0x40001800
 800579c:	40001c00 	.word	0x40001c00
 80057a0:	40002000 	.word	0x40002000

080057a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b087      	sub	sp, #28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	f023 0201 	bic.w	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0303 	bic.w	r3, r3, #3
 80057da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f023 0302 	bic.w	r3, r3, #2
 80057ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a20      	ldr	r2, [pc, #128]	; (800587c <TIM_OC1_SetConfig+0xd8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <TIM_OC1_SetConfig+0x64>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a1f      	ldr	r2, [pc, #124]	; (8005880 <TIM_OC1_SetConfig+0xdc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d10c      	bne.n	8005822 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f023 0308 	bic.w	r3, r3, #8
 800580e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	4313      	orrs	r3, r2
 8005818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f023 0304 	bic.w	r3, r3, #4
 8005820:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a15      	ldr	r2, [pc, #84]	; (800587c <TIM_OC1_SetConfig+0xd8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d003      	beq.n	8005832 <TIM_OC1_SetConfig+0x8e>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a14      	ldr	r2, [pc, #80]	; (8005880 <TIM_OC1_SetConfig+0xdc>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d111      	bne.n	8005856 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	4313      	orrs	r3, r2
 800584a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	621a      	str	r2, [r3, #32]
}
 8005870:	bf00      	nop
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	40010000 	.word	0x40010000
 8005880:	40010400 	.word	0x40010400

08005884 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f023 0210 	bic.w	r2, r3, #16
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f023 0320 	bic.w	r3, r3, #32
 80058ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	011b      	lsls	r3, r3, #4
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a22      	ldr	r2, [pc, #136]	; (8005968 <TIM_OC2_SetConfig+0xe4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_OC2_SetConfig+0x68>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a21      	ldr	r2, [pc, #132]	; (800596c <TIM_OC2_SetConfig+0xe8>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d10d      	bne.n	8005908 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	011b      	lsls	r3, r3, #4
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005906:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a17      	ldr	r2, [pc, #92]	; (8005968 <TIM_OC2_SetConfig+0xe4>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d003      	beq.n	8005918 <TIM_OC2_SetConfig+0x94>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a16      	ldr	r2, [pc, #88]	; (800596c <TIM_OC2_SetConfig+0xe8>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d113      	bne.n	8005940 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800591e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005926:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	699b      	ldr	r3, [r3, #24]
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	4313      	orrs	r3, r2
 800593e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	621a      	str	r2, [r3, #32]
}
 800595a:	bf00      	nop
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40010000 	.word	0x40010000
 800596c:	40010400 	.word	0x40010400

08005970 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005970:	b480      	push	{r7}
 8005972:	b087      	sub	sp, #28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800599e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f023 0303 	bic.w	r3, r3, #3
 80059a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	021b      	lsls	r3, r3, #8
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a21      	ldr	r2, [pc, #132]	; (8005a50 <TIM_OC3_SetConfig+0xe0>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d003      	beq.n	80059d6 <TIM_OC3_SetConfig+0x66>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a20      	ldr	r2, [pc, #128]	; (8005a54 <TIM_OC3_SetConfig+0xe4>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d10d      	bne.n	80059f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a16      	ldr	r2, [pc, #88]	; (8005a50 <TIM_OC3_SetConfig+0xe0>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d003      	beq.n	8005a02 <TIM_OC3_SetConfig+0x92>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a15      	ldr	r2, [pc, #84]	; (8005a54 <TIM_OC3_SetConfig+0xe4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d113      	bne.n	8005a2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	011b      	lsls	r3, r3, #4
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	621a      	str	r2, [r3, #32]
}
 8005a44:	bf00      	nop
 8005a46:	371c      	adds	r7, #28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40010400 	.word	0x40010400

08005a58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	021b      	lsls	r3, r3, #8
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	031b      	lsls	r3, r3, #12
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a12      	ldr	r2, [pc, #72]	; (8005afc <TIM_OC4_SetConfig+0xa4>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d003      	beq.n	8005ac0 <TIM_OC4_SetConfig+0x68>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a11      	ldr	r2, [pc, #68]	; (8005b00 <TIM_OC4_SetConfig+0xa8>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d109      	bne.n	8005ad4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ac6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	019b      	lsls	r3, r3, #6
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	621a      	str	r2, [r3, #32]
}
 8005aee:	bf00      	nop
 8005af0:	371c      	adds	r7, #28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	40010000 	.word	0x40010000
 8005b00:	40010400 	.word	0x40010400

08005b04 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4a28      	ldr	r2, [pc, #160]	; (8005bd0 <TIM_TI1_SetConfig+0xcc>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d01b      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b38:	d017      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4a25      	ldr	r2, [pc, #148]	; (8005bd4 <TIM_TI1_SetConfig+0xd0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d013      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	4a24      	ldr	r2, [pc, #144]	; (8005bd8 <TIM_TI1_SetConfig+0xd4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d00f      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4a23      	ldr	r2, [pc, #140]	; (8005bdc <TIM_TI1_SetConfig+0xd8>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00b      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	4a22      	ldr	r2, [pc, #136]	; (8005be0 <TIM_TI1_SetConfig+0xdc>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d007      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4a21      	ldr	r2, [pc, #132]	; (8005be4 <TIM_TI1_SetConfig+0xe0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d003      	beq.n	8005b6a <TIM_TI1_SetConfig+0x66>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	4a20      	ldr	r2, [pc, #128]	; (8005be8 <TIM_TI1_SetConfig+0xe4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d101      	bne.n	8005b6e <TIM_TI1_SetConfig+0x6a>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <TIM_TI1_SetConfig+0x6c>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d008      	beq.n	8005b86 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f023 0303 	bic.w	r3, r3, #3
 8005b7a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e003      	b.n	8005b8e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	011b      	lsls	r3, r3, #4
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f023 030a 	bic.w	r3, r3, #10
 8005ba8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	f003 030a 	and.w	r3, r3, #10
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	621a      	str	r2, [r3, #32]
}
 8005bc2:	bf00      	nop
 8005bc4:	371c      	adds	r7, #28
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40010000 	.word	0x40010000
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800
 8005bdc:	40000c00 	.word	0x40000c00
 8005be0:	40010400 	.word	0x40010400
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40001800 	.word	0x40001800

08005bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b087      	sub	sp, #28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	f023 0201 	bic.w	r2, r3, #1
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	f023 030a 	bic.w	r3, r3, #10
 8005c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	621a      	str	r2, [r3, #32]
}
 8005c3e:	bf00      	nop
 8005c40:	371c      	adds	r7, #28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b087      	sub	sp, #28
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	60f8      	str	r0, [r7, #12]
 8005c52:	60b9      	str	r1, [r7, #8]
 8005c54:	607a      	str	r2, [r7, #4]
 8005c56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	f023 0210 	bic.w	r2, r3, #16
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c76:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	031b      	lsls	r3, r3, #12
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c9c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	621a      	str	r2, [r3, #32]
}
 8005cb8:	bf00      	nop
 8005cba:	371c      	adds	r7, #28
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	f023 0210 	bic.w	r2, r3, #16
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	031b      	lsls	r3, r3, #12
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	621a      	str	r2, [r3, #32]
}
 8005d18:	bf00      	nop
 8005d1a:	371c      	adds	r7, #28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b087      	sub	sp, #28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
 8005d30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a1b      	ldr	r3, [r3, #32]
 8005d48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f023 0303 	bic.w	r3, r3, #3
 8005d50:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005d74:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	621a      	str	r2, [r3, #32]
}
 8005d90:	bf00      	nop
 8005d92:	371c      	adds	r7, #28
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	697a      	ldr	r2, [r7, #20]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dda:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	031b      	lsls	r3, r3, #12
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005dee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	031b      	lsls	r3, r3, #12
 8005df4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	621a      	str	r2, [r3, #32]
}
 8005e0a:	bf00      	nop
 8005e0c:	371c      	adds	r7, #28
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e16:	b480      	push	{r7}
 8005e18:	b085      	sub	sp, #20
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f043 0307 	orr.w	r3, r3, #7
 8005e38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	609a      	str	r2, [r3, #8]
}
 8005e40:	bf00      	nop
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	021a      	lsls	r2, r3, #8
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	609a      	str	r2, [r3, #8]
}
 8005e80:	bf00      	nop
 8005e82:	371c      	adds	r7, #28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 031f 	and.w	r3, r3, #31
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1a      	ldr	r2, [r3, #32]
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	43db      	mvns	r3, r3
 8005eae:	401a      	ands	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a1a      	ldr	r2, [r3, #32]
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 031f 	and.w	r3, r3, #31
 8005ebe:	6879      	ldr	r1, [r7, #4]
 8005ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
	...

08005ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e05a      	b.n	8005fa6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a21      	ldr	r2, [pc, #132]	; (8005fb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d022      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f3c:	d01d      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a1d      	ldr	r2, [pc, #116]	; (8005fb8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d018      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a1b      	ldr	r2, [pc, #108]	; (8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d013      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a1a      	ldr	r2, [pc, #104]	; (8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d00e      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a18      	ldr	r2, [pc, #96]	; (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d009      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a17      	ldr	r2, [pc, #92]	; (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d004      	beq.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a15      	ldr	r2, [pc, #84]	; (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d10c      	bne.n	8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3714      	adds	r7, #20
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	40010000 	.word	0x40010000
 8005fb8:	40000400 	.word	0x40000400
 8005fbc:	40000800 	.word	0x40000800
 8005fc0:	40000c00 	.word	0x40000c00
 8005fc4:	40010400 	.word	0x40010400
 8005fc8:	40014000 	.word	0x40014000
 8005fcc:	40001800 	.word	0x40001800

08005fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e03f      	b.n	800608a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d106      	bne.n	8006024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7fb fda6 	bl	8001b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2224      	movs	r2, #36	; 0x24
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800603a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 fddf 	bl	8006c00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	691a      	ldr	r2, [r3, #16]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	695a      	ldr	r2, [r3, #20]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68da      	ldr	r2, [r3, #12]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2220      	movs	r2, #32
 8006084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006092:	b580      	push	{r7, lr}
 8006094:	b08a      	sub	sp, #40	; 0x28
 8006096:	af02      	add	r7, sp, #8
 8006098:	60f8      	str	r0, [r7, #12]
 800609a:	60b9      	str	r1, [r7, #8]
 800609c:	603b      	str	r3, [r7, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	d17c      	bne.n	80061ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d002      	beq.n	80060be <HAL_UART_Transmit+0x2c>
 80060b8:	88fb      	ldrh	r3, [r7, #6]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e075      	b.n	80061ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_UART_Transmit+0x3e>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e06e      	b.n	80061ae <HAL_UART_Transmit+0x11c>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2221      	movs	r2, #33	; 0x21
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060e6:	f7fc f8dd 	bl	80022a4 <HAL_GetTick>
 80060ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	88fa      	ldrh	r2, [r7, #6]
 80060f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	88fa      	ldrh	r2, [r7, #6]
 80060f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006100:	d108      	bne.n	8006114 <HAL_UART_Transmit+0x82>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d104      	bne.n	8006114 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800610a:	2300      	movs	r3, #0
 800610c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	61bb      	str	r3, [r7, #24]
 8006112:	e003      	b.n	800611c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006118:	2300      	movs	r3, #0
 800611a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006124:	e02a      	b.n	800617c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2200      	movs	r2, #0
 800612e:	2180      	movs	r1, #128	; 0x80
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 fb1f 	bl	8006774 <UART_WaitOnFlagUntilTimeout>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d001      	beq.n	8006140 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e036      	b.n	80061ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10b      	bne.n	800615e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	461a      	mov	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	3302      	adds	r3, #2
 800615a:	61bb      	str	r3, [r7, #24]
 800615c:	e007      	b.n	800616e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	781a      	ldrb	r2, [r3, #0]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	3301      	adds	r3, #1
 800616c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006172:	b29b      	uxth	r3, r3
 8006174:	3b01      	subs	r3, #1
 8006176:	b29a      	uxth	r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006180:	b29b      	uxth	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1cf      	bne.n	8006126 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	9300      	str	r3, [sp, #0]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	2200      	movs	r2, #0
 800618e:	2140      	movs	r1, #64	; 0x40
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 faef 	bl	8006774 <UART_WaitOnFlagUntilTimeout>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e006      	b.n	80061ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2220      	movs	r2, #32
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80061a8:	2300      	movs	r3, #0
 80061aa:	e000      	b.n	80061ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80061ac:	2302      	movs	r3, #2
  }
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3720      	adds	r7, #32
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b084      	sub	sp, #16
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	60f8      	str	r0, [r7, #12]
 80061be:	60b9      	str	r1, [r7, #8]
 80061c0:	4613      	mov	r3, r2
 80061c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b20      	cmp	r3, #32
 80061ce:	d11d      	bne.n	800620c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_UART_Receive_IT+0x26>
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e016      	b.n	800620e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_UART_Receive_IT+0x38>
 80061ea:	2302      	movs	r3, #2
 80061ec:	e00f      	b.n	800620e <HAL_UART_Receive_IT+0x58>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80061fc:	88fb      	ldrh	r3, [r7, #6]
 80061fe:	461a      	mov	r2, r3
 8006200:	68b9      	ldr	r1, [r7, #8]
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 fb24 	bl	8006850 <UART_Start_Receive_IT>
 8006208:	4603      	mov	r3, r0
 800620a:	e000      	b.n	800620e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800620c:	2302      	movs	r3, #2
  }
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b0ba      	sub	sp, #232	; 0xe8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800623e:	2300      	movs	r3, #0
 8006240:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006244:	2300      	movs	r3, #0
 8006246:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800624a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800624e:	f003 030f 	and.w	r3, r3, #15
 8006252:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006256:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10f      	bne.n	800627e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800625e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d009      	beq.n	800627e <HAL_UART_IRQHandler+0x66>
 800626a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fc07 	bl	8006a8a <UART_Receive_IT>
      return;
 800627c:	e256      	b.n	800672c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800627e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 80de 	beq.w	8006444 <HAL_UART_IRQHandler+0x22c>
 8006288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	2b00      	cmp	r3, #0
 8006292:	d106      	bne.n	80062a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006298:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800629c:	2b00      	cmp	r3, #0
 800629e:	f000 80d1 	beq.w	8006444 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00b      	beq.n	80062c6 <HAL_UART_IRQHandler+0xae>
 80062ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d005      	beq.n	80062c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062be:	f043 0201 	orr.w	r2, r3, #1
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ca:	f003 0304 	and.w	r3, r3, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00b      	beq.n	80062ea <HAL_UART_IRQHandler+0xd2>
 80062d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d005      	beq.n	80062ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e2:	f043 0202 	orr.w	r2, r3, #2
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00b      	beq.n	800630e <HAL_UART_IRQHandler+0xf6>
 80062f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d005      	beq.n	800630e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	f043 0204 	orr.w	r2, r3, #4
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800630e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d011      	beq.n	800633e <HAL_UART_IRQHandler+0x126>
 800631a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d105      	bne.n	8006332 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d005      	beq.n	800633e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	f043 0208 	orr.w	r2, r3, #8
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 81ed 	beq.w	8006722 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <HAL_UART_IRQHandler+0x14e>
 8006354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006358:	f003 0320 	and.w	r3, r3, #32
 800635c:	2b00      	cmp	r3, #0
 800635e:	d002      	beq.n	8006366 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fb92 	bl	8006a8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006370:	2b40      	cmp	r3, #64	; 0x40
 8006372:	bf0c      	ite	eq
 8006374:	2301      	moveq	r3, #1
 8006376:	2300      	movne	r3, #0
 8006378:	b2db      	uxtb	r3, r3
 800637a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006382:	f003 0308 	and.w	r3, r3, #8
 8006386:	2b00      	cmp	r3, #0
 8006388:	d103      	bne.n	8006392 <HAL_UART_IRQHandler+0x17a>
 800638a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800638e:	2b00      	cmp	r3, #0
 8006390:	d04f      	beq.n	8006432 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 fa9a 	bl	80068cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a2:	2b40      	cmp	r3, #64	; 0x40
 80063a4:	d141      	bne.n	800642a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3314      	adds	r3, #20
 80063ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063b4:	e853 3f00 	ldrex	r3, [r3]
 80063b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80063bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80063c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	3314      	adds	r3, #20
 80063ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80063d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80063d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80063de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80063ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1d9      	bne.n	80063a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d013      	beq.n	8006422 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fe:	4a7d      	ldr	r2, [pc, #500]	; (80065f4 <HAL_UART_IRQHandler+0x3dc>)
 8006400:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006406:	4618      	mov	r0, r3
 8006408:	f7fc f8fd 	bl	8002606 <HAL_DMA_Abort_IT>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d016      	beq.n	8006440 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800641c:	4610      	mov	r0, r2
 800641e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006420:	e00e      	b.n	8006440 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f990 	bl	8006748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006428:	e00a      	b.n	8006440 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f98c 	bl	8006748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006430:	e006      	b.n	8006440 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f988 	bl	8006748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800643e:	e170      	b.n	8006722 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006440:	bf00      	nop
    return;
 8006442:	e16e      	b.n	8006722 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006448:	2b01      	cmp	r3, #1
 800644a:	f040 814a 	bne.w	80066e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800644e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006452:	f003 0310 	and.w	r3, r3, #16
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 8143 	beq.w	80066e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800645c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 813c 	beq.w	80066e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800646a:	2300      	movs	r3, #0
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	60bb      	str	r3, [r7, #8]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	60bb      	str	r3, [r7, #8]
 800647e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800648a:	2b40      	cmp	r3, #64	; 0x40
 800648c:	f040 80b4 	bne.w	80065f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800649c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 8140 	beq.w	8006726 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80064aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064ae:	429a      	cmp	r2, r3
 80064b0:	f080 8139 	bcs.w	8006726 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80064ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064c6:	f000 8088 	beq.w	80065da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	330c      	adds	r3, #12
 80064d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064d8:	e853 3f00 	ldrex	r3, [r3]
 80064dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80064e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	330c      	adds	r3, #12
 80064f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80064f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006502:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800650e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1d9      	bne.n	80064ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	3314      	adds	r3, #20
 800651c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006520:	e853 3f00 	ldrex	r3, [r3]
 8006524:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006526:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006528:	f023 0301 	bic.w	r3, r3, #1
 800652c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	3314      	adds	r3, #20
 8006536:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800653a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800653e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006542:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006546:	e841 2300 	strex	r3, r2, [r1]
 800654a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800654c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e1      	bne.n	8006516 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	3314      	adds	r3, #20
 8006558:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800655c:	e853 3f00 	ldrex	r3, [r3]
 8006560:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006562:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006564:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006568:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	3314      	adds	r3, #20
 8006572:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006576:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006578:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800657c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800657e:	e841 2300 	strex	r3, r2, [r1]
 8006582:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006584:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1e3      	bne.n	8006552 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2220      	movs	r2, #32
 800658e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	330c      	adds	r3, #12
 800659e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065a2:	e853 3f00 	ldrex	r3, [r3]
 80065a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80065a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065aa:	f023 0310 	bic.w	r3, r3, #16
 80065ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	330c      	adds	r3, #12
 80065b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80065bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80065be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80065c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065c4:	e841 2300 	strex	r3, r2, [r1]
 80065c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80065ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1e3      	bne.n	8006598 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7fb ffa6 	bl	8002526 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	4619      	mov	r1, r3
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 f8b6 	bl	800675c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065f0:	e099      	b.n	8006726 <HAL_UART_IRQHandler+0x50e>
 80065f2:	bf00      	nop
 80065f4:	08006993 	.word	0x08006993
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006600:	b29b      	uxth	r3, r3
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800660c:	b29b      	uxth	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	f000 808b 	beq.w	800672a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006614:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 8086 	beq.w	800672a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	330c      	adds	r3, #12
 8006624:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800662e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006630:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006634:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	330c      	adds	r3, #12
 800663e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006642:	647a      	str	r2, [r7, #68]	; 0x44
 8006644:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006646:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006648:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800664a:	e841 2300 	strex	r3, r2, [r1]
 800664e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1e3      	bne.n	800661e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3314      	adds	r3, #20
 800665c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	623b      	str	r3, [r7, #32]
   return(result);
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	f023 0301 	bic.w	r3, r3, #1
 800666c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	3314      	adds	r3, #20
 8006676:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800667a:	633a      	str	r2, [r7, #48]	; 0x30
 800667c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e3      	bne.n	8006656 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2220      	movs	r2, #32
 8006692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	330c      	adds	r3, #12
 80066a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f023 0310 	bic.w	r3, r3, #16
 80066b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	330c      	adds	r3, #12
 80066bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80066c0:	61fa      	str	r2, [r7, #28]
 80066c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	69b9      	ldr	r1, [r7, #24]
 80066c6:	69fa      	ldr	r2, [r7, #28]
 80066c8:	e841 2300 	strex	r3, r2, [r1]
 80066cc:	617b      	str	r3, [r7, #20]
   return(result);
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e3      	bne.n	800669c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066d8:	4619      	mov	r1, r3
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f83e 	bl	800675c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066e0:	e023      	b.n	800672a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d009      	beq.n	8006702 <HAL_UART_IRQHandler+0x4ea>
 80066ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f95d 	bl	80069ba <UART_Transmit_IT>
    return;
 8006700:	e014      	b.n	800672c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00e      	beq.n	800672c <HAL_UART_IRQHandler+0x514>
 800670e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006716:	2b00      	cmp	r3, #0
 8006718:	d008      	beq.n	800672c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f99d 	bl	8006a5a <UART_EndTransmit_IT>
    return;
 8006720:	e004      	b.n	800672c <HAL_UART_IRQHandler+0x514>
    return;
 8006722:	bf00      	nop
 8006724:	e002      	b.n	800672c <HAL_UART_IRQHandler+0x514>
      return;
 8006726:	bf00      	nop
 8006728:	e000      	b.n	800672c <HAL_UART_IRQHandler+0x514>
      return;
 800672a:	bf00      	nop
  }
}
 800672c:	37e8      	adds	r7, #232	; 0xe8
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop

08006734 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	460b      	mov	r3, r1
 8006766:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b090      	sub	sp, #64	; 0x40
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	603b      	str	r3, [r7, #0]
 8006780:	4613      	mov	r3, r2
 8006782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006784:	e050      	b.n	8006828 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d04c      	beq.n	8006828 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800678e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006794:	f7fb fd86 	bl	80022a4 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d241      	bcs.n	8006828 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	330c      	adds	r3, #12
 80067aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	330c      	adds	r3, #12
 80067c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067c4:	637a      	str	r2, [r7, #52]	; 0x34
 80067c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067cc:	e841 2300 	strex	r3, r2, [r1]
 80067d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1e5      	bne.n	80067a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	3314      	adds	r3, #20
 80067de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	e853 3f00 	ldrex	r3, [r3]
 80067e6:	613b      	str	r3, [r7, #16]
   return(result);
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	f023 0301 	bic.w	r3, r3, #1
 80067ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	3314      	adds	r3, #20
 80067f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067f8:	623a      	str	r2, [r7, #32]
 80067fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fc:	69f9      	ldr	r1, [r7, #28]
 80067fe:	6a3a      	ldr	r2, [r7, #32]
 8006800:	e841 2300 	strex	r3, r2, [r1]
 8006804:	61bb      	str	r3, [r7, #24]
   return(result);
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1e5      	bne.n	80067d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2220      	movs	r2, #32
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2220      	movs	r2, #32
 8006818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e00f      	b.n	8006848 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	4013      	ands	r3, r2
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	429a      	cmp	r2, r3
 8006836:	bf0c      	ite	eq
 8006838:	2301      	moveq	r3, #1
 800683a:	2300      	movne	r3, #0
 800683c:	b2db      	uxtb	r3, r3
 800683e:	461a      	mov	r2, r3
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	429a      	cmp	r2, r3
 8006844:	d09f      	beq.n	8006786 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3740      	adds	r7, #64	; 0x40
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	4613      	mov	r3, r2
 800685c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	88fa      	ldrh	r2, [r7, #6]
 8006868:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	88fa      	ldrh	r2, [r7, #6]
 800686e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2222      	movs	r2, #34	; 0x22
 800687a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d007      	beq.n	800689e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68da      	ldr	r2, [r3, #12]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800689c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	695a      	ldr	r2, [r3, #20]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f042 0201 	orr.w	r2, r2, #1
 80068ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68da      	ldr	r2, [r3, #12]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f042 0220 	orr.w	r2, r2, #32
 80068bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b095      	sub	sp, #84	; 0x54
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	330c      	adds	r3, #12
 80068da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068de:	e853 3f00 	ldrex	r3, [r3]
 80068e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068f4:	643a      	str	r2, [r7, #64]	; 0x40
 80068f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068fc:	e841 2300 	strex	r3, r2, [r1]
 8006900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1e5      	bne.n	80068d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3314      	adds	r3, #20
 800690e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	e853 3f00 	ldrex	r3, [r3]
 8006916:	61fb      	str	r3, [r7, #28]
   return(result);
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	f023 0301 	bic.w	r3, r3, #1
 800691e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3314      	adds	r3, #20
 8006926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006928:	62fa      	str	r2, [r7, #44]	; 0x2c
 800692a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800692e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006930:	e841 2300 	strex	r3, r2, [r1]
 8006934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e5      	bne.n	8006908 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006940:	2b01      	cmp	r3, #1
 8006942:	d119      	bne.n	8006978 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	330c      	adds	r3, #12
 800694a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	60bb      	str	r3, [r7, #8]
   return(result);
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	f023 0310 	bic.w	r3, r3, #16
 800695a:	647b      	str	r3, [r7, #68]	; 0x44
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006964:	61ba      	str	r2, [r7, #24]
 8006966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006968:	6979      	ldr	r1, [r7, #20]
 800696a:	69ba      	ldr	r2, [r7, #24]
 800696c:	e841 2300 	strex	r3, r2, [r1]
 8006970:	613b      	str	r3, [r7, #16]
   return(result);
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1e5      	bne.n	8006944 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2220      	movs	r2, #32
 800697c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006986:	bf00      	nop
 8006988:	3754      	adds	r7, #84	; 0x54
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr

08006992 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006992:	b580      	push	{r7, lr}
 8006994:	b084      	sub	sp, #16
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069ac:	68f8      	ldr	r0, [r7, #12]
 80069ae:	f7ff fecb 	bl	8006748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069b2:	bf00      	nop
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069ba:	b480      	push	{r7}
 80069bc:	b085      	sub	sp, #20
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b21      	cmp	r3, #33	; 0x21
 80069cc:	d13e      	bne.n	8006a4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069d6:	d114      	bne.n	8006a02 <UART_Transmit_IT+0x48>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d110      	bne.n	8006a02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a1b      	ldr	r3, [r3, #32]
 80069e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	881b      	ldrh	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	1c9a      	adds	r2, r3, #2
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	621a      	str	r2, [r3, #32]
 8006a00:	e008      	b.n	8006a14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	1c59      	adds	r1, r3, #1
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6211      	str	r1, [r2, #32]
 8006a0c:	781a      	ldrb	r2, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	4619      	mov	r1, r3
 8006a22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10f      	bne.n	8006a48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	e000      	b.n	8006a4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a4c:	2302      	movs	r3, #2
  }
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b082      	sub	sp, #8
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7ff fe5a 	bl	8006734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a80:	2300      	movs	r3, #0
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3708      	adds	r7, #8
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b08c      	sub	sp, #48	; 0x30
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b22      	cmp	r3, #34	; 0x22
 8006a9c:	f040 80ab 	bne.w	8006bf6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa8:	d117      	bne.n	8006ada <UART_Receive_IT+0x50>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d113      	bne.n	8006ada <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006acc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad2:	1c9a      	adds	r2, r3, #2
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8006ad8:	e026      	b.n	8006b28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ade:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aec:	d007      	beq.n	8006afe <UART_Receive_IT+0x74>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10a      	bne.n	8006b0c <UART_Receive_IT+0x82>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b08:	701a      	strb	r2, [r3, #0]
 8006b0a:	e008      	b.n	8006b1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b18:	b2da      	uxtb	r2, r3
 8006b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b22:	1c5a      	adds	r2, r3, #1
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	4619      	mov	r1, r3
 8006b36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d15a      	bne.n	8006bf2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0220 	bic.w	r2, r2, #32
 8006b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68da      	ldr	r2, [r3, #12]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	695a      	ldr	r2, [r3, #20]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0201 	bic.w	r2, r2, #1
 8006b6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d135      	bne.n	8006be8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	330c      	adds	r3, #12
 8006b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	613b      	str	r3, [r7, #16]
   return(result);
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	f023 0310 	bic.w	r3, r3, #16
 8006b98:	627b      	str	r3, [r7, #36]	; 0x24
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ba2:	623a      	str	r2, [r7, #32]
 8006ba4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	69f9      	ldr	r1, [r7, #28]
 8006ba8:	6a3a      	ldr	r2, [r7, #32]
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e5      	bne.n	8006b82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0310 	and.w	r3, r3, #16
 8006bc0:	2b10      	cmp	r3, #16
 8006bc2:	d10a      	bne.n	8006bda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60fb      	str	r3, [r7, #12]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	60fb      	str	r3, [r7, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bde:	4619      	mov	r1, r3
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f7ff fdbb 	bl	800675c <HAL_UARTEx_RxEventCallback>
 8006be6:	e002      	b.n	8006bee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7fb f9d1 	bl	8001f90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	e002      	b.n	8006bf8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	e000      	b.n	8006bf8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006bf6:	2302      	movs	r3, #2
  }
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3730      	adds	r7, #48	; 0x30
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c04:	b0c0      	sub	sp, #256	; 0x100
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1c:	68d9      	ldr	r1, [r3, #12]
 8006c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	ea40 0301 	orr.w	r3, r0, r1
 8006c28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	431a      	orrs	r2, r3
 8006c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c58:	f021 010c 	bic.w	r1, r1, #12
 8006c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c66:	430b      	orrs	r3, r1
 8006c68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c7a:	6999      	ldr	r1, [r3, #24]
 8006c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	ea40 0301 	orr.w	r3, r0, r1
 8006c86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	4b8f      	ldr	r3, [pc, #572]	; (8006ecc <UART_SetConfig+0x2cc>)
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d005      	beq.n	8006ca0 <UART_SetConfig+0xa0>
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4b8d      	ldr	r3, [pc, #564]	; (8006ed0 <UART_SetConfig+0x2d0>)
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d104      	bne.n	8006caa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ca0:	f7fd fc5c 	bl	800455c <HAL_RCC_GetPCLK2Freq>
 8006ca4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006ca8:	e003      	b.n	8006cb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006caa:	f7fd fc43 	bl	8004534 <HAL_RCC_GetPCLK1Freq>
 8006cae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb6:	69db      	ldr	r3, [r3, #28]
 8006cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cbc:	f040 810c 	bne.w	8006ed8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006cca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006cce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	1891      	adds	r1, r2, r2
 8006cd8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006cda:	415b      	adcs	r3, r3
 8006cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	eb12 0801 	adds.w	r8, r2, r1
 8006ce8:	4629      	mov	r1, r5
 8006cea:	eb43 0901 	adc.w	r9, r3, r1
 8006cee:	f04f 0200 	mov.w	r2, #0
 8006cf2:	f04f 0300 	mov.w	r3, #0
 8006cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d02:	4690      	mov	r8, r2
 8006d04:	4699      	mov	r9, r3
 8006d06:	4623      	mov	r3, r4
 8006d08:	eb18 0303 	adds.w	r3, r8, r3
 8006d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d10:	462b      	mov	r3, r5
 8006d12:	eb49 0303 	adc.w	r3, r9, r3
 8006d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d2e:	460b      	mov	r3, r1
 8006d30:	18db      	adds	r3, r3, r3
 8006d32:	653b      	str	r3, [r7, #80]	; 0x50
 8006d34:	4613      	mov	r3, r2
 8006d36:	eb42 0303 	adc.w	r3, r2, r3
 8006d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8006d3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d44:	f7f9 faa4 	bl	8000290 <__aeabi_uldivmod>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	4b61      	ldr	r3, [pc, #388]	; (8006ed4 <UART_SetConfig+0x2d4>)
 8006d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006d52:	095b      	lsrs	r3, r3, #5
 8006d54:	011c      	lsls	r4, r3, #4
 8006d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006d64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006d68:	4642      	mov	r2, r8
 8006d6a:	464b      	mov	r3, r9
 8006d6c:	1891      	adds	r1, r2, r2
 8006d6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d70:	415b      	adcs	r3, r3
 8006d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d78:	4641      	mov	r1, r8
 8006d7a:	eb12 0a01 	adds.w	sl, r2, r1
 8006d7e:	4649      	mov	r1, r9
 8006d80:	eb43 0b01 	adc.w	fp, r3, r1
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d98:	4692      	mov	sl, r2
 8006d9a:	469b      	mov	fp, r3
 8006d9c:	4643      	mov	r3, r8
 8006d9e:	eb1a 0303 	adds.w	r3, sl, r3
 8006da2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006da6:	464b      	mov	r3, r9
 8006da8:	eb4b 0303 	adc.w	r3, fp, r3
 8006dac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006dbc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006dc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	18db      	adds	r3, r3, r3
 8006dc8:	643b      	str	r3, [r7, #64]	; 0x40
 8006dca:	4613      	mov	r3, r2
 8006dcc:	eb42 0303 	adc.w	r3, r2, r3
 8006dd0:	647b      	str	r3, [r7, #68]	; 0x44
 8006dd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006dd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006dda:	f7f9 fa59 	bl	8000290 <__aeabi_uldivmod>
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	4611      	mov	r1, r2
 8006de4:	4b3b      	ldr	r3, [pc, #236]	; (8006ed4 <UART_SetConfig+0x2d4>)
 8006de6:	fba3 2301 	umull	r2, r3, r3, r1
 8006dea:	095b      	lsrs	r3, r3, #5
 8006dec:	2264      	movs	r2, #100	; 0x64
 8006dee:	fb02 f303 	mul.w	r3, r2, r3
 8006df2:	1acb      	subs	r3, r1, r3
 8006df4:	00db      	lsls	r3, r3, #3
 8006df6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006dfa:	4b36      	ldr	r3, [pc, #216]	; (8006ed4 <UART_SetConfig+0x2d4>)
 8006dfc:	fba3 2302 	umull	r2, r3, r3, r2
 8006e00:	095b      	lsrs	r3, r3, #5
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e08:	441c      	add	r4, r3
 8006e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006e1c:	4642      	mov	r2, r8
 8006e1e:	464b      	mov	r3, r9
 8006e20:	1891      	adds	r1, r2, r2
 8006e22:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e24:	415b      	adcs	r3, r3
 8006e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e2c:	4641      	mov	r1, r8
 8006e2e:	1851      	adds	r1, r2, r1
 8006e30:	6339      	str	r1, [r7, #48]	; 0x30
 8006e32:	4649      	mov	r1, r9
 8006e34:	414b      	adcs	r3, r1
 8006e36:	637b      	str	r3, [r7, #52]	; 0x34
 8006e38:	f04f 0200 	mov.w	r2, #0
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e44:	4659      	mov	r1, fp
 8006e46:	00cb      	lsls	r3, r1, #3
 8006e48:	4651      	mov	r1, sl
 8006e4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e4e:	4651      	mov	r1, sl
 8006e50:	00ca      	lsls	r2, r1, #3
 8006e52:	4610      	mov	r0, r2
 8006e54:	4619      	mov	r1, r3
 8006e56:	4603      	mov	r3, r0
 8006e58:	4642      	mov	r2, r8
 8006e5a:	189b      	adds	r3, r3, r2
 8006e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e60:	464b      	mov	r3, r9
 8006e62:	460a      	mov	r2, r1
 8006e64:	eb42 0303 	adc.w	r3, r2, r3
 8006e68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e80:	460b      	mov	r3, r1
 8006e82:	18db      	adds	r3, r3, r3
 8006e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e86:	4613      	mov	r3, r2
 8006e88:	eb42 0303 	adc.w	r3, r2, r3
 8006e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e96:	f7f9 f9fb 	bl	8000290 <__aeabi_uldivmod>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4b0d      	ldr	r3, [pc, #52]	; (8006ed4 <UART_SetConfig+0x2d4>)
 8006ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea4:	095b      	lsrs	r3, r3, #5
 8006ea6:	2164      	movs	r1, #100	; 0x64
 8006ea8:	fb01 f303 	mul.w	r3, r1, r3
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	3332      	adds	r3, #50	; 0x32
 8006eb2:	4a08      	ldr	r2, [pc, #32]	; (8006ed4 <UART_SetConfig+0x2d4>)
 8006eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb8:	095b      	lsrs	r3, r3, #5
 8006eba:	f003 0207 	and.w	r2, r3, #7
 8006ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4422      	add	r2, r4
 8006ec6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ec8:	e105      	b.n	80070d6 <UART_SetConfig+0x4d6>
 8006eca:	bf00      	nop
 8006ecc:	40011000 	.word	0x40011000
 8006ed0:	40011400 	.word	0x40011400
 8006ed4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006edc:	2200      	movs	r2, #0
 8006ede:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ee2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006ee6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006eea:	4642      	mov	r2, r8
 8006eec:	464b      	mov	r3, r9
 8006eee:	1891      	adds	r1, r2, r2
 8006ef0:	6239      	str	r1, [r7, #32]
 8006ef2:	415b      	adcs	r3, r3
 8006ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ef6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006efa:	4641      	mov	r1, r8
 8006efc:	1854      	adds	r4, r2, r1
 8006efe:	4649      	mov	r1, r9
 8006f00:	eb43 0501 	adc.w	r5, r3, r1
 8006f04:	f04f 0200 	mov.w	r2, #0
 8006f08:	f04f 0300 	mov.w	r3, #0
 8006f0c:	00eb      	lsls	r3, r5, #3
 8006f0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f12:	00e2      	lsls	r2, r4, #3
 8006f14:	4614      	mov	r4, r2
 8006f16:	461d      	mov	r5, r3
 8006f18:	4643      	mov	r3, r8
 8006f1a:	18e3      	adds	r3, r4, r3
 8006f1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f20:	464b      	mov	r3, r9
 8006f22:	eb45 0303 	adc.w	r3, r5, r3
 8006f26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f3a:	f04f 0200 	mov.w	r2, #0
 8006f3e:	f04f 0300 	mov.w	r3, #0
 8006f42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f46:	4629      	mov	r1, r5
 8006f48:	008b      	lsls	r3, r1, #2
 8006f4a:	4621      	mov	r1, r4
 8006f4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f50:	4621      	mov	r1, r4
 8006f52:	008a      	lsls	r2, r1, #2
 8006f54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f58:	f7f9 f99a 	bl	8000290 <__aeabi_uldivmod>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4b60      	ldr	r3, [pc, #384]	; (80070e4 <UART_SetConfig+0x4e4>)
 8006f62:	fba3 2302 	umull	r2, r3, r3, r2
 8006f66:	095b      	lsrs	r3, r3, #5
 8006f68:	011c      	lsls	r4, r3, #4
 8006f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f7c:	4642      	mov	r2, r8
 8006f7e:	464b      	mov	r3, r9
 8006f80:	1891      	adds	r1, r2, r2
 8006f82:	61b9      	str	r1, [r7, #24]
 8006f84:	415b      	adcs	r3, r3
 8006f86:	61fb      	str	r3, [r7, #28]
 8006f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f8c:	4641      	mov	r1, r8
 8006f8e:	1851      	adds	r1, r2, r1
 8006f90:	6139      	str	r1, [r7, #16]
 8006f92:	4649      	mov	r1, r9
 8006f94:	414b      	adcs	r3, r1
 8006f96:	617b      	str	r3, [r7, #20]
 8006f98:	f04f 0200 	mov.w	r2, #0
 8006f9c:	f04f 0300 	mov.w	r3, #0
 8006fa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fa4:	4659      	mov	r1, fp
 8006fa6:	00cb      	lsls	r3, r1, #3
 8006fa8:	4651      	mov	r1, sl
 8006faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fae:	4651      	mov	r1, sl
 8006fb0:	00ca      	lsls	r2, r1, #3
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	4642      	mov	r2, r8
 8006fba:	189b      	adds	r3, r3, r2
 8006fbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006fc0:	464b      	mov	r3, r9
 8006fc2:	460a      	mov	r2, r1
 8006fc4:	eb42 0303 	adc.w	r3, r2, r3
 8006fc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	f04f 0300 	mov.w	r3, #0
 8006fe0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006fe4:	4649      	mov	r1, r9
 8006fe6:	008b      	lsls	r3, r1, #2
 8006fe8:	4641      	mov	r1, r8
 8006fea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fee:	4641      	mov	r1, r8
 8006ff0:	008a      	lsls	r2, r1, #2
 8006ff2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006ff6:	f7f9 f94b 	bl	8000290 <__aeabi_uldivmod>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	4b39      	ldr	r3, [pc, #228]	; (80070e4 <UART_SetConfig+0x4e4>)
 8007000:	fba3 1302 	umull	r1, r3, r3, r2
 8007004:	095b      	lsrs	r3, r3, #5
 8007006:	2164      	movs	r1, #100	; 0x64
 8007008:	fb01 f303 	mul.w	r3, r1, r3
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	3332      	adds	r3, #50	; 0x32
 8007012:	4a34      	ldr	r2, [pc, #208]	; (80070e4 <UART_SetConfig+0x4e4>)
 8007014:	fba2 2303 	umull	r2, r3, r2, r3
 8007018:	095b      	lsrs	r3, r3, #5
 800701a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800701e:	441c      	add	r4, r3
 8007020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007024:	2200      	movs	r2, #0
 8007026:	673b      	str	r3, [r7, #112]	; 0x70
 8007028:	677a      	str	r2, [r7, #116]	; 0x74
 800702a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800702e:	4642      	mov	r2, r8
 8007030:	464b      	mov	r3, r9
 8007032:	1891      	adds	r1, r2, r2
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	415b      	adcs	r3, r3
 8007038:	60fb      	str	r3, [r7, #12]
 800703a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800703e:	4641      	mov	r1, r8
 8007040:	1851      	adds	r1, r2, r1
 8007042:	6039      	str	r1, [r7, #0]
 8007044:	4649      	mov	r1, r9
 8007046:	414b      	adcs	r3, r1
 8007048:	607b      	str	r3, [r7, #4]
 800704a:	f04f 0200 	mov.w	r2, #0
 800704e:	f04f 0300 	mov.w	r3, #0
 8007052:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007056:	4659      	mov	r1, fp
 8007058:	00cb      	lsls	r3, r1, #3
 800705a:	4651      	mov	r1, sl
 800705c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007060:	4651      	mov	r1, sl
 8007062:	00ca      	lsls	r2, r1, #3
 8007064:	4610      	mov	r0, r2
 8007066:	4619      	mov	r1, r3
 8007068:	4603      	mov	r3, r0
 800706a:	4642      	mov	r2, r8
 800706c:	189b      	adds	r3, r3, r2
 800706e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007070:	464b      	mov	r3, r9
 8007072:	460a      	mov	r2, r1
 8007074:	eb42 0303 	adc.w	r3, r2, r3
 8007078:	66fb      	str	r3, [r7, #108]	; 0x6c
 800707a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	663b      	str	r3, [r7, #96]	; 0x60
 8007084:	667a      	str	r2, [r7, #100]	; 0x64
 8007086:	f04f 0200 	mov.w	r2, #0
 800708a:	f04f 0300 	mov.w	r3, #0
 800708e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007092:	4649      	mov	r1, r9
 8007094:	008b      	lsls	r3, r1, #2
 8007096:	4641      	mov	r1, r8
 8007098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800709c:	4641      	mov	r1, r8
 800709e:	008a      	lsls	r2, r1, #2
 80070a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80070a4:	f7f9 f8f4 	bl	8000290 <__aeabi_uldivmod>
 80070a8:	4602      	mov	r2, r0
 80070aa:	460b      	mov	r3, r1
 80070ac:	4b0d      	ldr	r3, [pc, #52]	; (80070e4 <UART_SetConfig+0x4e4>)
 80070ae:	fba3 1302 	umull	r1, r3, r3, r2
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	2164      	movs	r1, #100	; 0x64
 80070b6:	fb01 f303 	mul.w	r3, r1, r3
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	011b      	lsls	r3, r3, #4
 80070be:	3332      	adds	r3, #50	; 0x32
 80070c0:	4a08      	ldr	r2, [pc, #32]	; (80070e4 <UART_SetConfig+0x4e4>)
 80070c2:	fba2 2303 	umull	r2, r3, r2, r3
 80070c6:	095b      	lsrs	r3, r3, #5
 80070c8:	f003 020f 	and.w	r2, r3, #15
 80070cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4422      	add	r2, r4
 80070d4:	609a      	str	r2, [r3, #8]
}
 80070d6:	bf00      	nop
 80070d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80070dc:	46bd      	mov	sp, r7
 80070de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070e2:	bf00      	nop
 80070e4:	51eb851f 	.word	0x51eb851f

080070e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070e8:	b084      	sub	sp, #16
 80070ea:	b580      	push	{r7, lr}
 80070ec:	b084      	sub	sp, #16
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	f107 001c 	add.w	r0, r7, #28
 80070f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d122      	bne.n	8007146 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007104:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800712a:	2b01      	cmp	r3, #1
 800712c:	d105      	bne.n	800713a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 faa2 	bl	8007684 <USB_CoreReset>
 8007140:	4603      	mov	r3, r0
 8007142:	73fb      	strb	r3, [r7, #15]
 8007144:	e01a      	b.n	800717c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fa96 	bl	8007684 <USB_CoreReset>
 8007158:	4603      	mov	r3, r0
 800715a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800715c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d106      	bne.n	8007170 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007166:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	639a      	str	r2, [r3, #56]	; 0x38
 800716e:	e005      	b.n	800717c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800717c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717e:	2b01      	cmp	r3, #1
 8007180:	d10b      	bne.n	800719a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f043 0206 	orr.w	r2, r3, #6
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f043 0220 	orr.w	r2, r3, #32
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800719a:	7bfb      	ldrb	r3, [r7, #15]
}
 800719c:	4618      	mov	r0, r3
 800719e:	3710      	adds	r7, #16
 80071a0:	46bd      	mov	sp, r7
 80071a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a6:	b004      	add	sp, #16
 80071a8:	4770      	bx	lr

080071aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b083      	sub	sp, #12
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f023 0201 	bic.w	r2, r3, #1
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	460b      	mov	r3, r1
 80071d6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d115      	bne.n	800721a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80071fa:	2001      	movs	r0, #1
 80071fc:	f7fb f85e 	bl	80022bc <HAL_Delay>
      ms++;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	3301      	adds	r3, #1
 8007204:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fa2e 	bl	8007668 <USB_GetMode>
 800720c:	4603      	mov	r3, r0
 800720e:	2b01      	cmp	r3, #1
 8007210:	d01e      	beq.n	8007250 <USB_SetCurrentMode+0x84>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2b31      	cmp	r3, #49	; 0x31
 8007216:	d9f0      	bls.n	80071fa <USB_SetCurrentMode+0x2e>
 8007218:	e01a      	b.n	8007250 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800721a:	78fb      	ldrb	r3, [r7, #3]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d115      	bne.n	800724c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800722c:	2001      	movs	r0, #1
 800722e:	f7fb f845 	bl	80022bc <HAL_Delay>
      ms++;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	3301      	adds	r3, #1
 8007236:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fa15 	bl	8007668 <USB_GetMode>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <USB_SetCurrentMode+0x84>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2b31      	cmp	r3, #49	; 0x31
 8007248:	d9f0      	bls.n	800722c <USB_SetCurrentMode+0x60>
 800724a:	e001      	b.n	8007250 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e005      	b.n	800725c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2b32      	cmp	r3, #50	; 0x32
 8007254:	d101      	bne.n	800725a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e000      	b.n	800725c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3710      	adds	r7, #16
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007264:	b084      	sub	sp, #16
 8007266:	b580      	push	{r7, lr}
 8007268:	b086      	sub	sp, #24
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007272:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007276:	2300      	movs	r3, #0
 8007278:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800727e:	2300      	movs	r3, #0
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	e009      	b.n	8007298 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	3340      	adds	r3, #64	; 0x40
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	2200      	movs	r2, #0
 8007290:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	3301      	adds	r3, #1
 8007296:	613b      	str	r3, [r7, #16]
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	2b0e      	cmp	r3, #14
 800729c:	d9f2      	bls.n	8007284 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800729e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d11c      	bne.n	80072de <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80072b2:	f043 0302 	orr.w	r3, r3, #2
 80072b6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072bc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	639a      	str	r2, [r3, #56]	; 0x38
 80072dc:	e00b      	b.n	80072f6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80072fc:	461a      	mov	r2, r3
 80072fe:	2300      	movs	r3, #0
 8007300:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007308:	4619      	mov	r1, r3
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007310:	461a      	mov	r2, r3
 8007312:	680b      	ldr	r3, [r1, #0]
 8007314:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007318:	2b01      	cmp	r3, #1
 800731a:	d10c      	bne.n	8007336 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731e:	2b00      	cmp	r3, #0
 8007320:	d104      	bne.n	800732c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007322:	2100      	movs	r1, #0
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f965 	bl	80075f4 <USB_SetDevSpeed>
 800732a:	e008      	b.n	800733e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800732c:	2101      	movs	r1, #1
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f960 	bl	80075f4 <USB_SetDevSpeed>
 8007334:	e003      	b.n	800733e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007336:	2103      	movs	r1, #3
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 f95b 	bl	80075f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800733e:	2110      	movs	r1, #16
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 f8f3 	bl	800752c <USB_FlushTxFifo>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 f91f 	bl	8007594 <USB_FlushRxFifo>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d001      	beq.n	8007360 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007366:	461a      	mov	r2, r3
 8007368:	2300      	movs	r3, #0
 800736a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007372:	461a      	mov	r2, r3
 8007374:	2300      	movs	r3, #0
 8007376:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800737e:	461a      	mov	r2, r3
 8007380:	2300      	movs	r3, #0
 8007382:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007384:	2300      	movs	r3, #0
 8007386:	613b      	str	r3, [r7, #16]
 8007388:	e043      	b.n	8007412 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	015a      	lsls	r2, r3, #5
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4413      	add	r3, r2
 8007392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800739c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073a0:	d118      	bne.n	80073d4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10a      	bne.n	80073be <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073b4:	461a      	mov	r2, r3
 80073b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80073ba:	6013      	str	r3, [r2, #0]
 80073bc:	e013      	b.n	80073e6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073ca:	461a      	mov	r2, r3
 80073cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	e008      	b.n	80073e6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e0:	461a      	mov	r2, r3
 80073e2:	2300      	movs	r3, #0
 80073e4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	015a      	lsls	r2, r3, #5
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073f2:	461a      	mov	r2, r3
 80073f4:	2300      	movs	r3, #0
 80073f6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	015a      	lsls	r2, r3, #5
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	4413      	add	r3, r2
 8007400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007404:	461a      	mov	r2, r3
 8007406:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800740a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	3301      	adds	r3, #1
 8007410:	613b      	str	r3, [r7, #16]
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	693a      	ldr	r2, [r7, #16]
 8007416:	429a      	cmp	r2, r3
 8007418:	d3b7      	bcc.n	800738a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800741a:	2300      	movs	r3, #0
 800741c:	613b      	str	r3, [r7, #16]
 800741e:	e043      	b.n	80074a8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	015a      	lsls	r2, r3, #5
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007432:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007436:	d118      	bne.n	800746a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d10a      	bne.n	8007454 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	015a      	lsls	r2, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4413      	add	r3, r2
 8007446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800744a:	461a      	mov	r2, r3
 800744c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007450:	6013      	str	r3, [r2, #0]
 8007452:	e013      	b.n	800747c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4413      	add	r3, r2
 800745c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007460:	461a      	mov	r2, r3
 8007462:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	e008      	b.n	800747c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	015a      	lsls	r2, r3, #5
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	4413      	add	r3, r2
 8007472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007476:	461a      	mov	r2, r3
 8007478:	2300      	movs	r3, #0
 800747a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	015a      	lsls	r2, r3, #5
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	4413      	add	r3, r2
 8007484:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007488:	461a      	mov	r2, r3
 800748a:	2300      	movs	r3, #0
 800748c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	015a      	lsls	r2, r3, #5
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	4413      	add	r3, r2
 8007496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800749a:	461a      	mov	r2, r3
 800749c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80074a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	3301      	adds	r3, #1
 80074a6:	613b      	str	r3, [r7, #16]
 80074a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074aa:	693a      	ldr	r2, [r7, #16]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d3b7      	bcc.n	8007420 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074c2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80074d0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80074d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d105      	bne.n	80074e4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f043 0210 	orr.w	r2, r3, #16
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	699a      	ldr	r2, [r3, #24]
 80074e8:	4b0f      	ldr	r3, [pc, #60]	; (8007528 <USB_DevInit+0x2c4>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80074f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d005      	beq.n	8007502 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	f043 0208 	orr.w	r2, r3, #8
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007502:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007504:	2b01      	cmp	r3, #1
 8007506:	d107      	bne.n	8007518 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007510:	f043 0304 	orr.w	r3, r3, #4
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007518:	7dfb      	ldrb	r3, [r7, #23]
}
 800751a:	4618      	mov	r0, r3
 800751c:	3718      	adds	r7, #24
 800751e:	46bd      	mov	sp, r7
 8007520:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007524:	b004      	add	sp, #16
 8007526:	4770      	bx	lr
 8007528:	803c3800 	.word	0x803c3800

0800752c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	3301      	adds	r3, #1
 800753e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	4a13      	ldr	r2, [pc, #76]	; (8007590 <USB_FlushTxFifo+0x64>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d901      	bls.n	800754c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e01b      	b.n	8007584 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	daf2      	bge.n	800753a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	019b      	lsls	r3, r3, #6
 800755c:	f043 0220 	orr.w	r2, r3, #32
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3301      	adds	r3, #1
 8007568:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4a08      	ldr	r2, [pc, #32]	; (8007590 <USB_FlushTxFifo+0x64>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e006      	b.n	8007584 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	f003 0320 	and.w	r3, r3, #32
 800757e:	2b20      	cmp	r3, #32
 8007580:	d0f0      	beq.n	8007564 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3714      	adds	r7, #20
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr
 8007590:	00030d40 	.word	0x00030d40

08007594 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3301      	adds	r3, #1
 80075a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	4a11      	ldr	r2, [pc, #68]	; (80075f0 <USB_FlushRxFifo+0x5c>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d901      	bls.n	80075b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e018      	b.n	80075e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	daf2      	bge.n	80075a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2210      	movs	r2, #16
 80075c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	3301      	adds	r3, #1
 80075c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	4a08      	ldr	r2, [pc, #32]	; (80075f0 <USB_FlushRxFifo+0x5c>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d901      	bls.n	80075d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e006      	b.n	80075e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	f003 0310 	and.w	r3, r3, #16
 80075de:	2b10      	cmp	r3, #16
 80075e0:	d0f0      	beq.n	80075c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	00030d40 	.word	0x00030d40

080075f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	460b      	mov	r3, r1
 80075fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	78fb      	ldrb	r3, [r7, #3]
 800760e:	68f9      	ldr	r1, [r7, #12]
 8007610:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007614:	4313      	orrs	r3, r2
 8007616:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007626:	b480      	push	{r7}
 8007628:	b085      	sub	sp, #20
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007640:	f023 0303 	bic.w	r3, r3, #3
 8007644:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007654:	f043 0302 	orr.w	r3, r3, #2
 8007658:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	695b      	ldr	r3, [r3, #20]
 8007674:	f003 0301 	and.w	r3, r3, #1
}
 8007678:	4618      	mov	r0, r3
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800768c:	2300      	movs	r3, #0
 800768e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	3301      	adds	r3, #1
 8007694:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	4a13      	ldr	r2, [pc, #76]	; (80076e8 <USB_CoreReset+0x64>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d901      	bls.n	80076a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e01b      	b.n	80076da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	daf2      	bge.n	8007690 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	f043 0201 	orr.w	r2, r3, #1
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3301      	adds	r3, #1
 80076be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a09      	ldr	r2, [pc, #36]	; (80076e8 <USB_CoreReset+0x64>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d901      	bls.n	80076cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	e006      	b.n	80076da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	f003 0301 	and.w	r3, r3, #1
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d0f0      	beq.n	80076ba <USB_CoreReset+0x36>

  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3714      	adds	r7, #20
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	00030d40 	.word	0x00030d40

080076ec <__errno>:
 80076ec:	4b01      	ldr	r3, [pc, #4]	; (80076f4 <__errno+0x8>)
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	20000018 	.word	0x20000018

080076f8 <__libc_init_array>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	4d0d      	ldr	r5, [pc, #52]	; (8007730 <__libc_init_array+0x38>)
 80076fc:	4c0d      	ldr	r4, [pc, #52]	; (8007734 <__libc_init_array+0x3c>)
 80076fe:	1b64      	subs	r4, r4, r5
 8007700:	10a4      	asrs	r4, r4, #2
 8007702:	2600      	movs	r6, #0
 8007704:	42a6      	cmp	r6, r4
 8007706:	d109      	bne.n	800771c <__libc_init_array+0x24>
 8007708:	4d0b      	ldr	r5, [pc, #44]	; (8007738 <__libc_init_array+0x40>)
 800770a:	4c0c      	ldr	r4, [pc, #48]	; (800773c <__libc_init_array+0x44>)
 800770c:	f001 fa00 	bl	8008b10 <_init>
 8007710:	1b64      	subs	r4, r4, r5
 8007712:	10a4      	asrs	r4, r4, #2
 8007714:	2600      	movs	r6, #0
 8007716:	42a6      	cmp	r6, r4
 8007718:	d105      	bne.n	8007726 <__libc_init_array+0x2e>
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007720:	4798      	blx	r3
 8007722:	3601      	adds	r6, #1
 8007724:	e7ee      	b.n	8007704 <__libc_init_array+0xc>
 8007726:	f855 3b04 	ldr.w	r3, [r5], #4
 800772a:	4798      	blx	r3
 800772c:	3601      	adds	r6, #1
 800772e:	e7f2      	b.n	8007716 <__libc_init_array+0x1e>
 8007730:	08008d1c 	.word	0x08008d1c
 8007734:	08008d1c 	.word	0x08008d1c
 8007738:	08008d1c 	.word	0x08008d1c
 800773c:	08008d20 	.word	0x08008d20

08007740 <memset>:
 8007740:	4402      	add	r2, r0
 8007742:	4603      	mov	r3, r0
 8007744:	4293      	cmp	r3, r2
 8007746:	d100      	bne.n	800774a <memset+0xa>
 8007748:	4770      	bx	lr
 800774a:	f803 1b01 	strb.w	r1, [r3], #1
 800774e:	e7f9      	b.n	8007744 <memset+0x4>

08007750 <iprintf>:
 8007750:	b40f      	push	{r0, r1, r2, r3}
 8007752:	4b0a      	ldr	r3, [pc, #40]	; (800777c <iprintf+0x2c>)
 8007754:	b513      	push	{r0, r1, r4, lr}
 8007756:	681c      	ldr	r4, [r3, #0]
 8007758:	b124      	cbz	r4, 8007764 <iprintf+0x14>
 800775a:	69a3      	ldr	r3, [r4, #24]
 800775c:	b913      	cbnz	r3, 8007764 <iprintf+0x14>
 800775e:	4620      	mov	r0, r4
 8007760:	f000 fa7e 	bl	8007c60 <__sinit>
 8007764:	ab05      	add	r3, sp, #20
 8007766:	9a04      	ldr	r2, [sp, #16]
 8007768:	68a1      	ldr	r1, [r4, #8]
 800776a:	9301      	str	r3, [sp, #4]
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fde3 	bl	8008338 <_vfiprintf_r>
 8007772:	b002      	add	sp, #8
 8007774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007778:	b004      	add	sp, #16
 800777a:	4770      	bx	lr
 800777c:	20000018 	.word	0x20000018

08007780 <_puts_r>:
 8007780:	b570      	push	{r4, r5, r6, lr}
 8007782:	460e      	mov	r6, r1
 8007784:	4605      	mov	r5, r0
 8007786:	b118      	cbz	r0, 8007790 <_puts_r+0x10>
 8007788:	6983      	ldr	r3, [r0, #24]
 800778a:	b90b      	cbnz	r3, 8007790 <_puts_r+0x10>
 800778c:	f000 fa68 	bl	8007c60 <__sinit>
 8007790:	69ab      	ldr	r3, [r5, #24]
 8007792:	68ac      	ldr	r4, [r5, #8]
 8007794:	b913      	cbnz	r3, 800779c <_puts_r+0x1c>
 8007796:	4628      	mov	r0, r5
 8007798:	f000 fa62 	bl	8007c60 <__sinit>
 800779c:	4b2c      	ldr	r3, [pc, #176]	; (8007850 <_puts_r+0xd0>)
 800779e:	429c      	cmp	r4, r3
 80077a0:	d120      	bne.n	80077e4 <_puts_r+0x64>
 80077a2:	686c      	ldr	r4, [r5, #4]
 80077a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077a6:	07db      	lsls	r3, r3, #31
 80077a8:	d405      	bmi.n	80077b6 <_puts_r+0x36>
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	0598      	lsls	r0, r3, #22
 80077ae:	d402      	bmi.n	80077b6 <_puts_r+0x36>
 80077b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077b2:	f000 faf3 	bl	8007d9c <__retarget_lock_acquire_recursive>
 80077b6:	89a3      	ldrh	r3, [r4, #12]
 80077b8:	0719      	lsls	r1, r3, #28
 80077ba:	d51d      	bpl.n	80077f8 <_puts_r+0x78>
 80077bc:	6923      	ldr	r3, [r4, #16]
 80077be:	b1db      	cbz	r3, 80077f8 <_puts_r+0x78>
 80077c0:	3e01      	subs	r6, #1
 80077c2:	68a3      	ldr	r3, [r4, #8]
 80077c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077c8:	3b01      	subs	r3, #1
 80077ca:	60a3      	str	r3, [r4, #8]
 80077cc:	bb39      	cbnz	r1, 800781e <_puts_r+0x9e>
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	da38      	bge.n	8007844 <_puts_r+0xc4>
 80077d2:	4622      	mov	r2, r4
 80077d4:	210a      	movs	r1, #10
 80077d6:	4628      	mov	r0, r5
 80077d8:	f000 f868 	bl	80078ac <__swbuf_r>
 80077dc:	3001      	adds	r0, #1
 80077de:	d011      	beq.n	8007804 <_puts_r+0x84>
 80077e0:	250a      	movs	r5, #10
 80077e2:	e011      	b.n	8007808 <_puts_r+0x88>
 80077e4:	4b1b      	ldr	r3, [pc, #108]	; (8007854 <_puts_r+0xd4>)
 80077e6:	429c      	cmp	r4, r3
 80077e8:	d101      	bne.n	80077ee <_puts_r+0x6e>
 80077ea:	68ac      	ldr	r4, [r5, #8]
 80077ec:	e7da      	b.n	80077a4 <_puts_r+0x24>
 80077ee:	4b1a      	ldr	r3, [pc, #104]	; (8007858 <_puts_r+0xd8>)
 80077f0:	429c      	cmp	r4, r3
 80077f2:	bf08      	it	eq
 80077f4:	68ec      	ldreq	r4, [r5, #12]
 80077f6:	e7d5      	b.n	80077a4 <_puts_r+0x24>
 80077f8:	4621      	mov	r1, r4
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 f8a8 	bl	8007950 <__swsetup_r>
 8007800:	2800      	cmp	r0, #0
 8007802:	d0dd      	beq.n	80077c0 <_puts_r+0x40>
 8007804:	f04f 35ff 	mov.w	r5, #4294967295
 8007808:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800780a:	07da      	lsls	r2, r3, #31
 800780c:	d405      	bmi.n	800781a <_puts_r+0x9a>
 800780e:	89a3      	ldrh	r3, [r4, #12]
 8007810:	059b      	lsls	r3, r3, #22
 8007812:	d402      	bmi.n	800781a <_puts_r+0x9a>
 8007814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007816:	f000 fac2 	bl	8007d9e <__retarget_lock_release_recursive>
 800781a:	4628      	mov	r0, r5
 800781c:	bd70      	pop	{r4, r5, r6, pc}
 800781e:	2b00      	cmp	r3, #0
 8007820:	da04      	bge.n	800782c <_puts_r+0xac>
 8007822:	69a2      	ldr	r2, [r4, #24]
 8007824:	429a      	cmp	r2, r3
 8007826:	dc06      	bgt.n	8007836 <_puts_r+0xb6>
 8007828:	290a      	cmp	r1, #10
 800782a:	d004      	beq.n	8007836 <_puts_r+0xb6>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	1c5a      	adds	r2, r3, #1
 8007830:	6022      	str	r2, [r4, #0]
 8007832:	7019      	strb	r1, [r3, #0]
 8007834:	e7c5      	b.n	80077c2 <_puts_r+0x42>
 8007836:	4622      	mov	r2, r4
 8007838:	4628      	mov	r0, r5
 800783a:	f000 f837 	bl	80078ac <__swbuf_r>
 800783e:	3001      	adds	r0, #1
 8007840:	d1bf      	bne.n	80077c2 <_puts_r+0x42>
 8007842:	e7df      	b.n	8007804 <_puts_r+0x84>
 8007844:	6823      	ldr	r3, [r4, #0]
 8007846:	250a      	movs	r5, #10
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	6022      	str	r2, [r4, #0]
 800784c:	701d      	strb	r5, [r3, #0]
 800784e:	e7db      	b.n	8007808 <_puts_r+0x88>
 8007850:	08008ca0 	.word	0x08008ca0
 8007854:	08008cc0 	.word	0x08008cc0
 8007858:	08008c80 	.word	0x08008c80

0800785c <puts>:
 800785c:	4b02      	ldr	r3, [pc, #8]	; (8007868 <puts+0xc>)
 800785e:	4601      	mov	r1, r0
 8007860:	6818      	ldr	r0, [r3, #0]
 8007862:	f7ff bf8d 	b.w	8007780 <_puts_r>
 8007866:	bf00      	nop
 8007868:	20000018 	.word	0x20000018

0800786c <siprintf>:
 800786c:	b40e      	push	{r1, r2, r3}
 800786e:	b500      	push	{lr}
 8007870:	b09c      	sub	sp, #112	; 0x70
 8007872:	ab1d      	add	r3, sp, #116	; 0x74
 8007874:	9002      	str	r0, [sp, #8]
 8007876:	9006      	str	r0, [sp, #24]
 8007878:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800787c:	4809      	ldr	r0, [pc, #36]	; (80078a4 <siprintf+0x38>)
 800787e:	9107      	str	r1, [sp, #28]
 8007880:	9104      	str	r1, [sp, #16]
 8007882:	4909      	ldr	r1, [pc, #36]	; (80078a8 <siprintf+0x3c>)
 8007884:	f853 2b04 	ldr.w	r2, [r3], #4
 8007888:	9105      	str	r1, [sp, #20]
 800788a:	6800      	ldr	r0, [r0, #0]
 800788c:	9301      	str	r3, [sp, #4]
 800788e:	a902      	add	r1, sp, #8
 8007890:	f000 fc28 	bl	80080e4 <_svfiprintf_r>
 8007894:	9b02      	ldr	r3, [sp, #8]
 8007896:	2200      	movs	r2, #0
 8007898:	701a      	strb	r2, [r3, #0]
 800789a:	b01c      	add	sp, #112	; 0x70
 800789c:	f85d eb04 	ldr.w	lr, [sp], #4
 80078a0:	b003      	add	sp, #12
 80078a2:	4770      	bx	lr
 80078a4:	20000018 	.word	0x20000018
 80078a8:	ffff0208 	.word	0xffff0208

080078ac <__swbuf_r>:
 80078ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ae:	460e      	mov	r6, r1
 80078b0:	4614      	mov	r4, r2
 80078b2:	4605      	mov	r5, r0
 80078b4:	b118      	cbz	r0, 80078be <__swbuf_r+0x12>
 80078b6:	6983      	ldr	r3, [r0, #24]
 80078b8:	b90b      	cbnz	r3, 80078be <__swbuf_r+0x12>
 80078ba:	f000 f9d1 	bl	8007c60 <__sinit>
 80078be:	4b21      	ldr	r3, [pc, #132]	; (8007944 <__swbuf_r+0x98>)
 80078c0:	429c      	cmp	r4, r3
 80078c2:	d12b      	bne.n	800791c <__swbuf_r+0x70>
 80078c4:	686c      	ldr	r4, [r5, #4]
 80078c6:	69a3      	ldr	r3, [r4, #24]
 80078c8:	60a3      	str	r3, [r4, #8]
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	071a      	lsls	r2, r3, #28
 80078ce:	d52f      	bpl.n	8007930 <__swbuf_r+0x84>
 80078d0:	6923      	ldr	r3, [r4, #16]
 80078d2:	b36b      	cbz	r3, 8007930 <__swbuf_r+0x84>
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	6820      	ldr	r0, [r4, #0]
 80078d8:	1ac0      	subs	r0, r0, r3
 80078da:	6963      	ldr	r3, [r4, #20]
 80078dc:	b2f6      	uxtb	r6, r6
 80078de:	4283      	cmp	r3, r0
 80078e0:	4637      	mov	r7, r6
 80078e2:	dc04      	bgt.n	80078ee <__swbuf_r+0x42>
 80078e4:	4621      	mov	r1, r4
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 f926 	bl	8007b38 <_fflush_r>
 80078ec:	bb30      	cbnz	r0, 800793c <__swbuf_r+0x90>
 80078ee:	68a3      	ldr	r3, [r4, #8]
 80078f0:	3b01      	subs	r3, #1
 80078f2:	60a3      	str	r3, [r4, #8]
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	1c5a      	adds	r2, r3, #1
 80078f8:	6022      	str	r2, [r4, #0]
 80078fa:	701e      	strb	r6, [r3, #0]
 80078fc:	6963      	ldr	r3, [r4, #20]
 80078fe:	3001      	adds	r0, #1
 8007900:	4283      	cmp	r3, r0
 8007902:	d004      	beq.n	800790e <__swbuf_r+0x62>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	07db      	lsls	r3, r3, #31
 8007908:	d506      	bpl.n	8007918 <__swbuf_r+0x6c>
 800790a:	2e0a      	cmp	r6, #10
 800790c:	d104      	bne.n	8007918 <__swbuf_r+0x6c>
 800790e:	4621      	mov	r1, r4
 8007910:	4628      	mov	r0, r5
 8007912:	f000 f911 	bl	8007b38 <_fflush_r>
 8007916:	b988      	cbnz	r0, 800793c <__swbuf_r+0x90>
 8007918:	4638      	mov	r0, r7
 800791a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800791c:	4b0a      	ldr	r3, [pc, #40]	; (8007948 <__swbuf_r+0x9c>)
 800791e:	429c      	cmp	r4, r3
 8007920:	d101      	bne.n	8007926 <__swbuf_r+0x7a>
 8007922:	68ac      	ldr	r4, [r5, #8]
 8007924:	e7cf      	b.n	80078c6 <__swbuf_r+0x1a>
 8007926:	4b09      	ldr	r3, [pc, #36]	; (800794c <__swbuf_r+0xa0>)
 8007928:	429c      	cmp	r4, r3
 800792a:	bf08      	it	eq
 800792c:	68ec      	ldreq	r4, [r5, #12]
 800792e:	e7ca      	b.n	80078c6 <__swbuf_r+0x1a>
 8007930:	4621      	mov	r1, r4
 8007932:	4628      	mov	r0, r5
 8007934:	f000 f80c 	bl	8007950 <__swsetup_r>
 8007938:	2800      	cmp	r0, #0
 800793a:	d0cb      	beq.n	80078d4 <__swbuf_r+0x28>
 800793c:	f04f 37ff 	mov.w	r7, #4294967295
 8007940:	e7ea      	b.n	8007918 <__swbuf_r+0x6c>
 8007942:	bf00      	nop
 8007944:	08008ca0 	.word	0x08008ca0
 8007948:	08008cc0 	.word	0x08008cc0
 800794c:	08008c80 	.word	0x08008c80

08007950 <__swsetup_r>:
 8007950:	4b32      	ldr	r3, [pc, #200]	; (8007a1c <__swsetup_r+0xcc>)
 8007952:	b570      	push	{r4, r5, r6, lr}
 8007954:	681d      	ldr	r5, [r3, #0]
 8007956:	4606      	mov	r6, r0
 8007958:	460c      	mov	r4, r1
 800795a:	b125      	cbz	r5, 8007966 <__swsetup_r+0x16>
 800795c:	69ab      	ldr	r3, [r5, #24]
 800795e:	b913      	cbnz	r3, 8007966 <__swsetup_r+0x16>
 8007960:	4628      	mov	r0, r5
 8007962:	f000 f97d 	bl	8007c60 <__sinit>
 8007966:	4b2e      	ldr	r3, [pc, #184]	; (8007a20 <__swsetup_r+0xd0>)
 8007968:	429c      	cmp	r4, r3
 800796a:	d10f      	bne.n	800798c <__swsetup_r+0x3c>
 800796c:	686c      	ldr	r4, [r5, #4]
 800796e:	89a3      	ldrh	r3, [r4, #12]
 8007970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007974:	0719      	lsls	r1, r3, #28
 8007976:	d42c      	bmi.n	80079d2 <__swsetup_r+0x82>
 8007978:	06dd      	lsls	r5, r3, #27
 800797a:	d411      	bmi.n	80079a0 <__swsetup_r+0x50>
 800797c:	2309      	movs	r3, #9
 800797e:	6033      	str	r3, [r6, #0]
 8007980:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007984:	81a3      	strh	r3, [r4, #12]
 8007986:	f04f 30ff 	mov.w	r0, #4294967295
 800798a:	e03e      	b.n	8007a0a <__swsetup_r+0xba>
 800798c:	4b25      	ldr	r3, [pc, #148]	; (8007a24 <__swsetup_r+0xd4>)
 800798e:	429c      	cmp	r4, r3
 8007990:	d101      	bne.n	8007996 <__swsetup_r+0x46>
 8007992:	68ac      	ldr	r4, [r5, #8]
 8007994:	e7eb      	b.n	800796e <__swsetup_r+0x1e>
 8007996:	4b24      	ldr	r3, [pc, #144]	; (8007a28 <__swsetup_r+0xd8>)
 8007998:	429c      	cmp	r4, r3
 800799a:	bf08      	it	eq
 800799c:	68ec      	ldreq	r4, [r5, #12]
 800799e:	e7e6      	b.n	800796e <__swsetup_r+0x1e>
 80079a0:	0758      	lsls	r0, r3, #29
 80079a2:	d512      	bpl.n	80079ca <__swsetup_r+0x7a>
 80079a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079a6:	b141      	cbz	r1, 80079ba <__swsetup_r+0x6a>
 80079a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079ac:	4299      	cmp	r1, r3
 80079ae:	d002      	beq.n	80079b6 <__swsetup_r+0x66>
 80079b0:	4630      	mov	r0, r6
 80079b2:	f000 fa5b 	bl	8007e6c <_free_r>
 80079b6:	2300      	movs	r3, #0
 80079b8:	6363      	str	r3, [r4, #52]	; 0x34
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	2300      	movs	r3, #0
 80079c4:	6063      	str	r3, [r4, #4]
 80079c6:	6923      	ldr	r3, [r4, #16]
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	89a3      	ldrh	r3, [r4, #12]
 80079cc:	f043 0308 	orr.w	r3, r3, #8
 80079d0:	81a3      	strh	r3, [r4, #12]
 80079d2:	6923      	ldr	r3, [r4, #16]
 80079d4:	b94b      	cbnz	r3, 80079ea <__swsetup_r+0x9a>
 80079d6:	89a3      	ldrh	r3, [r4, #12]
 80079d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079e0:	d003      	beq.n	80079ea <__swsetup_r+0x9a>
 80079e2:	4621      	mov	r1, r4
 80079e4:	4630      	mov	r0, r6
 80079e6:	f000 fa01 	bl	8007dec <__smakebuf_r>
 80079ea:	89a0      	ldrh	r0, [r4, #12]
 80079ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079f0:	f010 0301 	ands.w	r3, r0, #1
 80079f4:	d00a      	beq.n	8007a0c <__swsetup_r+0xbc>
 80079f6:	2300      	movs	r3, #0
 80079f8:	60a3      	str	r3, [r4, #8]
 80079fa:	6963      	ldr	r3, [r4, #20]
 80079fc:	425b      	negs	r3, r3
 80079fe:	61a3      	str	r3, [r4, #24]
 8007a00:	6923      	ldr	r3, [r4, #16]
 8007a02:	b943      	cbnz	r3, 8007a16 <__swsetup_r+0xc6>
 8007a04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a08:	d1ba      	bne.n	8007980 <__swsetup_r+0x30>
 8007a0a:	bd70      	pop	{r4, r5, r6, pc}
 8007a0c:	0781      	lsls	r1, r0, #30
 8007a0e:	bf58      	it	pl
 8007a10:	6963      	ldrpl	r3, [r4, #20]
 8007a12:	60a3      	str	r3, [r4, #8]
 8007a14:	e7f4      	b.n	8007a00 <__swsetup_r+0xb0>
 8007a16:	2000      	movs	r0, #0
 8007a18:	e7f7      	b.n	8007a0a <__swsetup_r+0xba>
 8007a1a:	bf00      	nop
 8007a1c:	20000018 	.word	0x20000018
 8007a20:	08008ca0 	.word	0x08008ca0
 8007a24:	08008cc0 	.word	0x08008cc0
 8007a28:	08008c80 	.word	0x08008c80

08007a2c <__sflush_r>:
 8007a2c:	898a      	ldrh	r2, [r1, #12]
 8007a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a32:	4605      	mov	r5, r0
 8007a34:	0710      	lsls	r0, r2, #28
 8007a36:	460c      	mov	r4, r1
 8007a38:	d458      	bmi.n	8007aec <__sflush_r+0xc0>
 8007a3a:	684b      	ldr	r3, [r1, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dc05      	bgt.n	8007a4c <__sflush_r+0x20>
 8007a40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	dc02      	bgt.n	8007a4c <__sflush_r+0x20>
 8007a46:	2000      	movs	r0, #0
 8007a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a4e:	2e00      	cmp	r6, #0
 8007a50:	d0f9      	beq.n	8007a46 <__sflush_r+0x1a>
 8007a52:	2300      	movs	r3, #0
 8007a54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a58:	682f      	ldr	r7, [r5, #0]
 8007a5a:	602b      	str	r3, [r5, #0]
 8007a5c:	d032      	beq.n	8007ac4 <__sflush_r+0x98>
 8007a5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	075a      	lsls	r2, r3, #29
 8007a64:	d505      	bpl.n	8007a72 <__sflush_r+0x46>
 8007a66:	6863      	ldr	r3, [r4, #4]
 8007a68:	1ac0      	subs	r0, r0, r3
 8007a6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a6c:	b10b      	cbz	r3, 8007a72 <__sflush_r+0x46>
 8007a6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a70:	1ac0      	subs	r0, r0, r3
 8007a72:	2300      	movs	r3, #0
 8007a74:	4602      	mov	r2, r0
 8007a76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a78:	6a21      	ldr	r1, [r4, #32]
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	47b0      	blx	r6
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	d106      	bne.n	8007a92 <__sflush_r+0x66>
 8007a84:	6829      	ldr	r1, [r5, #0]
 8007a86:	291d      	cmp	r1, #29
 8007a88:	d82c      	bhi.n	8007ae4 <__sflush_r+0xb8>
 8007a8a:	4a2a      	ldr	r2, [pc, #168]	; (8007b34 <__sflush_r+0x108>)
 8007a8c:	40ca      	lsrs	r2, r1
 8007a8e:	07d6      	lsls	r6, r2, #31
 8007a90:	d528      	bpl.n	8007ae4 <__sflush_r+0xb8>
 8007a92:	2200      	movs	r2, #0
 8007a94:	6062      	str	r2, [r4, #4]
 8007a96:	04d9      	lsls	r1, r3, #19
 8007a98:	6922      	ldr	r2, [r4, #16]
 8007a9a:	6022      	str	r2, [r4, #0]
 8007a9c:	d504      	bpl.n	8007aa8 <__sflush_r+0x7c>
 8007a9e:	1c42      	adds	r2, r0, #1
 8007aa0:	d101      	bne.n	8007aa6 <__sflush_r+0x7a>
 8007aa2:	682b      	ldr	r3, [r5, #0]
 8007aa4:	b903      	cbnz	r3, 8007aa8 <__sflush_r+0x7c>
 8007aa6:	6560      	str	r0, [r4, #84]	; 0x54
 8007aa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007aaa:	602f      	str	r7, [r5, #0]
 8007aac:	2900      	cmp	r1, #0
 8007aae:	d0ca      	beq.n	8007a46 <__sflush_r+0x1a>
 8007ab0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ab4:	4299      	cmp	r1, r3
 8007ab6:	d002      	beq.n	8007abe <__sflush_r+0x92>
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f000 f9d7 	bl	8007e6c <_free_r>
 8007abe:	2000      	movs	r0, #0
 8007ac0:	6360      	str	r0, [r4, #52]	; 0x34
 8007ac2:	e7c1      	b.n	8007a48 <__sflush_r+0x1c>
 8007ac4:	6a21      	ldr	r1, [r4, #32]
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b0      	blx	r6
 8007acc:	1c41      	adds	r1, r0, #1
 8007ace:	d1c7      	bne.n	8007a60 <__sflush_r+0x34>
 8007ad0:	682b      	ldr	r3, [r5, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d0c4      	beq.n	8007a60 <__sflush_r+0x34>
 8007ad6:	2b1d      	cmp	r3, #29
 8007ad8:	d001      	beq.n	8007ade <__sflush_r+0xb2>
 8007ada:	2b16      	cmp	r3, #22
 8007adc:	d101      	bne.n	8007ae2 <__sflush_r+0xb6>
 8007ade:	602f      	str	r7, [r5, #0]
 8007ae0:	e7b1      	b.n	8007a46 <__sflush_r+0x1a>
 8007ae2:	89a3      	ldrh	r3, [r4, #12]
 8007ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ae8:	81a3      	strh	r3, [r4, #12]
 8007aea:	e7ad      	b.n	8007a48 <__sflush_r+0x1c>
 8007aec:	690f      	ldr	r7, [r1, #16]
 8007aee:	2f00      	cmp	r7, #0
 8007af0:	d0a9      	beq.n	8007a46 <__sflush_r+0x1a>
 8007af2:	0793      	lsls	r3, r2, #30
 8007af4:	680e      	ldr	r6, [r1, #0]
 8007af6:	bf08      	it	eq
 8007af8:	694b      	ldreq	r3, [r1, #20]
 8007afa:	600f      	str	r7, [r1, #0]
 8007afc:	bf18      	it	ne
 8007afe:	2300      	movne	r3, #0
 8007b00:	eba6 0807 	sub.w	r8, r6, r7
 8007b04:	608b      	str	r3, [r1, #8]
 8007b06:	f1b8 0f00 	cmp.w	r8, #0
 8007b0a:	dd9c      	ble.n	8007a46 <__sflush_r+0x1a>
 8007b0c:	6a21      	ldr	r1, [r4, #32]
 8007b0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b10:	4643      	mov	r3, r8
 8007b12:	463a      	mov	r2, r7
 8007b14:	4628      	mov	r0, r5
 8007b16:	47b0      	blx	r6
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	dc06      	bgt.n	8007b2a <__sflush_r+0xfe>
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b22:	81a3      	strh	r3, [r4, #12]
 8007b24:	f04f 30ff 	mov.w	r0, #4294967295
 8007b28:	e78e      	b.n	8007a48 <__sflush_r+0x1c>
 8007b2a:	4407      	add	r7, r0
 8007b2c:	eba8 0800 	sub.w	r8, r8, r0
 8007b30:	e7e9      	b.n	8007b06 <__sflush_r+0xda>
 8007b32:	bf00      	nop
 8007b34:	20400001 	.word	0x20400001

08007b38 <_fflush_r>:
 8007b38:	b538      	push	{r3, r4, r5, lr}
 8007b3a:	690b      	ldr	r3, [r1, #16]
 8007b3c:	4605      	mov	r5, r0
 8007b3e:	460c      	mov	r4, r1
 8007b40:	b913      	cbnz	r3, 8007b48 <_fflush_r+0x10>
 8007b42:	2500      	movs	r5, #0
 8007b44:	4628      	mov	r0, r5
 8007b46:	bd38      	pop	{r3, r4, r5, pc}
 8007b48:	b118      	cbz	r0, 8007b52 <_fflush_r+0x1a>
 8007b4a:	6983      	ldr	r3, [r0, #24]
 8007b4c:	b90b      	cbnz	r3, 8007b52 <_fflush_r+0x1a>
 8007b4e:	f000 f887 	bl	8007c60 <__sinit>
 8007b52:	4b14      	ldr	r3, [pc, #80]	; (8007ba4 <_fflush_r+0x6c>)
 8007b54:	429c      	cmp	r4, r3
 8007b56:	d11b      	bne.n	8007b90 <_fflush_r+0x58>
 8007b58:	686c      	ldr	r4, [r5, #4]
 8007b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d0ef      	beq.n	8007b42 <_fflush_r+0xa>
 8007b62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b64:	07d0      	lsls	r0, r2, #31
 8007b66:	d404      	bmi.n	8007b72 <_fflush_r+0x3a>
 8007b68:	0599      	lsls	r1, r3, #22
 8007b6a:	d402      	bmi.n	8007b72 <_fflush_r+0x3a>
 8007b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b6e:	f000 f915 	bl	8007d9c <__retarget_lock_acquire_recursive>
 8007b72:	4628      	mov	r0, r5
 8007b74:	4621      	mov	r1, r4
 8007b76:	f7ff ff59 	bl	8007a2c <__sflush_r>
 8007b7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b7c:	07da      	lsls	r2, r3, #31
 8007b7e:	4605      	mov	r5, r0
 8007b80:	d4e0      	bmi.n	8007b44 <_fflush_r+0xc>
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	059b      	lsls	r3, r3, #22
 8007b86:	d4dd      	bmi.n	8007b44 <_fflush_r+0xc>
 8007b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b8a:	f000 f908 	bl	8007d9e <__retarget_lock_release_recursive>
 8007b8e:	e7d9      	b.n	8007b44 <_fflush_r+0xc>
 8007b90:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <_fflush_r+0x70>)
 8007b92:	429c      	cmp	r4, r3
 8007b94:	d101      	bne.n	8007b9a <_fflush_r+0x62>
 8007b96:	68ac      	ldr	r4, [r5, #8]
 8007b98:	e7df      	b.n	8007b5a <_fflush_r+0x22>
 8007b9a:	4b04      	ldr	r3, [pc, #16]	; (8007bac <_fflush_r+0x74>)
 8007b9c:	429c      	cmp	r4, r3
 8007b9e:	bf08      	it	eq
 8007ba0:	68ec      	ldreq	r4, [r5, #12]
 8007ba2:	e7da      	b.n	8007b5a <_fflush_r+0x22>
 8007ba4:	08008ca0 	.word	0x08008ca0
 8007ba8:	08008cc0 	.word	0x08008cc0
 8007bac:	08008c80 	.word	0x08008c80

08007bb0 <std>:
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	b510      	push	{r4, lr}
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	e9c0 3300 	strd	r3, r3, [r0]
 8007bba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bbe:	6083      	str	r3, [r0, #8]
 8007bc0:	8181      	strh	r1, [r0, #12]
 8007bc2:	6643      	str	r3, [r0, #100]	; 0x64
 8007bc4:	81c2      	strh	r2, [r0, #14]
 8007bc6:	6183      	str	r3, [r0, #24]
 8007bc8:	4619      	mov	r1, r3
 8007bca:	2208      	movs	r2, #8
 8007bcc:	305c      	adds	r0, #92	; 0x5c
 8007bce:	f7ff fdb7 	bl	8007740 <memset>
 8007bd2:	4b05      	ldr	r3, [pc, #20]	; (8007be8 <std+0x38>)
 8007bd4:	6263      	str	r3, [r4, #36]	; 0x24
 8007bd6:	4b05      	ldr	r3, [pc, #20]	; (8007bec <std+0x3c>)
 8007bd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007bda:	4b05      	ldr	r3, [pc, #20]	; (8007bf0 <std+0x40>)
 8007bdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007bde:	4b05      	ldr	r3, [pc, #20]	; (8007bf4 <std+0x44>)
 8007be0:	6224      	str	r4, [r4, #32]
 8007be2:	6323      	str	r3, [r4, #48]	; 0x30
 8007be4:	bd10      	pop	{r4, pc}
 8007be6:	bf00      	nop
 8007be8:	080088e1 	.word	0x080088e1
 8007bec:	08008903 	.word	0x08008903
 8007bf0:	0800893b 	.word	0x0800893b
 8007bf4:	0800895f 	.word	0x0800895f

08007bf8 <_cleanup_r>:
 8007bf8:	4901      	ldr	r1, [pc, #4]	; (8007c00 <_cleanup_r+0x8>)
 8007bfa:	f000 b8af 	b.w	8007d5c <_fwalk_reent>
 8007bfe:	bf00      	nop
 8007c00:	08007b39 	.word	0x08007b39

08007c04 <__sfmoreglue>:
 8007c04:	b570      	push	{r4, r5, r6, lr}
 8007c06:	2268      	movs	r2, #104	; 0x68
 8007c08:	1e4d      	subs	r5, r1, #1
 8007c0a:	4355      	muls	r5, r2
 8007c0c:	460e      	mov	r6, r1
 8007c0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007c12:	f000 f997 	bl	8007f44 <_malloc_r>
 8007c16:	4604      	mov	r4, r0
 8007c18:	b140      	cbz	r0, 8007c2c <__sfmoreglue+0x28>
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	e9c0 1600 	strd	r1, r6, [r0]
 8007c20:	300c      	adds	r0, #12
 8007c22:	60a0      	str	r0, [r4, #8]
 8007c24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007c28:	f7ff fd8a 	bl	8007740 <memset>
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	bd70      	pop	{r4, r5, r6, pc}

08007c30 <__sfp_lock_acquire>:
 8007c30:	4801      	ldr	r0, [pc, #4]	; (8007c38 <__sfp_lock_acquire+0x8>)
 8007c32:	f000 b8b3 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8007c36:	bf00      	nop
 8007c38:	20000db5 	.word	0x20000db5

08007c3c <__sfp_lock_release>:
 8007c3c:	4801      	ldr	r0, [pc, #4]	; (8007c44 <__sfp_lock_release+0x8>)
 8007c3e:	f000 b8ae 	b.w	8007d9e <__retarget_lock_release_recursive>
 8007c42:	bf00      	nop
 8007c44:	20000db5 	.word	0x20000db5

08007c48 <__sinit_lock_acquire>:
 8007c48:	4801      	ldr	r0, [pc, #4]	; (8007c50 <__sinit_lock_acquire+0x8>)
 8007c4a:	f000 b8a7 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8007c4e:	bf00      	nop
 8007c50:	20000db6 	.word	0x20000db6

08007c54 <__sinit_lock_release>:
 8007c54:	4801      	ldr	r0, [pc, #4]	; (8007c5c <__sinit_lock_release+0x8>)
 8007c56:	f000 b8a2 	b.w	8007d9e <__retarget_lock_release_recursive>
 8007c5a:	bf00      	nop
 8007c5c:	20000db6 	.word	0x20000db6

08007c60 <__sinit>:
 8007c60:	b510      	push	{r4, lr}
 8007c62:	4604      	mov	r4, r0
 8007c64:	f7ff fff0 	bl	8007c48 <__sinit_lock_acquire>
 8007c68:	69a3      	ldr	r3, [r4, #24]
 8007c6a:	b11b      	cbz	r3, 8007c74 <__sinit+0x14>
 8007c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c70:	f7ff bff0 	b.w	8007c54 <__sinit_lock_release>
 8007c74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007c78:	6523      	str	r3, [r4, #80]	; 0x50
 8007c7a:	4b13      	ldr	r3, [pc, #76]	; (8007cc8 <__sinit+0x68>)
 8007c7c:	4a13      	ldr	r2, [pc, #76]	; (8007ccc <__sinit+0x6c>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	bf04      	itt	eq
 8007c86:	2301      	moveq	r3, #1
 8007c88:	61a3      	streq	r3, [r4, #24]
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	f000 f820 	bl	8007cd0 <__sfp>
 8007c90:	6060      	str	r0, [r4, #4]
 8007c92:	4620      	mov	r0, r4
 8007c94:	f000 f81c 	bl	8007cd0 <__sfp>
 8007c98:	60a0      	str	r0, [r4, #8]
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	f000 f818 	bl	8007cd0 <__sfp>
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	60e0      	str	r0, [r4, #12]
 8007ca4:	2104      	movs	r1, #4
 8007ca6:	6860      	ldr	r0, [r4, #4]
 8007ca8:	f7ff ff82 	bl	8007bb0 <std>
 8007cac:	68a0      	ldr	r0, [r4, #8]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	2109      	movs	r1, #9
 8007cb2:	f7ff ff7d 	bl	8007bb0 <std>
 8007cb6:	68e0      	ldr	r0, [r4, #12]
 8007cb8:	2202      	movs	r2, #2
 8007cba:	2112      	movs	r1, #18
 8007cbc:	f7ff ff78 	bl	8007bb0 <std>
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	61a3      	str	r3, [r4, #24]
 8007cc4:	e7d2      	b.n	8007c6c <__sinit+0xc>
 8007cc6:	bf00      	nop
 8007cc8:	08008c7c 	.word	0x08008c7c
 8007ccc:	08007bf9 	.word	0x08007bf9

08007cd0 <__sfp>:
 8007cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd2:	4607      	mov	r7, r0
 8007cd4:	f7ff ffac 	bl	8007c30 <__sfp_lock_acquire>
 8007cd8:	4b1e      	ldr	r3, [pc, #120]	; (8007d54 <__sfp+0x84>)
 8007cda:	681e      	ldr	r6, [r3, #0]
 8007cdc:	69b3      	ldr	r3, [r6, #24]
 8007cde:	b913      	cbnz	r3, 8007ce6 <__sfp+0x16>
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	f7ff ffbd 	bl	8007c60 <__sinit>
 8007ce6:	3648      	adds	r6, #72	; 0x48
 8007ce8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007cec:	3b01      	subs	r3, #1
 8007cee:	d503      	bpl.n	8007cf8 <__sfp+0x28>
 8007cf0:	6833      	ldr	r3, [r6, #0]
 8007cf2:	b30b      	cbz	r3, 8007d38 <__sfp+0x68>
 8007cf4:	6836      	ldr	r6, [r6, #0]
 8007cf6:	e7f7      	b.n	8007ce8 <__sfp+0x18>
 8007cf8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007cfc:	b9d5      	cbnz	r5, 8007d34 <__sfp+0x64>
 8007cfe:	4b16      	ldr	r3, [pc, #88]	; (8007d58 <__sfp+0x88>)
 8007d00:	60e3      	str	r3, [r4, #12]
 8007d02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007d06:	6665      	str	r5, [r4, #100]	; 0x64
 8007d08:	f000 f847 	bl	8007d9a <__retarget_lock_init_recursive>
 8007d0c:	f7ff ff96 	bl	8007c3c <__sfp_lock_release>
 8007d10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007d14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007d18:	6025      	str	r5, [r4, #0]
 8007d1a:	61a5      	str	r5, [r4, #24]
 8007d1c:	2208      	movs	r2, #8
 8007d1e:	4629      	mov	r1, r5
 8007d20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007d24:	f7ff fd0c 	bl	8007740 <memset>
 8007d28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007d2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007d30:	4620      	mov	r0, r4
 8007d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d34:	3468      	adds	r4, #104	; 0x68
 8007d36:	e7d9      	b.n	8007cec <__sfp+0x1c>
 8007d38:	2104      	movs	r1, #4
 8007d3a:	4638      	mov	r0, r7
 8007d3c:	f7ff ff62 	bl	8007c04 <__sfmoreglue>
 8007d40:	4604      	mov	r4, r0
 8007d42:	6030      	str	r0, [r6, #0]
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d1d5      	bne.n	8007cf4 <__sfp+0x24>
 8007d48:	f7ff ff78 	bl	8007c3c <__sfp_lock_release>
 8007d4c:	230c      	movs	r3, #12
 8007d4e:	603b      	str	r3, [r7, #0]
 8007d50:	e7ee      	b.n	8007d30 <__sfp+0x60>
 8007d52:	bf00      	nop
 8007d54:	08008c7c 	.word	0x08008c7c
 8007d58:	ffff0001 	.word	0xffff0001

08007d5c <_fwalk_reent>:
 8007d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d60:	4606      	mov	r6, r0
 8007d62:	4688      	mov	r8, r1
 8007d64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d68:	2700      	movs	r7, #0
 8007d6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d6e:	f1b9 0901 	subs.w	r9, r9, #1
 8007d72:	d505      	bpl.n	8007d80 <_fwalk_reent+0x24>
 8007d74:	6824      	ldr	r4, [r4, #0]
 8007d76:	2c00      	cmp	r4, #0
 8007d78:	d1f7      	bne.n	8007d6a <_fwalk_reent+0xe>
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d80:	89ab      	ldrh	r3, [r5, #12]
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d907      	bls.n	8007d96 <_fwalk_reent+0x3a>
 8007d86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	d003      	beq.n	8007d96 <_fwalk_reent+0x3a>
 8007d8e:	4629      	mov	r1, r5
 8007d90:	4630      	mov	r0, r6
 8007d92:	47c0      	blx	r8
 8007d94:	4307      	orrs	r7, r0
 8007d96:	3568      	adds	r5, #104	; 0x68
 8007d98:	e7e9      	b.n	8007d6e <_fwalk_reent+0x12>

08007d9a <__retarget_lock_init_recursive>:
 8007d9a:	4770      	bx	lr

08007d9c <__retarget_lock_acquire_recursive>:
 8007d9c:	4770      	bx	lr

08007d9e <__retarget_lock_release_recursive>:
 8007d9e:	4770      	bx	lr

08007da0 <__swhatbuf_r>:
 8007da0:	b570      	push	{r4, r5, r6, lr}
 8007da2:	460e      	mov	r6, r1
 8007da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da8:	2900      	cmp	r1, #0
 8007daa:	b096      	sub	sp, #88	; 0x58
 8007dac:	4614      	mov	r4, r2
 8007dae:	461d      	mov	r5, r3
 8007db0:	da08      	bge.n	8007dc4 <__swhatbuf_r+0x24>
 8007db2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	602a      	str	r2, [r5, #0]
 8007dba:	061a      	lsls	r2, r3, #24
 8007dbc:	d410      	bmi.n	8007de0 <__swhatbuf_r+0x40>
 8007dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dc2:	e00e      	b.n	8007de2 <__swhatbuf_r+0x42>
 8007dc4:	466a      	mov	r2, sp
 8007dc6:	f000 fdf1 	bl	80089ac <_fstat_r>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	dbf1      	blt.n	8007db2 <__swhatbuf_r+0x12>
 8007dce:	9a01      	ldr	r2, [sp, #4]
 8007dd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007dd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007dd8:	425a      	negs	r2, r3
 8007dda:	415a      	adcs	r2, r3
 8007ddc:	602a      	str	r2, [r5, #0]
 8007dde:	e7ee      	b.n	8007dbe <__swhatbuf_r+0x1e>
 8007de0:	2340      	movs	r3, #64	; 0x40
 8007de2:	2000      	movs	r0, #0
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	b016      	add	sp, #88	; 0x58
 8007de8:	bd70      	pop	{r4, r5, r6, pc}
	...

08007dec <__smakebuf_r>:
 8007dec:	898b      	ldrh	r3, [r1, #12]
 8007dee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007df0:	079d      	lsls	r5, r3, #30
 8007df2:	4606      	mov	r6, r0
 8007df4:	460c      	mov	r4, r1
 8007df6:	d507      	bpl.n	8007e08 <__smakebuf_r+0x1c>
 8007df8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	6123      	str	r3, [r4, #16]
 8007e00:	2301      	movs	r3, #1
 8007e02:	6163      	str	r3, [r4, #20]
 8007e04:	b002      	add	sp, #8
 8007e06:	bd70      	pop	{r4, r5, r6, pc}
 8007e08:	ab01      	add	r3, sp, #4
 8007e0a:	466a      	mov	r2, sp
 8007e0c:	f7ff ffc8 	bl	8007da0 <__swhatbuf_r>
 8007e10:	9900      	ldr	r1, [sp, #0]
 8007e12:	4605      	mov	r5, r0
 8007e14:	4630      	mov	r0, r6
 8007e16:	f000 f895 	bl	8007f44 <_malloc_r>
 8007e1a:	b948      	cbnz	r0, 8007e30 <__smakebuf_r+0x44>
 8007e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e20:	059a      	lsls	r2, r3, #22
 8007e22:	d4ef      	bmi.n	8007e04 <__smakebuf_r+0x18>
 8007e24:	f023 0303 	bic.w	r3, r3, #3
 8007e28:	f043 0302 	orr.w	r3, r3, #2
 8007e2c:	81a3      	strh	r3, [r4, #12]
 8007e2e:	e7e3      	b.n	8007df8 <__smakebuf_r+0xc>
 8007e30:	4b0d      	ldr	r3, [pc, #52]	; (8007e68 <__smakebuf_r+0x7c>)
 8007e32:	62b3      	str	r3, [r6, #40]	; 0x28
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	6020      	str	r0, [r4, #0]
 8007e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e3c:	81a3      	strh	r3, [r4, #12]
 8007e3e:	9b00      	ldr	r3, [sp, #0]
 8007e40:	6163      	str	r3, [r4, #20]
 8007e42:	9b01      	ldr	r3, [sp, #4]
 8007e44:	6120      	str	r0, [r4, #16]
 8007e46:	b15b      	cbz	r3, 8007e60 <__smakebuf_r+0x74>
 8007e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f000 fdbf 	bl	80089d0 <_isatty_r>
 8007e52:	b128      	cbz	r0, 8007e60 <__smakebuf_r+0x74>
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	f023 0303 	bic.w	r3, r3, #3
 8007e5a:	f043 0301 	orr.w	r3, r3, #1
 8007e5e:	81a3      	strh	r3, [r4, #12]
 8007e60:	89a0      	ldrh	r0, [r4, #12]
 8007e62:	4305      	orrs	r5, r0
 8007e64:	81a5      	strh	r5, [r4, #12]
 8007e66:	e7cd      	b.n	8007e04 <__smakebuf_r+0x18>
 8007e68:	08007bf9 	.word	0x08007bf9

08007e6c <_free_r>:
 8007e6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e6e:	2900      	cmp	r1, #0
 8007e70:	d044      	beq.n	8007efc <_free_r+0x90>
 8007e72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e76:	9001      	str	r0, [sp, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f1a1 0404 	sub.w	r4, r1, #4
 8007e7e:	bfb8      	it	lt
 8007e80:	18e4      	addlt	r4, r4, r3
 8007e82:	f000 fdef 	bl	8008a64 <__malloc_lock>
 8007e86:	4a1e      	ldr	r2, [pc, #120]	; (8007f00 <_free_r+0x94>)
 8007e88:	9801      	ldr	r0, [sp, #4]
 8007e8a:	6813      	ldr	r3, [r2, #0]
 8007e8c:	b933      	cbnz	r3, 8007e9c <_free_r+0x30>
 8007e8e:	6063      	str	r3, [r4, #4]
 8007e90:	6014      	str	r4, [r2, #0]
 8007e92:	b003      	add	sp, #12
 8007e94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e98:	f000 bdea 	b.w	8008a70 <__malloc_unlock>
 8007e9c:	42a3      	cmp	r3, r4
 8007e9e:	d908      	bls.n	8007eb2 <_free_r+0x46>
 8007ea0:	6825      	ldr	r5, [r4, #0]
 8007ea2:	1961      	adds	r1, r4, r5
 8007ea4:	428b      	cmp	r3, r1
 8007ea6:	bf01      	itttt	eq
 8007ea8:	6819      	ldreq	r1, [r3, #0]
 8007eaa:	685b      	ldreq	r3, [r3, #4]
 8007eac:	1949      	addeq	r1, r1, r5
 8007eae:	6021      	streq	r1, [r4, #0]
 8007eb0:	e7ed      	b.n	8007e8e <_free_r+0x22>
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	b10b      	cbz	r3, 8007ebc <_free_r+0x50>
 8007eb8:	42a3      	cmp	r3, r4
 8007eba:	d9fa      	bls.n	8007eb2 <_free_r+0x46>
 8007ebc:	6811      	ldr	r1, [r2, #0]
 8007ebe:	1855      	adds	r5, r2, r1
 8007ec0:	42a5      	cmp	r5, r4
 8007ec2:	d10b      	bne.n	8007edc <_free_r+0x70>
 8007ec4:	6824      	ldr	r4, [r4, #0]
 8007ec6:	4421      	add	r1, r4
 8007ec8:	1854      	adds	r4, r2, r1
 8007eca:	42a3      	cmp	r3, r4
 8007ecc:	6011      	str	r1, [r2, #0]
 8007ece:	d1e0      	bne.n	8007e92 <_free_r+0x26>
 8007ed0:	681c      	ldr	r4, [r3, #0]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	6053      	str	r3, [r2, #4]
 8007ed6:	4421      	add	r1, r4
 8007ed8:	6011      	str	r1, [r2, #0]
 8007eda:	e7da      	b.n	8007e92 <_free_r+0x26>
 8007edc:	d902      	bls.n	8007ee4 <_free_r+0x78>
 8007ede:	230c      	movs	r3, #12
 8007ee0:	6003      	str	r3, [r0, #0]
 8007ee2:	e7d6      	b.n	8007e92 <_free_r+0x26>
 8007ee4:	6825      	ldr	r5, [r4, #0]
 8007ee6:	1961      	adds	r1, r4, r5
 8007ee8:	428b      	cmp	r3, r1
 8007eea:	bf04      	itt	eq
 8007eec:	6819      	ldreq	r1, [r3, #0]
 8007eee:	685b      	ldreq	r3, [r3, #4]
 8007ef0:	6063      	str	r3, [r4, #4]
 8007ef2:	bf04      	itt	eq
 8007ef4:	1949      	addeq	r1, r1, r5
 8007ef6:	6021      	streq	r1, [r4, #0]
 8007ef8:	6054      	str	r4, [r2, #4]
 8007efa:	e7ca      	b.n	8007e92 <_free_r+0x26>
 8007efc:	b003      	add	sp, #12
 8007efe:	bd30      	pop	{r4, r5, pc}
 8007f00:	20000db8 	.word	0x20000db8

08007f04 <sbrk_aligned>:
 8007f04:	b570      	push	{r4, r5, r6, lr}
 8007f06:	4e0e      	ldr	r6, [pc, #56]	; (8007f40 <sbrk_aligned+0x3c>)
 8007f08:	460c      	mov	r4, r1
 8007f0a:	6831      	ldr	r1, [r6, #0]
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	b911      	cbnz	r1, 8007f16 <sbrk_aligned+0x12>
 8007f10:	f000 fcd6 	bl	80088c0 <_sbrk_r>
 8007f14:	6030      	str	r0, [r6, #0]
 8007f16:	4621      	mov	r1, r4
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f000 fcd1 	bl	80088c0 <_sbrk_r>
 8007f1e:	1c43      	adds	r3, r0, #1
 8007f20:	d00a      	beq.n	8007f38 <sbrk_aligned+0x34>
 8007f22:	1cc4      	adds	r4, r0, #3
 8007f24:	f024 0403 	bic.w	r4, r4, #3
 8007f28:	42a0      	cmp	r0, r4
 8007f2a:	d007      	beq.n	8007f3c <sbrk_aligned+0x38>
 8007f2c:	1a21      	subs	r1, r4, r0
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f000 fcc6 	bl	80088c0 <_sbrk_r>
 8007f34:	3001      	adds	r0, #1
 8007f36:	d101      	bne.n	8007f3c <sbrk_aligned+0x38>
 8007f38:	f04f 34ff 	mov.w	r4, #4294967295
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	20000dbc 	.word	0x20000dbc

08007f44 <_malloc_r>:
 8007f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f48:	1ccd      	adds	r5, r1, #3
 8007f4a:	f025 0503 	bic.w	r5, r5, #3
 8007f4e:	3508      	adds	r5, #8
 8007f50:	2d0c      	cmp	r5, #12
 8007f52:	bf38      	it	cc
 8007f54:	250c      	movcc	r5, #12
 8007f56:	2d00      	cmp	r5, #0
 8007f58:	4607      	mov	r7, r0
 8007f5a:	db01      	blt.n	8007f60 <_malloc_r+0x1c>
 8007f5c:	42a9      	cmp	r1, r5
 8007f5e:	d905      	bls.n	8007f6c <_malloc_r+0x28>
 8007f60:	230c      	movs	r3, #12
 8007f62:	603b      	str	r3, [r7, #0]
 8007f64:	2600      	movs	r6, #0
 8007f66:	4630      	mov	r0, r6
 8007f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f6c:	4e2e      	ldr	r6, [pc, #184]	; (8008028 <_malloc_r+0xe4>)
 8007f6e:	f000 fd79 	bl	8008a64 <__malloc_lock>
 8007f72:	6833      	ldr	r3, [r6, #0]
 8007f74:	461c      	mov	r4, r3
 8007f76:	bb34      	cbnz	r4, 8007fc6 <_malloc_r+0x82>
 8007f78:	4629      	mov	r1, r5
 8007f7a:	4638      	mov	r0, r7
 8007f7c:	f7ff ffc2 	bl	8007f04 <sbrk_aligned>
 8007f80:	1c43      	adds	r3, r0, #1
 8007f82:	4604      	mov	r4, r0
 8007f84:	d14d      	bne.n	8008022 <_malloc_r+0xde>
 8007f86:	6834      	ldr	r4, [r6, #0]
 8007f88:	4626      	mov	r6, r4
 8007f8a:	2e00      	cmp	r6, #0
 8007f8c:	d140      	bne.n	8008010 <_malloc_r+0xcc>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	4631      	mov	r1, r6
 8007f92:	4638      	mov	r0, r7
 8007f94:	eb04 0803 	add.w	r8, r4, r3
 8007f98:	f000 fc92 	bl	80088c0 <_sbrk_r>
 8007f9c:	4580      	cmp	r8, r0
 8007f9e:	d13a      	bne.n	8008016 <_malloc_r+0xd2>
 8007fa0:	6821      	ldr	r1, [r4, #0]
 8007fa2:	3503      	adds	r5, #3
 8007fa4:	1a6d      	subs	r5, r5, r1
 8007fa6:	f025 0503 	bic.w	r5, r5, #3
 8007faa:	3508      	adds	r5, #8
 8007fac:	2d0c      	cmp	r5, #12
 8007fae:	bf38      	it	cc
 8007fb0:	250c      	movcc	r5, #12
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	4638      	mov	r0, r7
 8007fb6:	f7ff ffa5 	bl	8007f04 <sbrk_aligned>
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d02b      	beq.n	8008016 <_malloc_r+0xd2>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	442b      	add	r3, r5
 8007fc2:	6023      	str	r3, [r4, #0]
 8007fc4:	e00e      	b.n	8007fe4 <_malloc_r+0xa0>
 8007fc6:	6822      	ldr	r2, [r4, #0]
 8007fc8:	1b52      	subs	r2, r2, r5
 8007fca:	d41e      	bmi.n	800800a <_malloc_r+0xc6>
 8007fcc:	2a0b      	cmp	r2, #11
 8007fce:	d916      	bls.n	8007ffe <_malloc_r+0xba>
 8007fd0:	1961      	adds	r1, r4, r5
 8007fd2:	42a3      	cmp	r3, r4
 8007fd4:	6025      	str	r5, [r4, #0]
 8007fd6:	bf18      	it	ne
 8007fd8:	6059      	strne	r1, [r3, #4]
 8007fda:	6863      	ldr	r3, [r4, #4]
 8007fdc:	bf08      	it	eq
 8007fde:	6031      	streq	r1, [r6, #0]
 8007fe0:	5162      	str	r2, [r4, r5]
 8007fe2:	604b      	str	r3, [r1, #4]
 8007fe4:	4638      	mov	r0, r7
 8007fe6:	f104 060b 	add.w	r6, r4, #11
 8007fea:	f000 fd41 	bl	8008a70 <__malloc_unlock>
 8007fee:	f026 0607 	bic.w	r6, r6, #7
 8007ff2:	1d23      	adds	r3, r4, #4
 8007ff4:	1af2      	subs	r2, r6, r3
 8007ff6:	d0b6      	beq.n	8007f66 <_malloc_r+0x22>
 8007ff8:	1b9b      	subs	r3, r3, r6
 8007ffa:	50a3      	str	r3, [r4, r2]
 8007ffc:	e7b3      	b.n	8007f66 <_malloc_r+0x22>
 8007ffe:	6862      	ldr	r2, [r4, #4]
 8008000:	42a3      	cmp	r3, r4
 8008002:	bf0c      	ite	eq
 8008004:	6032      	streq	r2, [r6, #0]
 8008006:	605a      	strne	r2, [r3, #4]
 8008008:	e7ec      	b.n	8007fe4 <_malloc_r+0xa0>
 800800a:	4623      	mov	r3, r4
 800800c:	6864      	ldr	r4, [r4, #4]
 800800e:	e7b2      	b.n	8007f76 <_malloc_r+0x32>
 8008010:	4634      	mov	r4, r6
 8008012:	6876      	ldr	r6, [r6, #4]
 8008014:	e7b9      	b.n	8007f8a <_malloc_r+0x46>
 8008016:	230c      	movs	r3, #12
 8008018:	603b      	str	r3, [r7, #0]
 800801a:	4638      	mov	r0, r7
 800801c:	f000 fd28 	bl	8008a70 <__malloc_unlock>
 8008020:	e7a1      	b.n	8007f66 <_malloc_r+0x22>
 8008022:	6025      	str	r5, [r4, #0]
 8008024:	e7de      	b.n	8007fe4 <_malloc_r+0xa0>
 8008026:	bf00      	nop
 8008028:	20000db8 	.word	0x20000db8

0800802c <__ssputs_r>:
 800802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008030:	688e      	ldr	r6, [r1, #8]
 8008032:	429e      	cmp	r6, r3
 8008034:	4682      	mov	sl, r0
 8008036:	460c      	mov	r4, r1
 8008038:	4690      	mov	r8, r2
 800803a:	461f      	mov	r7, r3
 800803c:	d838      	bhi.n	80080b0 <__ssputs_r+0x84>
 800803e:	898a      	ldrh	r2, [r1, #12]
 8008040:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008044:	d032      	beq.n	80080ac <__ssputs_r+0x80>
 8008046:	6825      	ldr	r5, [r4, #0]
 8008048:	6909      	ldr	r1, [r1, #16]
 800804a:	eba5 0901 	sub.w	r9, r5, r1
 800804e:	6965      	ldr	r5, [r4, #20]
 8008050:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008054:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008058:	3301      	adds	r3, #1
 800805a:	444b      	add	r3, r9
 800805c:	106d      	asrs	r5, r5, #1
 800805e:	429d      	cmp	r5, r3
 8008060:	bf38      	it	cc
 8008062:	461d      	movcc	r5, r3
 8008064:	0553      	lsls	r3, r2, #21
 8008066:	d531      	bpl.n	80080cc <__ssputs_r+0xa0>
 8008068:	4629      	mov	r1, r5
 800806a:	f7ff ff6b 	bl	8007f44 <_malloc_r>
 800806e:	4606      	mov	r6, r0
 8008070:	b950      	cbnz	r0, 8008088 <__ssputs_r+0x5c>
 8008072:	230c      	movs	r3, #12
 8008074:	f8ca 3000 	str.w	r3, [sl]
 8008078:	89a3      	ldrh	r3, [r4, #12]
 800807a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008088:	6921      	ldr	r1, [r4, #16]
 800808a:	464a      	mov	r2, r9
 800808c:	f000 fcc2 	bl	8008a14 <memcpy>
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	6126      	str	r6, [r4, #16]
 800809e:	6165      	str	r5, [r4, #20]
 80080a0:	444e      	add	r6, r9
 80080a2:	eba5 0509 	sub.w	r5, r5, r9
 80080a6:	6026      	str	r6, [r4, #0]
 80080a8:	60a5      	str	r5, [r4, #8]
 80080aa:	463e      	mov	r6, r7
 80080ac:	42be      	cmp	r6, r7
 80080ae:	d900      	bls.n	80080b2 <__ssputs_r+0x86>
 80080b0:	463e      	mov	r6, r7
 80080b2:	6820      	ldr	r0, [r4, #0]
 80080b4:	4632      	mov	r2, r6
 80080b6:	4641      	mov	r1, r8
 80080b8:	f000 fcba 	bl	8008a30 <memmove>
 80080bc:	68a3      	ldr	r3, [r4, #8]
 80080be:	1b9b      	subs	r3, r3, r6
 80080c0:	60a3      	str	r3, [r4, #8]
 80080c2:	6823      	ldr	r3, [r4, #0]
 80080c4:	4433      	add	r3, r6
 80080c6:	6023      	str	r3, [r4, #0]
 80080c8:	2000      	movs	r0, #0
 80080ca:	e7db      	b.n	8008084 <__ssputs_r+0x58>
 80080cc:	462a      	mov	r2, r5
 80080ce:	f000 fcd5 	bl	8008a7c <_realloc_r>
 80080d2:	4606      	mov	r6, r0
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d1e1      	bne.n	800809c <__ssputs_r+0x70>
 80080d8:	6921      	ldr	r1, [r4, #16]
 80080da:	4650      	mov	r0, sl
 80080dc:	f7ff fec6 	bl	8007e6c <_free_r>
 80080e0:	e7c7      	b.n	8008072 <__ssputs_r+0x46>
	...

080080e4 <_svfiprintf_r>:
 80080e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e8:	4698      	mov	r8, r3
 80080ea:	898b      	ldrh	r3, [r1, #12]
 80080ec:	061b      	lsls	r3, r3, #24
 80080ee:	b09d      	sub	sp, #116	; 0x74
 80080f0:	4607      	mov	r7, r0
 80080f2:	460d      	mov	r5, r1
 80080f4:	4614      	mov	r4, r2
 80080f6:	d50e      	bpl.n	8008116 <_svfiprintf_r+0x32>
 80080f8:	690b      	ldr	r3, [r1, #16]
 80080fa:	b963      	cbnz	r3, 8008116 <_svfiprintf_r+0x32>
 80080fc:	2140      	movs	r1, #64	; 0x40
 80080fe:	f7ff ff21 	bl	8007f44 <_malloc_r>
 8008102:	6028      	str	r0, [r5, #0]
 8008104:	6128      	str	r0, [r5, #16]
 8008106:	b920      	cbnz	r0, 8008112 <_svfiprintf_r+0x2e>
 8008108:	230c      	movs	r3, #12
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	e0d1      	b.n	80082b6 <_svfiprintf_r+0x1d2>
 8008112:	2340      	movs	r3, #64	; 0x40
 8008114:	616b      	str	r3, [r5, #20]
 8008116:	2300      	movs	r3, #0
 8008118:	9309      	str	r3, [sp, #36]	; 0x24
 800811a:	2320      	movs	r3, #32
 800811c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008120:	f8cd 800c 	str.w	r8, [sp, #12]
 8008124:	2330      	movs	r3, #48	; 0x30
 8008126:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082d0 <_svfiprintf_r+0x1ec>
 800812a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800812e:	f04f 0901 	mov.w	r9, #1
 8008132:	4623      	mov	r3, r4
 8008134:	469a      	mov	sl, r3
 8008136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800813a:	b10a      	cbz	r2, 8008140 <_svfiprintf_r+0x5c>
 800813c:	2a25      	cmp	r2, #37	; 0x25
 800813e:	d1f9      	bne.n	8008134 <_svfiprintf_r+0x50>
 8008140:	ebba 0b04 	subs.w	fp, sl, r4
 8008144:	d00b      	beq.n	800815e <_svfiprintf_r+0x7a>
 8008146:	465b      	mov	r3, fp
 8008148:	4622      	mov	r2, r4
 800814a:	4629      	mov	r1, r5
 800814c:	4638      	mov	r0, r7
 800814e:	f7ff ff6d 	bl	800802c <__ssputs_r>
 8008152:	3001      	adds	r0, #1
 8008154:	f000 80aa 	beq.w	80082ac <_svfiprintf_r+0x1c8>
 8008158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800815a:	445a      	add	r2, fp
 800815c:	9209      	str	r2, [sp, #36]	; 0x24
 800815e:	f89a 3000 	ldrb.w	r3, [sl]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80a2 	beq.w	80082ac <_svfiprintf_r+0x1c8>
 8008168:	2300      	movs	r3, #0
 800816a:	f04f 32ff 	mov.w	r2, #4294967295
 800816e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008172:	f10a 0a01 	add.w	sl, sl, #1
 8008176:	9304      	str	r3, [sp, #16]
 8008178:	9307      	str	r3, [sp, #28]
 800817a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800817e:	931a      	str	r3, [sp, #104]	; 0x68
 8008180:	4654      	mov	r4, sl
 8008182:	2205      	movs	r2, #5
 8008184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008188:	4851      	ldr	r0, [pc, #324]	; (80082d0 <_svfiprintf_r+0x1ec>)
 800818a:	f7f8 f831 	bl	80001f0 <memchr>
 800818e:	9a04      	ldr	r2, [sp, #16]
 8008190:	b9d8      	cbnz	r0, 80081ca <_svfiprintf_r+0xe6>
 8008192:	06d0      	lsls	r0, r2, #27
 8008194:	bf44      	itt	mi
 8008196:	2320      	movmi	r3, #32
 8008198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800819c:	0711      	lsls	r1, r2, #28
 800819e:	bf44      	itt	mi
 80081a0:	232b      	movmi	r3, #43	; 0x2b
 80081a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a6:	f89a 3000 	ldrb.w	r3, [sl]
 80081aa:	2b2a      	cmp	r3, #42	; 0x2a
 80081ac:	d015      	beq.n	80081da <_svfiprintf_r+0xf6>
 80081ae:	9a07      	ldr	r2, [sp, #28]
 80081b0:	4654      	mov	r4, sl
 80081b2:	2000      	movs	r0, #0
 80081b4:	f04f 0c0a 	mov.w	ip, #10
 80081b8:	4621      	mov	r1, r4
 80081ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081be:	3b30      	subs	r3, #48	; 0x30
 80081c0:	2b09      	cmp	r3, #9
 80081c2:	d94e      	bls.n	8008262 <_svfiprintf_r+0x17e>
 80081c4:	b1b0      	cbz	r0, 80081f4 <_svfiprintf_r+0x110>
 80081c6:	9207      	str	r2, [sp, #28]
 80081c8:	e014      	b.n	80081f4 <_svfiprintf_r+0x110>
 80081ca:	eba0 0308 	sub.w	r3, r0, r8
 80081ce:	fa09 f303 	lsl.w	r3, r9, r3
 80081d2:	4313      	orrs	r3, r2
 80081d4:	9304      	str	r3, [sp, #16]
 80081d6:	46a2      	mov	sl, r4
 80081d8:	e7d2      	b.n	8008180 <_svfiprintf_r+0x9c>
 80081da:	9b03      	ldr	r3, [sp, #12]
 80081dc:	1d19      	adds	r1, r3, #4
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	9103      	str	r1, [sp, #12]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	bfbb      	ittet	lt
 80081e6:	425b      	neglt	r3, r3
 80081e8:	f042 0202 	orrlt.w	r2, r2, #2
 80081ec:	9307      	strge	r3, [sp, #28]
 80081ee:	9307      	strlt	r3, [sp, #28]
 80081f0:	bfb8      	it	lt
 80081f2:	9204      	strlt	r2, [sp, #16]
 80081f4:	7823      	ldrb	r3, [r4, #0]
 80081f6:	2b2e      	cmp	r3, #46	; 0x2e
 80081f8:	d10c      	bne.n	8008214 <_svfiprintf_r+0x130>
 80081fa:	7863      	ldrb	r3, [r4, #1]
 80081fc:	2b2a      	cmp	r3, #42	; 0x2a
 80081fe:	d135      	bne.n	800826c <_svfiprintf_r+0x188>
 8008200:	9b03      	ldr	r3, [sp, #12]
 8008202:	1d1a      	adds	r2, r3, #4
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	9203      	str	r2, [sp, #12]
 8008208:	2b00      	cmp	r3, #0
 800820a:	bfb8      	it	lt
 800820c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008210:	3402      	adds	r4, #2
 8008212:	9305      	str	r3, [sp, #20]
 8008214:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082e0 <_svfiprintf_r+0x1fc>
 8008218:	7821      	ldrb	r1, [r4, #0]
 800821a:	2203      	movs	r2, #3
 800821c:	4650      	mov	r0, sl
 800821e:	f7f7 ffe7 	bl	80001f0 <memchr>
 8008222:	b140      	cbz	r0, 8008236 <_svfiprintf_r+0x152>
 8008224:	2340      	movs	r3, #64	; 0x40
 8008226:	eba0 000a 	sub.w	r0, r0, sl
 800822a:	fa03 f000 	lsl.w	r0, r3, r0
 800822e:	9b04      	ldr	r3, [sp, #16]
 8008230:	4303      	orrs	r3, r0
 8008232:	3401      	adds	r4, #1
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823a:	4826      	ldr	r0, [pc, #152]	; (80082d4 <_svfiprintf_r+0x1f0>)
 800823c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008240:	2206      	movs	r2, #6
 8008242:	f7f7 ffd5 	bl	80001f0 <memchr>
 8008246:	2800      	cmp	r0, #0
 8008248:	d038      	beq.n	80082bc <_svfiprintf_r+0x1d8>
 800824a:	4b23      	ldr	r3, [pc, #140]	; (80082d8 <_svfiprintf_r+0x1f4>)
 800824c:	bb1b      	cbnz	r3, 8008296 <_svfiprintf_r+0x1b2>
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	3307      	adds	r3, #7
 8008252:	f023 0307 	bic.w	r3, r3, #7
 8008256:	3308      	adds	r3, #8
 8008258:	9303      	str	r3, [sp, #12]
 800825a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800825c:	4433      	add	r3, r6
 800825e:	9309      	str	r3, [sp, #36]	; 0x24
 8008260:	e767      	b.n	8008132 <_svfiprintf_r+0x4e>
 8008262:	fb0c 3202 	mla	r2, ip, r2, r3
 8008266:	460c      	mov	r4, r1
 8008268:	2001      	movs	r0, #1
 800826a:	e7a5      	b.n	80081b8 <_svfiprintf_r+0xd4>
 800826c:	2300      	movs	r3, #0
 800826e:	3401      	adds	r4, #1
 8008270:	9305      	str	r3, [sp, #20]
 8008272:	4619      	mov	r1, r3
 8008274:	f04f 0c0a 	mov.w	ip, #10
 8008278:	4620      	mov	r0, r4
 800827a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800827e:	3a30      	subs	r2, #48	; 0x30
 8008280:	2a09      	cmp	r2, #9
 8008282:	d903      	bls.n	800828c <_svfiprintf_r+0x1a8>
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0c5      	beq.n	8008214 <_svfiprintf_r+0x130>
 8008288:	9105      	str	r1, [sp, #20]
 800828a:	e7c3      	b.n	8008214 <_svfiprintf_r+0x130>
 800828c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008290:	4604      	mov	r4, r0
 8008292:	2301      	movs	r3, #1
 8008294:	e7f0      	b.n	8008278 <_svfiprintf_r+0x194>
 8008296:	ab03      	add	r3, sp, #12
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	462a      	mov	r2, r5
 800829c:	4b0f      	ldr	r3, [pc, #60]	; (80082dc <_svfiprintf_r+0x1f8>)
 800829e:	a904      	add	r1, sp, #16
 80082a0:	4638      	mov	r0, r7
 80082a2:	f3af 8000 	nop.w
 80082a6:	1c42      	adds	r2, r0, #1
 80082a8:	4606      	mov	r6, r0
 80082aa:	d1d6      	bne.n	800825a <_svfiprintf_r+0x176>
 80082ac:	89ab      	ldrh	r3, [r5, #12]
 80082ae:	065b      	lsls	r3, r3, #25
 80082b0:	f53f af2c 	bmi.w	800810c <_svfiprintf_r+0x28>
 80082b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082b6:	b01d      	add	sp, #116	; 0x74
 80082b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082bc:	ab03      	add	r3, sp, #12
 80082be:	9300      	str	r3, [sp, #0]
 80082c0:	462a      	mov	r2, r5
 80082c2:	4b06      	ldr	r3, [pc, #24]	; (80082dc <_svfiprintf_r+0x1f8>)
 80082c4:	a904      	add	r1, sp, #16
 80082c6:	4638      	mov	r0, r7
 80082c8:	f000 f9d4 	bl	8008674 <_printf_i>
 80082cc:	e7eb      	b.n	80082a6 <_svfiprintf_r+0x1c2>
 80082ce:	bf00      	nop
 80082d0:	08008ce0 	.word	0x08008ce0
 80082d4:	08008cea 	.word	0x08008cea
 80082d8:	00000000 	.word	0x00000000
 80082dc:	0800802d 	.word	0x0800802d
 80082e0:	08008ce6 	.word	0x08008ce6

080082e4 <__sfputc_r>:
 80082e4:	6893      	ldr	r3, [r2, #8]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	b410      	push	{r4}
 80082ec:	6093      	str	r3, [r2, #8]
 80082ee:	da08      	bge.n	8008302 <__sfputc_r+0x1e>
 80082f0:	6994      	ldr	r4, [r2, #24]
 80082f2:	42a3      	cmp	r3, r4
 80082f4:	db01      	blt.n	80082fa <__sfputc_r+0x16>
 80082f6:	290a      	cmp	r1, #10
 80082f8:	d103      	bne.n	8008302 <__sfputc_r+0x1e>
 80082fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082fe:	f7ff bad5 	b.w	80078ac <__swbuf_r>
 8008302:	6813      	ldr	r3, [r2, #0]
 8008304:	1c58      	adds	r0, r3, #1
 8008306:	6010      	str	r0, [r2, #0]
 8008308:	7019      	strb	r1, [r3, #0]
 800830a:	4608      	mov	r0, r1
 800830c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008310:	4770      	bx	lr

08008312 <__sfputs_r>:
 8008312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008314:	4606      	mov	r6, r0
 8008316:	460f      	mov	r7, r1
 8008318:	4614      	mov	r4, r2
 800831a:	18d5      	adds	r5, r2, r3
 800831c:	42ac      	cmp	r4, r5
 800831e:	d101      	bne.n	8008324 <__sfputs_r+0x12>
 8008320:	2000      	movs	r0, #0
 8008322:	e007      	b.n	8008334 <__sfputs_r+0x22>
 8008324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008328:	463a      	mov	r2, r7
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ffda 	bl	80082e4 <__sfputc_r>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d1f3      	bne.n	800831c <__sfputs_r+0xa>
 8008334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008338 <_vfiprintf_r>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	460d      	mov	r5, r1
 800833e:	b09d      	sub	sp, #116	; 0x74
 8008340:	4614      	mov	r4, r2
 8008342:	4698      	mov	r8, r3
 8008344:	4606      	mov	r6, r0
 8008346:	b118      	cbz	r0, 8008350 <_vfiprintf_r+0x18>
 8008348:	6983      	ldr	r3, [r0, #24]
 800834a:	b90b      	cbnz	r3, 8008350 <_vfiprintf_r+0x18>
 800834c:	f7ff fc88 	bl	8007c60 <__sinit>
 8008350:	4b89      	ldr	r3, [pc, #548]	; (8008578 <_vfiprintf_r+0x240>)
 8008352:	429d      	cmp	r5, r3
 8008354:	d11b      	bne.n	800838e <_vfiprintf_r+0x56>
 8008356:	6875      	ldr	r5, [r6, #4]
 8008358:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800835a:	07d9      	lsls	r1, r3, #31
 800835c:	d405      	bmi.n	800836a <_vfiprintf_r+0x32>
 800835e:	89ab      	ldrh	r3, [r5, #12]
 8008360:	059a      	lsls	r2, r3, #22
 8008362:	d402      	bmi.n	800836a <_vfiprintf_r+0x32>
 8008364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008366:	f7ff fd19 	bl	8007d9c <__retarget_lock_acquire_recursive>
 800836a:	89ab      	ldrh	r3, [r5, #12]
 800836c:	071b      	lsls	r3, r3, #28
 800836e:	d501      	bpl.n	8008374 <_vfiprintf_r+0x3c>
 8008370:	692b      	ldr	r3, [r5, #16]
 8008372:	b9eb      	cbnz	r3, 80083b0 <_vfiprintf_r+0x78>
 8008374:	4629      	mov	r1, r5
 8008376:	4630      	mov	r0, r6
 8008378:	f7ff faea 	bl	8007950 <__swsetup_r>
 800837c:	b1c0      	cbz	r0, 80083b0 <_vfiprintf_r+0x78>
 800837e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008380:	07dc      	lsls	r4, r3, #31
 8008382:	d50e      	bpl.n	80083a2 <_vfiprintf_r+0x6a>
 8008384:	f04f 30ff 	mov.w	r0, #4294967295
 8008388:	b01d      	add	sp, #116	; 0x74
 800838a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838e:	4b7b      	ldr	r3, [pc, #492]	; (800857c <_vfiprintf_r+0x244>)
 8008390:	429d      	cmp	r5, r3
 8008392:	d101      	bne.n	8008398 <_vfiprintf_r+0x60>
 8008394:	68b5      	ldr	r5, [r6, #8]
 8008396:	e7df      	b.n	8008358 <_vfiprintf_r+0x20>
 8008398:	4b79      	ldr	r3, [pc, #484]	; (8008580 <_vfiprintf_r+0x248>)
 800839a:	429d      	cmp	r5, r3
 800839c:	bf08      	it	eq
 800839e:	68f5      	ldreq	r5, [r6, #12]
 80083a0:	e7da      	b.n	8008358 <_vfiprintf_r+0x20>
 80083a2:	89ab      	ldrh	r3, [r5, #12]
 80083a4:	0598      	lsls	r0, r3, #22
 80083a6:	d4ed      	bmi.n	8008384 <_vfiprintf_r+0x4c>
 80083a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083aa:	f7ff fcf8 	bl	8007d9e <__retarget_lock_release_recursive>
 80083ae:	e7e9      	b.n	8008384 <_vfiprintf_r+0x4c>
 80083b0:	2300      	movs	r3, #0
 80083b2:	9309      	str	r3, [sp, #36]	; 0x24
 80083b4:	2320      	movs	r3, #32
 80083b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80083be:	2330      	movs	r3, #48	; 0x30
 80083c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008584 <_vfiprintf_r+0x24c>
 80083c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083c8:	f04f 0901 	mov.w	r9, #1
 80083cc:	4623      	mov	r3, r4
 80083ce:	469a      	mov	sl, r3
 80083d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d4:	b10a      	cbz	r2, 80083da <_vfiprintf_r+0xa2>
 80083d6:	2a25      	cmp	r2, #37	; 0x25
 80083d8:	d1f9      	bne.n	80083ce <_vfiprintf_r+0x96>
 80083da:	ebba 0b04 	subs.w	fp, sl, r4
 80083de:	d00b      	beq.n	80083f8 <_vfiprintf_r+0xc0>
 80083e0:	465b      	mov	r3, fp
 80083e2:	4622      	mov	r2, r4
 80083e4:	4629      	mov	r1, r5
 80083e6:	4630      	mov	r0, r6
 80083e8:	f7ff ff93 	bl	8008312 <__sfputs_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	f000 80aa 	beq.w	8008546 <_vfiprintf_r+0x20e>
 80083f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083f4:	445a      	add	r2, fp
 80083f6:	9209      	str	r2, [sp, #36]	; 0x24
 80083f8:	f89a 3000 	ldrb.w	r3, [sl]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 80a2 	beq.w	8008546 <_vfiprintf_r+0x20e>
 8008402:	2300      	movs	r3, #0
 8008404:	f04f 32ff 	mov.w	r2, #4294967295
 8008408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800840c:	f10a 0a01 	add.w	sl, sl, #1
 8008410:	9304      	str	r3, [sp, #16]
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008418:	931a      	str	r3, [sp, #104]	; 0x68
 800841a:	4654      	mov	r4, sl
 800841c:	2205      	movs	r2, #5
 800841e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008422:	4858      	ldr	r0, [pc, #352]	; (8008584 <_vfiprintf_r+0x24c>)
 8008424:	f7f7 fee4 	bl	80001f0 <memchr>
 8008428:	9a04      	ldr	r2, [sp, #16]
 800842a:	b9d8      	cbnz	r0, 8008464 <_vfiprintf_r+0x12c>
 800842c:	06d1      	lsls	r1, r2, #27
 800842e:	bf44      	itt	mi
 8008430:	2320      	movmi	r3, #32
 8008432:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008436:	0713      	lsls	r3, r2, #28
 8008438:	bf44      	itt	mi
 800843a:	232b      	movmi	r3, #43	; 0x2b
 800843c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008440:	f89a 3000 	ldrb.w	r3, [sl]
 8008444:	2b2a      	cmp	r3, #42	; 0x2a
 8008446:	d015      	beq.n	8008474 <_vfiprintf_r+0x13c>
 8008448:	9a07      	ldr	r2, [sp, #28]
 800844a:	4654      	mov	r4, sl
 800844c:	2000      	movs	r0, #0
 800844e:	f04f 0c0a 	mov.w	ip, #10
 8008452:	4621      	mov	r1, r4
 8008454:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008458:	3b30      	subs	r3, #48	; 0x30
 800845a:	2b09      	cmp	r3, #9
 800845c:	d94e      	bls.n	80084fc <_vfiprintf_r+0x1c4>
 800845e:	b1b0      	cbz	r0, 800848e <_vfiprintf_r+0x156>
 8008460:	9207      	str	r2, [sp, #28]
 8008462:	e014      	b.n	800848e <_vfiprintf_r+0x156>
 8008464:	eba0 0308 	sub.w	r3, r0, r8
 8008468:	fa09 f303 	lsl.w	r3, r9, r3
 800846c:	4313      	orrs	r3, r2
 800846e:	9304      	str	r3, [sp, #16]
 8008470:	46a2      	mov	sl, r4
 8008472:	e7d2      	b.n	800841a <_vfiprintf_r+0xe2>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	1d19      	adds	r1, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	9103      	str	r1, [sp, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	bfbb      	ittet	lt
 8008480:	425b      	neglt	r3, r3
 8008482:	f042 0202 	orrlt.w	r2, r2, #2
 8008486:	9307      	strge	r3, [sp, #28]
 8008488:	9307      	strlt	r3, [sp, #28]
 800848a:	bfb8      	it	lt
 800848c:	9204      	strlt	r2, [sp, #16]
 800848e:	7823      	ldrb	r3, [r4, #0]
 8008490:	2b2e      	cmp	r3, #46	; 0x2e
 8008492:	d10c      	bne.n	80084ae <_vfiprintf_r+0x176>
 8008494:	7863      	ldrb	r3, [r4, #1]
 8008496:	2b2a      	cmp	r3, #42	; 0x2a
 8008498:	d135      	bne.n	8008506 <_vfiprintf_r+0x1ce>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	1d1a      	adds	r2, r3, #4
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	9203      	str	r2, [sp, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bfb8      	it	lt
 80084a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80084aa:	3402      	adds	r4, #2
 80084ac:	9305      	str	r3, [sp, #20]
 80084ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008594 <_vfiprintf_r+0x25c>
 80084b2:	7821      	ldrb	r1, [r4, #0]
 80084b4:	2203      	movs	r2, #3
 80084b6:	4650      	mov	r0, sl
 80084b8:	f7f7 fe9a 	bl	80001f0 <memchr>
 80084bc:	b140      	cbz	r0, 80084d0 <_vfiprintf_r+0x198>
 80084be:	2340      	movs	r3, #64	; 0x40
 80084c0:	eba0 000a 	sub.w	r0, r0, sl
 80084c4:	fa03 f000 	lsl.w	r0, r3, r0
 80084c8:	9b04      	ldr	r3, [sp, #16]
 80084ca:	4303      	orrs	r3, r0
 80084cc:	3401      	adds	r4, #1
 80084ce:	9304      	str	r3, [sp, #16]
 80084d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d4:	482c      	ldr	r0, [pc, #176]	; (8008588 <_vfiprintf_r+0x250>)
 80084d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084da:	2206      	movs	r2, #6
 80084dc:	f7f7 fe88 	bl	80001f0 <memchr>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d03f      	beq.n	8008564 <_vfiprintf_r+0x22c>
 80084e4:	4b29      	ldr	r3, [pc, #164]	; (800858c <_vfiprintf_r+0x254>)
 80084e6:	bb1b      	cbnz	r3, 8008530 <_vfiprintf_r+0x1f8>
 80084e8:	9b03      	ldr	r3, [sp, #12]
 80084ea:	3307      	adds	r3, #7
 80084ec:	f023 0307 	bic.w	r3, r3, #7
 80084f0:	3308      	adds	r3, #8
 80084f2:	9303      	str	r3, [sp, #12]
 80084f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f6:	443b      	add	r3, r7
 80084f8:	9309      	str	r3, [sp, #36]	; 0x24
 80084fa:	e767      	b.n	80083cc <_vfiprintf_r+0x94>
 80084fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008500:	460c      	mov	r4, r1
 8008502:	2001      	movs	r0, #1
 8008504:	e7a5      	b.n	8008452 <_vfiprintf_r+0x11a>
 8008506:	2300      	movs	r3, #0
 8008508:	3401      	adds	r4, #1
 800850a:	9305      	str	r3, [sp, #20]
 800850c:	4619      	mov	r1, r3
 800850e:	f04f 0c0a 	mov.w	ip, #10
 8008512:	4620      	mov	r0, r4
 8008514:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008518:	3a30      	subs	r2, #48	; 0x30
 800851a:	2a09      	cmp	r2, #9
 800851c:	d903      	bls.n	8008526 <_vfiprintf_r+0x1ee>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d0c5      	beq.n	80084ae <_vfiprintf_r+0x176>
 8008522:	9105      	str	r1, [sp, #20]
 8008524:	e7c3      	b.n	80084ae <_vfiprintf_r+0x176>
 8008526:	fb0c 2101 	mla	r1, ip, r1, r2
 800852a:	4604      	mov	r4, r0
 800852c:	2301      	movs	r3, #1
 800852e:	e7f0      	b.n	8008512 <_vfiprintf_r+0x1da>
 8008530:	ab03      	add	r3, sp, #12
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	462a      	mov	r2, r5
 8008536:	4b16      	ldr	r3, [pc, #88]	; (8008590 <_vfiprintf_r+0x258>)
 8008538:	a904      	add	r1, sp, #16
 800853a:	4630      	mov	r0, r6
 800853c:	f3af 8000 	nop.w
 8008540:	4607      	mov	r7, r0
 8008542:	1c78      	adds	r0, r7, #1
 8008544:	d1d6      	bne.n	80084f4 <_vfiprintf_r+0x1bc>
 8008546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008548:	07d9      	lsls	r1, r3, #31
 800854a:	d405      	bmi.n	8008558 <_vfiprintf_r+0x220>
 800854c:	89ab      	ldrh	r3, [r5, #12]
 800854e:	059a      	lsls	r2, r3, #22
 8008550:	d402      	bmi.n	8008558 <_vfiprintf_r+0x220>
 8008552:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008554:	f7ff fc23 	bl	8007d9e <__retarget_lock_release_recursive>
 8008558:	89ab      	ldrh	r3, [r5, #12]
 800855a:	065b      	lsls	r3, r3, #25
 800855c:	f53f af12 	bmi.w	8008384 <_vfiprintf_r+0x4c>
 8008560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008562:	e711      	b.n	8008388 <_vfiprintf_r+0x50>
 8008564:	ab03      	add	r3, sp, #12
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	462a      	mov	r2, r5
 800856a:	4b09      	ldr	r3, [pc, #36]	; (8008590 <_vfiprintf_r+0x258>)
 800856c:	a904      	add	r1, sp, #16
 800856e:	4630      	mov	r0, r6
 8008570:	f000 f880 	bl	8008674 <_printf_i>
 8008574:	e7e4      	b.n	8008540 <_vfiprintf_r+0x208>
 8008576:	bf00      	nop
 8008578:	08008ca0 	.word	0x08008ca0
 800857c:	08008cc0 	.word	0x08008cc0
 8008580:	08008c80 	.word	0x08008c80
 8008584:	08008ce0 	.word	0x08008ce0
 8008588:	08008cea 	.word	0x08008cea
 800858c:	00000000 	.word	0x00000000
 8008590:	08008313 	.word	0x08008313
 8008594:	08008ce6 	.word	0x08008ce6

08008598 <_printf_common>:
 8008598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800859c:	4616      	mov	r6, r2
 800859e:	4699      	mov	r9, r3
 80085a0:	688a      	ldr	r2, [r1, #8]
 80085a2:	690b      	ldr	r3, [r1, #16]
 80085a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085a8:	4293      	cmp	r3, r2
 80085aa:	bfb8      	it	lt
 80085ac:	4613      	movlt	r3, r2
 80085ae:	6033      	str	r3, [r6, #0]
 80085b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085b4:	4607      	mov	r7, r0
 80085b6:	460c      	mov	r4, r1
 80085b8:	b10a      	cbz	r2, 80085be <_printf_common+0x26>
 80085ba:	3301      	adds	r3, #1
 80085bc:	6033      	str	r3, [r6, #0]
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	0699      	lsls	r1, r3, #26
 80085c2:	bf42      	ittt	mi
 80085c4:	6833      	ldrmi	r3, [r6, #0]
 80085c6:	3302      	addmi	r3, #2
 80085c8:	6033      	strmi	r3, [r6, #0]
 80085ca:	6825      	ldr	r5, [r4, #0]
 80085cc:	f015 0506 	ands.w	r5, r5, #6
 80085d0:	d106      	bne.n	80085e0 <_printf_common+0x48>
 80085d2:	f104 0a19 	add.w	sl, r4, #25
 80085d6:	68e3      	ldr	r3, [r4, #12]
 80085d8:	6832      	ldr	r2, [r6, #0]
 80085da:	1a9b      	subs	r3, r3, r2
 80085dc:	42ab      	cmp	r3, r5
 80085de:	dc26      	bgt.n	800862e <_printf_common+0x96>
 80085e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80085e4:	1e13      	subs	r3, r2, #0
 80085e6:	6822      	ldr	r2, [r4, #0]
 80085e8:	bf18      	it	ne
 80085ea:	2301      	movne	r3, #1
 80085ec:	0692      	lsls	r2, r2, #26
 80085ee:	d42b      	bmi.n	8008648 <_printf_common+0xb0>
 80085f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80085f4:	4649      	mov	r1, r9
 80085f6:	4638      	mov	r0, r7
 80085f8:	47c0      	blx	r8
 80085fa:	3001      	adds	r0, #1
 80085fc:	d01e      	beq.n	800863c <_printf_common+0xa4>
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	68e5      	ldr	r5, [r4, #12]
 8008602:	6832      	ldr	r2, [r6, #0]
 8008604:	f003 0306 	and.w	r3, r3, #6
 8008608:	2b04      	cmp	r3, #4
 800860a:	bf08      	it	eq
 800860c:	1aad      	subeq	r5, r5, r2
 800860e:	68a3      	ldr	r3, [r4, #8]
 8008610:	6922      	ldr	r2, [r4, #16]
 8008612:	bf0c      	ite	eq
 8008614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008618:	2500      	movne	r5, #0
 800861a:	4293      	cmp	r3, r2
 800861c:	bfc4      	itt	gt
 800861e:	1a9b      	subgt	r3, r3, r2
 8008620:	18ed      	addgt	r5, r5, r3
 8008622:	2600      	movs	r6, #0
 8008624:	341a      	adds	r4, #26
 8008626:	42b5      	cmp	r5, r6
 8008628:	d11a      	bne.n	8008660 <_printf_common+0xc8>
 800862a:	2000      	movs	r0, #0
 800862c:	e008      	b.n	8008640 <_printf_common+0xa8>
 800862e:	2301      	movs	r3, #1
 8008630:	4652      	mov	r2, sl
 8008632:	4649      	mov	r1, r9
 8008634:	4638      	mov	r0, r7
 8008636:	47c0      	blx	r8
 8008638:	3001      	adds	r0, #1
 800863a:	d103      	bne.n	8008644 <_printf_common+0xac>
 800863c:	f04f 30ff 	mov.w	r0, #4294967295
 8008640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008644:	3501      	adds	r5, #1
 8008646:	e7c6      	b.n	80085d6 <_printf_common+0x3e>
 8008648:	18e1      	adds	r1, r4, r3
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	2030      	movs	r0, #48	; 0x30
 800864e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008652:	4422      	add	r2, r4
 8008654:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008658:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800865c:	3302      	adds	r3, #2
 800865e:	e7c7      	b.n	80085f0 <_printf_common+0x58>
 8008660:	2301      	movs	r3, #1
 8008662:	4622      	mov	r2, r4
 8008664:	4649      	mov	r1, r9
 8008666:	4638      	mov	r0, r7
 8008668:	47c0      	blx	r8
 800866a:	3001      	adds	r0, #1
 800866c:	d0e6      	beq.n	800863c <_printf_common+0xa4>
 800866e:	3601      	adds	r6, #1
 8008670:	e7d9      	b.n	8008626 <_printf_common+0x8e>
	...

08008674 <_printf_i>:
 8008674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008678:	7e0f      	ldrb	r7, [r1, #24]
 800867a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800867c:	2f78      	cmp	r7, #120	; 0x78
 800867e:	4691      	mov	r9, r2
 8008680:	4680      	mov	r8, r0
 8008682:	460c      	mov	r4, r1
 8008684:	469a      	mov	sl, r3
 8008686:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800868a:	d807      	bhi.n	800869c <_printf_i+0x28>
 800868c:	2f62      	cmp	r7, #98	; 0x62
 800868e:	d80a      	bhi.n	80086a6 <_printf_i+0x32>
 8008690:	2f00      	cmp	r7, #0
 8008692:	f000 80d8 	beq.w	8008846 <_printf_i+0x1d2>
 8008696:	2f58      	cmp	r7, #88	; 0x58
 8008698:	f000 80a3 	beq.w	80087e2 <_printf_i+0x16e>
 800869c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086a4:	e03a      	b.n	800871c <_printf_i+0xa8>
 80086a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086aa:	2b15      	cmp	r3, #21
 80086ac:	d8f6      	bhi.n	800869c <_printf_i+0x28>
 80086ae:	a101      	add	r1, pc, #4	; (adr r1, 80086b4 <_printf_i+0x40>)
 80086b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086b4:	0800870d 	.word	0x0800870d
 80086b8:	08008721 	.word	0x08008721
 80086bc:	0800869d 	.word	0x0800869d
 80086c0:	0800869d 	.word	0x0800869d
 80086c4:	0800869d 	.word	0x0800869d
 80086c8:	0800869d 	.word	0x0800869d
 80086cc:	08008721 	.word	0x08008721
 80086d0:	0800869d 	.word	0x0800869d
 80086d4:	0800869d 	.word	0x0800869d
 80086d8:	0800869d 	.word	0x0800869d
 80086dc:	0800869d 	.word	0x0800869d
 80086e0:	0800882d 	.word	0x0800882d
 80086e4:	08008751 	.word	0x08008751
 80086e8:	0800880f 	.word	0x0800880f
 80086ec:	0800869d 	.word	0x0800869d
 80086f0:	0800869d 	.word	0x0800869d
 80086f4:	0800884f 	.word	0x0800884f
 80086f8:	0800869d 	.word	0x0800869d
 80086fc:	08008751 	.word	0x08008751
 8008700:	0800869d 	.word	0x0800869d
 8008704:	0800869d 	.word	0x0800869d
 8008708:	08008817 	.word	0x08008817
 800870c:	682b      	ldr	r3, [r5, #0]
 800870e:	1d1a      	adds	r2, r3, #4
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	602a      	str	r2, [r5, #0]
 8008714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800871c:	2301      	movs	r3, #1
 800871e:	e0a3      	b.n	8008868 <_printf_i+0x1f4>
 8008720:	6820      	ldr	r0, [r4, #0]
 8008722:	6829      	ldr	r1, [r5, #0]
 8008724:	0606      	lsls	r6, r0, #24
 8008726:	f101 0304 	add.w	r3, r1, #4
 800872a:	d50a      	bpl.n	8008742 <_printf_i+0xce>
 800872c:	680e      	ldr	r6, [r1, #0]
 800872e:	602b      	str	r3, [r5, #0]
 8008730:	2e00      	cmp	r6, #0
 8008732:	da03      	bge.n	800873c <_printf_i+0xc8>
 8008734:	232d      	movs	r3, #45	; 0x2d
 8008736:	4276      	negs	r6, r6
 8008738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800873c:	485e      	ldr	r0, [pc, #376]	; (80088b8 <_printf_i+0x244>)
 800873e:	230a      	movs	r3, #10
 8008740:	e019      	b.n	8008776 <_printf_i+0x102>
 8008742:	680e      	ldr	r6, [r1, #0]
 8008744:	602b      	str	r3, [r5, #0]
 8008746:	f010 0f40 	tst.w	r0, #64	; 0x40
 800874a:	bf18      	it	ne
 800874c:	b236      	sxthne	r6, r6
 800874e:	e7ef      	b.n	8008730 <_printf_i+0xbc>
 8008750:	682b      	ldr	r3, [r5, #0]
 8008752:	6820      	ldr	r0, [r4, #0]
 8008754:	1d19      	adds	r1, r3, #4
 8008756:	6029      	str	r1, [r5, #0]
 8008758:	0601      	lsls	r1, r0, #24
 800875a:	d501      	bpl.n	8008760 <_printf_i+0xec>
 800875c:	681e      	ldr	r6, [r3, #0]
 800875e:	e002      	b.n	8008766 <_printf_i+0xf2>
 8008760:	0646      	lsls	r6, r0, #25
 8008762:	d5fb      	bpl.n	800875c <_printf_i+0xe8>
 8008764:	881e      	ldrh	r6, [r3, #0]
 8008766:	4854      	ldr	r0, [pc, #336]	; (80088b8 <_printf_i+0x244>)
 8008768:	2f6f      	cmp	r7, #111	; 0x6f
 800876a:	bf0c      	ite	eq
 800876c:	2308      	moveq	r3, #8
 800876e:	230a      	movne	r3, #10
 8008770:	2100      	movs	r1, #0
 8008772:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008776:	6865      	ldr	r5, [r4, #4]
 8008778:	60a5      	str	r5, [r4, #8]
 800877a:	2d00      	cmp	r5, #0
 800877c:	bfa2      	ittt	ge
 800877e:	6821      	ldrge	r1, [r4, #0]
 8008780:	f021 0104 	bicge.w	r1, r1, #4
 8008784:	6021      	strge	r1, [r4, #0]
 8008786:	b90e      	cbnz	r6, 800878c <_printf_i+0x118>
 8008788:	2d00      	cmp	r5, #0
 800878a:	d04d      	beq.n	8008828 <_printf_i+0x1b4>
 800878c:	4615      	mov	r5, r2
 800878e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008792:	fb03 6711 	mls	r7, r3, r1, r6
 8008796:	5dc7      	ldrb	r7, [r0, r7]
 8008798:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800879c:	4637      	mov	r7, r6
 800879e:	42bb      	cmp	r3, r7
 80087a0:	460e      	mov	r6, r1
 80087a2:	d9f4      	bls.n	800878e <_printf_i+0x11a>
 80087a4:	2b08      	cmp	r3, #8
 80087a6:	d10b      	bne.n	80087c0 <_printf_i+0x14c>
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	07de      	lsls	r6, r3, #31
 80087ac:	d508      	bpl.n	80087c0 <_printf_i+0x14c>
 80087ae:	6923      	ldr	r3, [r4, #16]
 80087b0:	6861      	ldr	r1, [r4, #4]
 80087b2:	4299      	cmp	r1, r3
 80087b4:	bfde      	ittt	le
 80087b6:	2330      	movle	r3, #48	; 0x30
 80087b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80087c0:	1b52      	subs	r2, r2, r5
 80087c2:	6122      	str	r2, [r4, #16]
 80087c4:	f8cd a000 	str.w	sl, [sp]
 80087c8:	464b      	mov	r3, r9
 80087ca:	aa03      	add	r2, sp, #12
 80087cc:	4621      	mov	r1, r4
 80087ce:	4640      	mov	r0, r8
 80087d0:	f7ff fee2 	bl	8008598 <_printf_common>
 80087d4:	3001      	adds	r0, #1
 80087d6:	d14c      	bne.n	8008872 <_printf_i+0x1fe>
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	b004      	add	sp, #16
 80087de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e2:	4835      	ldr	r0, [pc, #212]	; (80088b8 <_printf_i+0x244>)
 80087e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80087e8:	6829      	ldr	r1, [r5, #0]
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80087f0:	6029      	str	r1, [r5, #0]
 80087f2:	061d      	lsls	r5, r3, #24
 80087f4:	d514      	bpl.n	8008820 <_printf_i+0x1ac>
 80087f6:	07df      	lsls	r7, r3, #31
 80087f8:	bf44      	itt	mi
 80087fa:	f043 0320 	orrmi.w	r3, r3, #32
 80087fe:	6023      	strmi	r3, [r4, #0]
 8008800:	b91e      	cbnz	r6, 800880a <_printf_i+0x196>
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	f023 0320 	bic.w	r3, r3, #32
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	2310      	movs	r3, #16
 800880c:	e7b0      	b.n	8008770 <_printf_i+0xfc>
 800880e:	6823      	ldr	r3, [r4, #0]
 8008810:	f043 0320 	orr.w	r3, r3, #32
 8008814:	6023      	str	r3, [r4, #0]
 8008816:	2378      	movs	r3, #120	; 0x78
 8008818:	4828      	ldr	r0, [pc, #160]	; (80088bc <_printf_i+0x248>)
 800881a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800881e:	e7e3      	b.n	80087e8 <_printf_i+0x174>
 8008820:	0659      	lsls	r1, r3, #25
 8008822:	bf48      	it	mi
 8008824:	b2b6      	uxthmi	r6, r6
 8008826:	e7e6      	b.n	80087f6 <_printf_i+0x182>
 8008828:	4615      	mov	r5, r2
 800882a:	e7bb      	b.n	80087a4 <_printf_i+0x130>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	6826      	ldr	r6, [r4, #0]
 8008830:	6961      	ldr	r1, [r4, #20]
 8008832:	1d18      	adds	r0, r3, #4
 8008834:	6028      	str	r0, [r5, #0]
 8008836:	0635      	lsls	r5, r6, #24
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	d501      	bpl.n	8008840 <_printf_i+0x1cc>
 800883c:	6019      	str	r1, [r3, #0]
 800883e:	e002      	b.n	8008846 <_printf_i+0x1d2>
 8008840:	0670      	lsls	r0, r6, #25
 8008842:	d5fb      	bpl.n	800883c <_printf_i+0x1c8>
 8008844:	8019      	strh	r1, [r3, #0]
 8008846:	2300      	movs	r3, #0
 8008848:	6123      	str	r3, [r4, #16]
 800884a:	4615      	mov	r5, r2
 800884c:	e7ba      	b.n	80087c4 <_printf_i+0x150>
 800884e:	682b      	ldr	r3, [r5, #0]
 8008850:	1d1a      	adds	r2, r3, #4
 8008852:	602a      	str	r2, [r5, #0]
 8008854:	681d      	ldr	r5, [r3, #0]
 8008856:	6862      	ldr	r2, [r4, #4]
 8008858:	2100      	movs	r1, #0
 800885a:	4628      	mov	r0, r5
 800885c:	f7f7 fcc8 	bl	80001f0 <memchr>
 8008860:	b108      	cbz	r0, 8008866 <_printf_i+0x1f2>
 8008862:	1b40      	subs	r0, r0, r5
 8008864:	6060      	str	r0, [r4, #4]
 8008866:	6863      	ldr	r3, [r4, #4]
 8008868:	6123      	str	r3, [r4, #16]
 800886a:	2300      	movs	r3, #0
 800886c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008870:	e7a8      	b.n	80087c4 <_printf_i+0x150>
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	462a      	mov	r2, r5
 8008876:	4649      	mov	r1, r9
 8008878:	4640      	mov	r0, r8
 800887a:	47d0      	blx	sl
 800887c:	3001      	adds	r0, #1
 800887e:	d0ab      	beq.n	80087d8 <_printf_i+0x164>
 8008880:	6823      	ldr	r3, [r4, #0]
 8008882:	079b      	lsls	r3, r3, #30
 8008884:	d413      	bmi.n	80088ae <_printf_i+0x23a>
 8008886:	68e0      	ldr	r0, [r4, #12]
 8008888:	9b03      	ldr	r3, [sp, #12]
 800888a:	4298      	cmp	r0, r3
 800888c:	bfb8      	it	lt
 800888e:	4618      	movlt	r0, r3
 8008890:	e7a4      	b.n	80087dc <_printf_i+0x168>
 8008892:	2301      	movs	r3, #1
 8008894:	4632      	mov	r2, r6
 8008896:	4649      	mov	r1, r9
 8008898:	4640      	mov	r0, r8
 800889a:	47d0      	blx	sl
 800889c:	3001      	adds	r0, #1
 800889e:	d09b      	beq.n	80087d8 <_printf_i+0x164>
 80088a0:	3501      	adds	r5, #1
 80088a2:	68e3      	ldr	r3, [r4, #12]
 80088a4:	9903      	ldr	r1, [sp, #12]
 80088a6:	1a5b      	subs	r3, r3, r1
 80088a8:	42ab      	cmp	r3, r5
 80088aa:	dcf2      	bgt.n	8008892 <_printf_i+0x21e>
 80088ac:	e7eb      	b.n	8008886 <_printf_i+0x212>
 80088ae:	2500      	movs	r5, #0
 80088b0:	f104 0619 	add.w	r6, r4, #25
 80088b4:	e7f5      	b.n	80088a2 <_printf_i+0x22e>
 80088b6:	bf00      	nop
 80088b8:	08008cf1 	.word	0x08008cf1
 80088bc:	08008d02 	.word	0x08008d02

080088c0 <_sbrk_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d06      	ldr	r5, [pc, #24]	; (80088dc <_sbrk_r+0x1c>)
 80088c4:	2300      	movs	r3, #0
 80088c6:	4604      	mov	r4, r0
 80088c8:	4608      	mov	r0, r1
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	f7f9 fb18 	bl	8001f00 <_sbrk>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_sbrk_r+0x1a>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_sbrk_r+0x1a>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	20000dc0 	.word	0x20000dc0

080088e0 <__sread>:
 80088e0:	b510      	push	{r4, lr}
 80088e2:	460c      	mov	r4, r1
 80088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e8:	f000 f8f8 	bl	8008adc <_read_r>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	bfab      	itete	ge
 80088f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088f2:	89a3      	ldrhlt	r3, [r4, #12]
 80088f4:	181b      	addge	r3, r3, r0
 80088f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088fa:	bfac      	ite	ge
 80088fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80088fe:	81a3      	strhlt	r3, [r4, #12]
 8008900:	bd10      	pop	{r4, pc}

08008902 <__swrite>:
 8008902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008906:	461f      	mov	r7, r3
 8008908:	898b      	ldrh	r3, [r1, #12]
 800890a:	05db      	lsls	r3, r3, #23
 800890c:	4605      	mov	r5, r0
 800890e:	460c      	mov	r4, r1
 8008910:	4616      	mov	r6, r2
 8008912:	d505      	bpl.n	8008920 <__swrite+0x1e>
 8008914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008918:	2302      	movs	r3, #2
 800891a:	2200      	movs	r2, #0
 800891c:	f000 f868 	bl	80089f0 <_lseek_r>
 8008920:	89a3      	ldrh	r3, [r4, #12]
 8008922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800892a:	81a3      	strh	r3, [r4, #12]
 800892c:	4632      	mov	r2, r6
 800892e:	463b      	mov	r3, r7
 8008930:	4628      	mov	r0, r5
 8008932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008936:	f000 b817 	b.w	8008968 <_write_r>

0800893a <__sseek>:
 800893a:	b510      	push	{r4, lr}
 800893c:	460c      	mov	r4, r1
 800893e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008942:	f000 f855 	bl	80089f0 <_lseek_r>
 8008946:	1c43      	adds	r3, r0, #1
 8008948:	89a3      	ldrh	r3, [r4, #12]
 800894a:	bf15      	itete	ne
 800894c:	6560      	strne	r0, [r4, #84]	; 0x54
 800894e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008956:	81a3      	strheq	r3, [r4, #12]
 8008958:	bf18      	it	ne
 800895a:	81a3      	strhne	r3, [r4, #12]
 800895c:	bd10      	pop	{r4, pc}

0800895e <__sclose>:
 800895e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008962:	f000 b813 	b.w	800898c <_close_r>
	...

08008968 <_write_r>:
 8008968:	b538      	push	{r3, r4, r5, lr}
 800896a:	4d07      	ldr	r5, [pc, #28]	; (8008988 <_write_r+0x20>)
 800896c:	4604      	mov	r4, r0
 800896e:	4608      	mov	r0, r1
 8008970:	4611      	mov	r1, r2
 8008972:	2200      	movs	r2, #0
 8008974:	602a      	str	r2, [r5, #0]
 8008976:	461a      	mov	r2, r3
 8008978:	f7f9 fa71 	bl	8001e5e <_write>
 800897c:	1c43      	adds	r3, r0, #1
 800897e:	d102      	bne.n	8008986 <_write_r+0x1e>
 8008980:	682b      	ldr	r3, [r5, #0]
 8008982:	b103      	cbz	r3, 8008986 <_write_r+0x1e>
 8008984:	6023      	str	r3, [r4, #0]
 8008986:	bd38      	pop	{r3, r4, r5, pc}
 8008988:	20000dc0 	.word	0x20000dc0

0800898c <_close_r>:
 800898c:	b538      	push	{r3, r4, r5, lr}
 800898e:	4d06      	ldr	r5, [pc, #24]	; (80089a8 <_close_r+0x1c>)
 8008990:	2300      	movs	r3, #0
 8008992:	4604      	mov	r4, r0
 8008994:	4608      	mov	r0, r1
 8008996:	602b      	str	r3, [r5, #0]
 8008998:	f7f9 fa7d 	bl	8001e96 <_close>
 800899c:	1c43      	adds	r3, r0, #1
 800899e:	d102      	bne.n	80089a6 <_close_r+0x1a>
 80089a0:	682b      	ldr	r3, [r5, #0]
 80089a2:	b103      	cbz	r3, 80089a6 <_close_r+0x1a>
 80089a4:	6023      	str	r3, [r4, #0]
 80089a6:	bd38      	pop	{r3, r4, r5, pc}
 80089a8:	20000dc0 	.word	0x20000dc0

080089ac <_fstat_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	4d07      	ldr	r5, [pc, #28]	; (80089cc <_fstat_r+0x20>)
 80089b0:	2300      	movs	r3, #0
 80089b2:	4604      	mov	r4, r0
 80089b4:	4608      	mov	r0, r1
 80089b6:	4611      	mov	r1, r2
 80089b8:	602b      	str	r3, [r5, #0]
 80089ba:	f7f9 fa78 	bl	8001eae <_fstat>
 80089be:	1c43      	adds	r3, r0, #1
 80089c0:	d102      	bne.n	80089c8 <_fstat_r+0x1c>
 80089c2:	682b      	ldr	r3, [r5, #0]
 80089c4:	b103      	cbz	r3, 80089c8 <_fstat_r+0x1c>
 80089c6:	6023      	str	r3, [r4, #0]
 80089c8:	bd38      	pop	{r3, r4, r5, pc}
 80089ca:	bf00      	nop
 80089cc:	20000dc0 	.word	0x20000dc0

080089d0 <_isatty_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4d06      	ldr	r5, [pc, #24]	; (80089ec <_isatty_r+0x1c>)
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	602b      	str	r3, [r5, #0]
 80089dc:	f7f9 fa77 	bl	8001ece <_isatty>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d102      	bne.n	80089ea <_isatty_r+0x1a>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	b103      	cbz	r3, 80089ea <_isatty_r+0x1a>
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
 80089ec:	20000dc0 	.word	0x20000dc0

080089f0 <_lseek_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4d07      	ldr	r5, [pc, #28]	; (8008a10 <_lseek_r+0x20>)
 80089f4:	4604      	mov	r4, r0
 80089f6:	4608      	mov	r0, r1
 80089f8:	4611      	mov	r1, r2
 80089fa:	2200      	movs	r2, #0
 80089fc:	602a      	str	r2, [r5, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f7f9 fa70 	bl	8001ee4 <_lseek>
 8008a04:	1c43      	adds	r3, r0, #1
 8008a06:	d102      	bne.n	8008a0e <_lseek_r+0x1e>
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	b103      	cbz	r3, 8008a0e <_lseek_r+0x1e>
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	bd38      	pop	{r3, r4, r5, pc}
 8008a10:	20000dc0 	.word	0x20000dc0

08008a14 <memcpy>:
 8008a14:	440a      	add	r2, r1
 8008a16:	4291      	cmp	r1, r2
 8008a18:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a1c:	d100      	bne.n	8008a20 <memcpy+0xc>
 8008a1e:	4770      	bx	lr
 8008a20:	b510      	push	{r4, lr}
 8008a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a2a:	4291      	cmp	r1, r2
 8008a2c:	d1f9      	bne.n	8008a22 <memcpy+0xe>
 8008a2e:	bd10      	pop	{r4, pc}

08008a30 <memmove>:
 8008a30:	4288      	cmp	r0, r1
 8008a32:	b510      	push	{r4, lr}
 8008a34:	eb01 0402 	add.w	r4, r1, r2
 8008a38:	d902      	bls.n	8008a40 <memmove+0x10>
 8008a3a:	4284      	cmp	r4, r0
 8008a3c:	4623      	mov	r3, r4
 8008a3e:	d807      	bhi.n	8008a50 <memmove+0x20>
 8008a40:	1e43      	subs	r3, r0, #1
 8008a42:	42a1      	cmp	r1, r4
 8008a44:	d008      	beq.n	8008a58 <memmove+0x28>
 8008a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a4e:	e7f8      	b.n	8008a42 <memmove+0x12>
 8008a50:	4402      	add	r2, r0
 8008a52:	4601      	mov	r1, r0
 8008a54:	428a      	cmp	r2, r1
 8008a56:	d100      	bne.n	8008a5a <memmove+0x2a>
 8008a58:	bd10      	pop	{r4, pc}
 8008a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a62:	e7f7      	b.n	8008a54 <memmove+0x24>

08008a64 <__malloc_lock>:
 8008a64:	4801      	ldr	r0, [pc, #4]	; (8008a6c <__malloc_lock+0x8>)
 8008a66:	f7ff b999 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8008a6a:	bf00      	nop
 8008a6c:	20000db4 	.word	0x20000db4

08008a70 <__malloc_unlock>:
 8008a70:	4801      	ldr	r0, [pc, #4]	; (8008a78 <__malloc_unlock+0x8>)
 8008a72:	f7ff b994 	b.w	8007d9e <__retarget_lock_release_recursive>
 8008a76:	bf00      	nop
 8008a78:	20000db4 	.word	0x20000db4

08008a7c <_realloc_r>:
 8008a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a80:	4680      	mov	r8, r0
 8008a82:	4614      	mov	r4, r2
 8008a84:	460e      	mov	r6, r1
 8008a86:	b921      	cbnz	r1, 8008a92 <_realloc_r+0x16>
 8008a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a8c:	4611      	mov	r1, r2
 8008a8e:	f7ff ba59 	b.w	8007f44 <_malloc_r>
 8008a92:	b92a      	cbnz	r2, 8008aa0 <_realloc_r+0x24>
 8008a94:	f7ff f9ea 	bl	8007e6c <_free_r>
 8008a98:	4625      	mov	r5, r4
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aa0:	f000 f82e 	bl	8008b00 <_malloc_usable_size_r>
 8008aa4:	4284      	cmp	r4, r0
 8008aa6:	4607      	mov	r7, r0
 8008aa8:	d802      	bhi.n	8008ab0 <_realloc_r+0x34>
 8008aaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008aae:	d812      	bhi.n	8008ad6 <_realloc_r+0x5a>
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	4640      	mov	r0, r8
 8008ab4:	f7ff fa46 	bl	8007f44 <_malloc_r>
 8008ab8:	4605      	mov	r5, r0
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d0ed      	beq.n	8008a9a <_realloc_r+0x1e>
 8008abe:	42bc      	cmp	r4, r7
 8008ac0:	4622      	mov	r2, r4
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	bf28      	it	cs
 8008ac6:	463a      	movcs	r2, r7
 8008ac8:	f7ff ffa4 	bl	8008a14 <memcpy>
 8008acc:	4631      	mov	r1, r6
 8008ace:	4640      	mov	r0, r8
 8008ad0:	f7ff f9cc 	bl	8007e6c <_free_r>
 8008ad4:	e7e1      	b.n	8008a9a <_realloc_r+0x1e>
 8008ad6:	4635      	mov	r5, r6
 8008ad8:	e7df      	b.n	8008a9a <_realloc_r+0x1e>
	...

08008adc <_read_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d07      	ldr	r5, [pc, #28]	; (8008afc <_read_r+0x20>)
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	4608      	mov	r0, r1
 8008ae4:	4611      	mov	r1, r2
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	602a      	str	r2, [r5, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	f7f9 f99a 	bl	8001e24 <_read>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_read_r+0x1e>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_read_r+0x1e>
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	20000dc0 	.word	0x20000dc0

08008b00 <_malloc_usable_size_r>:
 8008b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b04:	1f18      	subs	r0, r3, #4
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bfbc      	itt	lt
 8008b0a:	580b      	ldrlt	r3, [r1, r0]
 8008b0c:	18c0      	addlt	r0, r0, r3
 8008b0e:	4770      	bx	lr

08008b10 <_init>:
 8008b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b12:	bf00      	nop
 8008b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b16:	bc08      	pop	{r3}
 8008b18:	469e      	mov	lr, r3
 8008b1a:	4770      	bx	lr

08008b1c <_fini>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	bf00      	nop
 8008b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b22:	bc08      	pop	{r3}
 8008b24:	469e      	mov	lr, r3
 8008b26:	4770      	bx	lr
