/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az375-417
+ date
Fri Nov 25 06:26:24 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1669357584
+ CACTUS_STARTTIME=1669357584
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Nov 25 2022 (06:17:57)
Run date:          Nov 25 2022 (06:26:25+0000)
Run host:          fv-az375-417.50a1pkzc4r3edj423go120ring.dx.internal.cloudapp.net (pid=108180)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az375-417
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=dcd01cfb-6c99-6748-b732-7e5e57bd1c3f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az375-417, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00281211 sec
      iterations=10000000... time=0.0302848 sec
      iterations=100000000... time=0.306381 sec
      iterations=400000000... time=1.214 sec
      iterations=400000000... time=0.896313 sec
      result: 2.51824 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00304691 sec
      iterations=10000000... time=0.0306573 sec
      iterations=100000000... time=0.303692 sec
      iterations=400000000... time=1.25061 sec
      result: 10.235 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00228991 sec
      iterations=10000000... time=0.019834 sec
      iterations=100000000... time=0.199473 sec
      iterations=600000000... time=1.25385 sec
      result: 7.65642 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000165401 sec
      iterations=10000... time=0.00140581 sec
      iterations=100000... time=0.015473 sec
      iterations=1000000... time=0.146363 sec
      iterations=8000000... time=1.26084 sec
      result: 1.57605 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000627203 sec
      iterations=10000... time=0.00499232 sec
      iterations=100000... time=0.0553371 sec
      iterations=1000000... time=0.530268 sec
      iterations=2000000... time=1.04387 sec
      result: 5.21933 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.1e-05 sec
      iterations=1000... time=0.000339101 sec
      iterations=10000... time=0.00302401 sec
      iterations=100000... time=0.0290919 sec
      iterations=1000000... time=0.299356 sec
      iterations=4000000... time=1.23549 sec
      result: 79.5667 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.9e-06 sec
      iterations=10... time=4.68e-05 sec
      iterations=100... time=0.000473502 sec
      iterations=1000... time=0.00486832 sec
      iterations=10000... time=0.0532012 sec
      iterations=100000... time=0.514035 sec
      iterations=200000... time=1.03147 sec
      result: 38.1219 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.1e-06 sec
      iterations=10000... time=2.34e-05 sec
      iterations=100000... time=0.000223201 sec
      iterations=1000000... time=0.00227711 sec
      iterations=10000000... time=0.0308285 sec
      iterations=100000000... time=0.293664 sec
      iterations=400000000... time=1.19892 sec
      result: 0.374661 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1e-05 sec
      iterations=10000... time=0.000221301 sec
      iterations=100000... time=0.00197861 sec
      iterations=1000000... time=0.0172773 sec
      iterations=10000000... time=0.1805 sec
      iterations=60000000... time=1.09487 sec
      result: 2.28098 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.4e-06 sec
      iterations=100... time=5.22e-05 sec
      iterations=1000... time=0.000556402 sec
      iterations=10000... time=0.00544362 sec
      iterations=100000... time=0.058041 sec
      iterations=1000000... time=0.616204 sec
      iterations=2000000... time=1.29136 sec
      result: 38.0621 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.3e-06 sec
      iterations=10... time=9.22e-05 sec
      iterations=100... time=0.000921304 sec
      iterations=1000... time=0.0107717 sec
      iterations=10000... time=0.112624 sec
      iterations=100000... time=1.01898 sec
      result: 19.2946 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.01e-05 sec
      iterations=10... time=0.000216701 sec
      iterations=100... time=0.00268651 sec
      iterations=1000... time=0.0239917 sec
      iterations=10000... time=0.252575 sec
      iterations=40000... time=0.996991 sec
      iterations=80000... time=2.02572 sec
      result: 0.0682424 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000129 sec
      iterations=10... time=0.000917404 sec
      iterations=100... time=0.00883984 sec
      iterations=1000... time=0.092052 sec
      iterations=10000... time=0.917611 sec
      iterations=20000... time=1.85114 sec
      result: 0.131454 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00559552 sec
      iterations=10... time=0.0648621 sec
      iterations=100... time=0.623025 sec
      iterations=200... time=1.2925 sec
      result: 0.380715 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00300161 sec
      iterations=10000000... time=0.033843 sec
      iterations=100000000... time=0.301818 sec
      iterations=400000000... time=1.26124 sec
      iterations=400000000... time=0.959061 sec
      result: 2.64747 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00308906 sec
      iterations=10000000... time=0.0327839 sec
      iterations=100000000... time=0.329451 sec
      iterations=300000000... time=0.988851 sec
      iterations=600000000... time=2.02246 sec
      result: 9.49338 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00224711 sec
      iterations=10000000... time=0.022116 sec
      iterations=100000000... time=0.206743 sec
      iterations=500000000... time=1.06127 sec
      result: 7.53814 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001708 sec
      iterations=10000... time=0.00343461 sec
      iterations=100000... time=0.0198551 sec
      iterations=1000000... time=0.152993 sec
      iterations=7000000... time=1.15028 sec
      result: 1.64325 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000592503 sec
      iterations=10000... time=0.00562047 sec
      iterations=100000... time=0.0594854 sec
      iterations=1000000... time=0.589455 sec
      iterations=2000000... time=1.15883 sec
      result: 5.79417 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.35e-06 sec
      iterations=100... time=3.095e-05 sec
      iterations=1000... time=0.000307851 sec
      iterations=10000... time=0.00318936 sec
      iterations=100000... time=0.0339265 sec
      iterations=1000000... time=0.336986 sec
      iterations=3000000... time=0.961238 sec
      iterations=6000000... time=1.85272 sec
      result: 79.5891 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.39e-05 sec
      iterations=10... time=5.1701e-05 sec
      iterations=100... time=0.000579252 sec
      iterations=1000... time=0.00534787 sec
      iterations=10000... time=0.053614 sec
      iterations=100000... time=0.544003 sec
      iterations=200000... time=1.12594 sec
      result: 34.9233 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=2.705e-05 sec
      iterations=100000... time=0.000290101 sec
      iterations=1000000... time=0.00306641 sec
      iterations=10000000... time=0.032186 sec
      iterations=100000000... time=0.337302 sec
      iterations=300000000... time=0.963958 sec
      iterations=600000000... time=1.90007 sec
      result: 0.395848 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.06e-05 sec
      iterations=10000... time=0.0001839 sec
      iterations=100000... time=0.00201121 sec
      iterations=1000000... time=0.0216963 sec
      iterations=10000000... time=0.188391 sec
      iterations=60000000... time=1.13006 sec
      result: 2.3543 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.49999e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6501e-05 sec
      iterations=1000... time=0.00039415 sec
      iterations=10000... time=0.00589327 sec
      iterations=100000... time=0.047366 sec
      iterations=1000000... time=0.49957 sec
      iterations=2000000... time=0.954208 sec
      iterations=4000000... time=1.89895 sec
      result: 51.7676 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.8e-06 sec
      iterations=10... time=8.615e-05 sec
      iterations=100... time=0.000996753 sec
      iterations=1000... time=0.010236 sec
      iterations=10000... time=0.0990867 sec
      iterations=100000... time=1.00612 sec
      result: 19.5413 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.05e-06 sec
      iterations=10... time=3.495e-05 sec
      iterations=100... time=0.000291301 sec
      iterations=1000... time=0.00381851 sec
      iterations=10000... time=0.0312536 sec
      iterations=100000... time=0.332919 sec
      iterations=300000... time=0.944131 sec
      iterations=600000... time=1.89619 sec
      result: 0.230674 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.24e-05 sec
      iterations=10... time=0.000282401 sec
      iterations=100... time=0.00137 sec
      iterations=1000... time=0.0141354 sec
      iterations=10000... time=0.151744 sec
      iterations=70000... time=1.0701 sec
      result: 0.381498 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00307156 sec
      iterations=10... time=0.0190685 sec
      iterations=100... time=0.198889 sec
      iterations=600... time=1.16858 sec
      result: 1.26327 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov 25 06:27:28 UTC 2022
+ echo Done.
Done.
  Elapsed time: 64.3 s
