module top_module (
    input clk,
    input a,
    output [3:0] q );
    
    always@(posedge clk)begin
        if(a) q='d4;
        else if((a==0)&&(q=='d6)) q=0;
        else if(a==0) q=q+1;
        else q=q;
    end

endmodule
