(pcb /home/andre/Documents/projects/ClockGen/hardware/clockgen/high/STM_Morpho2.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.10")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  198645 -44712.7  198840 -44731.9  199028 -44788.8  199201 -44881.2
            199353 -45005.6  199477 -45157.1  199569 -45330  199626 -45517.6
            199645 -45712.7  199658 -119225  199639 -119420  199582 -119608
            199490 -119781  199365 -119932  199214 -120057  199041 -120149
            198853 -120206  198658 -120225  130637 -120220  130442 -120201
            130254 -120144  130082 -120052  129930 -119927  129806 -119776
            129713 -119603  129656 -119415  129637 -119220  129600 -45705
            129600 -45700  129619 -45504.9  129676 -45317.3  129769 -45144.4
            129893 -44992.9  130044 -44868.5  130217 -44776.1  130405 -44719.2
            130600 -44700  198645 -44712.7)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C1 163400 -115800 front 0 (PN CP))
      (place C4 186800 -115700 front 0 (PN CP))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J3 148100 -117000 front 90 (PN Conn_01x02_Female))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R1 195700 -116040 front 90 (PN 1K))
    )
    (component CD40109BNSR:CD40109BNSR
      (place U8 155900 -83800 front 0 (PN CD40109BNSR))
      (place U7 138500 -83800 front 0 (PN CD40109BNSR))
      (place U6 172000 -83800 front 0 (PN CD40109BNSR))
      (place U5 188900 -102900 front 0 (PN CD40109BNSR))
      (place U4 138800 -102900 front 0 (PN CD40109BNSR))
      (place U3 156200 -102900 front 0 (PN CD40109BNSR))
      (place U2 172200 -102900 front 0 (PN CD40109BNSR))
      (place U1 188619 -83824.1 front 0 (PN CD40109BNSR))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J2 141100 -67900 front 90 (PN Conn_02x20_Odd_Even))
      (place J1 141260 -53640 front 90 (PN Conn_02x20_Odd_Even))
    )
    (component Capacitor_SMD:C_1206_3216Metric
      (place CHIGH8 156775 -110300 front 180 (PN C))
      (place CHIGH7 188725 -92500 front 180 (PN C))
      (place CHIGH6 138775 -92300 front 180 (PN C))
      (place CHIGH5 172325 -110600 front 180 (PN C))
      (place CHIGH4 138425 -110400 front 180 (PN C))
      (place CHIGH3 189075 -110400 front 180 (PN C))
      (place CHIGH2 156275 -92600 front 180 (PN C))
      (place CHIGH1 172275 -92700 front 180 (PN C))
    )
  )
  (library
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (outline (path signal 120  3620 0  3537.69 -651.568  3295.92 -1262.19  2909.9 -1793.51
            2403.87 -2212.14  1809.62 -2491.77  1164.51 -2614.83  509.061 -2573.59
            -115.542 -2370.65  -670.051 -2018.74  -1119.62 -1540  -1436.01 -964.486
            -1599.34 -328.373  -1599.34 328.373  -1436.01 964.486  -1119.62 1540
            -670.051 2018.74  -115.542 2370.65  509.061 2573.59  1164.51 2614.83
            1809.62 2491.77  2403.87 2212.14  2909.9 1793.51  3295.92 1262.19
            3537.69 651.568  3620 0))
      (outline (path signal 50  3750 0  3670.09 -658.118  3435 -1277.99  3058.41 -1823.59
            2562.18 -2263.21  1975.16 -2571.3  1331.48 -2729.95  668.524 -2729.95
            24.837 -2571.3  -562.178 -2263.21  -1058.4 -1823.59  -1435 -1277.99
            -1670.09 -658.118  -1750 0  -1670.09 658.118  -1435 1277.99
            -1058.4 1823.59  -562.178 2263.21  24.837 2571.3  668.524 2729.95
            1331.48 2729.95  1975.16 2571.3  2562.18 2263.21  3058.41 1823.59
            3435 1277.99  3670.09 658.118  3750 0))
      (outline (path signal 100  -1133.61 1087.5  -633.605 1087.5))
      (outline (path signal 100  -883.605 1337.5  -883.605 837.5))
      (outline (path signal 120  1000 -1040  1000 -2580))
      (outline (path signal 120  1000 2580  1000 1040))
      (outline (path signal 120  1040 -1040  1040 -2580))
      (outline (path signal 120  1040 2580  1040 1040))
      (outline (path signal 120  1080 2579  1080 1040))
      (outline (path signal 120  1080 -1040  1080 -2579))
      (outline (path signal 120  1120 2578  1120 1040))
      (outline (path signal 120  1120 -1040  1120 -2578))
      (outline (path signal 120  1160 2576  1160 1040))
      (outline (path signal 120  1160 -1040  1160 -2576))
      (outline (path signal 120  1200 2573  1200 1040))
      (outline (path signal 120  1200 -1040  1200 -2573))
      (outline (path signal 120  1240 2569  1240 1040))
      (outline (path signal 120  1240 -1040  1240 -2569))
      (outline (path signal 120  1280 2565  1280 1040))
      (outline (path signal 120  1280 -1040  1280 -2565))
      (outline (path signal 120  1320 2561  1320 1040))
      (outline (path signal 120  1320 -1040  1320 -2561))
      (outline (path signal 120  1360 2556  1360 1040))
      (outline (path signal 120  1360 -1040  1360 -2556))
      (outline (path signal 120  1400 2550  1400 1040))
      (outline (path signal 120  1400 -1040  1400 -2550))
      (outline (path signal 120  1440 2543  1440 1040))
      (outline (path signal 120  1440 -1040  1440 -2543))
      (outline (path signal 120  1480 2536  1480 1040))
      (outline (path signal 120  1480 -1040  1480 -2536))
      (outline (path signal 120  1520 2528  1520 1040))
      (outline (path signal 120  1520 -1040  1520 -2528))
      (outline (path signal 120  1560 2520  1560 1040))
      (outline (path signal 120  1560 -1040  1560 -2520))
      (outline (path signal 120  1600 2511  1600 1040))
      (outline (path signal 120  1600 -1040  1600 -2511))
      (outline (path signal 120  1640 2501  1640 1040))
      (outline (path signal 120  1640 -1040  1640 -2501))
      (outline (path signal 120  1680 2491  1680 1040))
      (outline (path signal 120  1680 -1040  1680 -2491))
      (outline (path signal 120  1721 2480  1721 1040))
      (outline (path signal 120  1721 -1040  1721 -2480))
      (outline (path signal 120  1761 2468  1761 1040))
      (outline (path signal 120  1761 -1040  1761 -2468))
      (outline (path signal 120  1801 2455  1801 1040))
      (outline (path signal 120  1801 -1040  1801 -2455))
      (outline (path signal 120  1841 2442  1841 1040))
      (outline (path signal 120  1841 -1040  1841 -2442))
      (outline (path signal 120  1881 2428  1881 1040))
      (outline (path signal 120  1881 -1040  1881 -2428))
      (outline (path signal 120  1921 2414  1921 1040))
      (outline (path signal 120  1921 -1040  1921 -2414))
      (outline (path signal 120  1961 2398  1961 1040))
      (outline (path signal 120  1961 -1040  1961 -2398))
      (outline (path signal 120  2001 2382  2001 1040))
      (outline (path signal 120  2001 -1040  2001 -2382))
      (outline (path signal 120  2041 2365  2041 1040))
      (outline (path signal 120  2041 -1040  2041 -2365))
      (outline (path signal 120  2081 2348  2081 1040))
      (outline (path signal 120  2081 -1040  2081 -2348))
      (outline (path signal 120  2121 2329  2121 1040))
      (outline (path signal 120  2121 -1040  2121 -2329))
      (outline (path signal 120  2161 2310  2161 1040))
      (outline (path signal 120  2161 -1040  2161 -2310))
      (outline (path signal 120  2201 2290  2201 1040))
      (outline (path signal 120  2201 -1040  2201 -2290))
      (outline (path signal 120  2241 2268  2241 1040))
      (outline (path signal 120  2241 -1040  2241 -2268))
      (outline (path signal 120  2281 2247  2281 1040))
      (outline (path signal 120  2281 -1040  2281 -2247))
      (outline (path signal 120  2321 2224  2321 1040))
      (outline (path signal 120  2321 -1040  2321 -2224))
      (outline (path signal 120  2361 2200  2361 1040))
      (outline (path signal 120  2361 -1040  2361 -2200))
      (outline (path signal 120  2401 2175  2401 1040))
      (outline (path signal 120  2401 -1040  2401 -2175))
      (outline (path signal 120  2441 2149  2441 1040))
      (outline (path signal 120  2441 -1040  2441 -2149))
      (outline (path signal 120  2481 2122  2481 1040))
      (outline (path signal 120  2481 -1040  2481 -2122))
      (outline (path signal 120  2521 2095  2521 1040))
      (outline (path signal 120  2521 -1040  2521 -2095))
      (outline (path signal 120  2561 2065  2561 1040))
      (outline (path signal 120  2561 -1040  2561 -2065))
      (outline (path signal 120  2601 2035  2601 1040))
      (outline (path signal 120  2601 -1040  2601 -2035))
      (outline (path signal 120  2641 2004  2641 1040))
      (outline (path signal 120  2641 -1040  2641 -2004))
      (outline (path signal 120  2681 1971  2681 1040))
      (outline (path signal 120  2681 -1040  2681 -1971))
      (outline (path signal 120  2721 1937  2721 1040))
      (outline (path signal 120  2721 -1040  2721 -1937))
      (outline (path signal 120  2761 1901  2761 1040))
      (outline (path signal 120  2761 -1040  2761 -1901))
      (outline (path signal 120  2801 1864  2801 1040))
      (outline (path signal 120  2801 -1040  2801 -1864))
      (outline (path signal 120  2841 1826  2841 1040))
      (outline (path signal 120  2841 -1040  2841 -1826))
      (outline (path signal 120  2881 1785  2881 1040))
      (outline (path signal 120  2881 -1040  2881 -1785))
      (outline (path signal 120  2921 1743  2921 1040))
      (outline (path signal 120  2921 -1040  2921 -1743))
      (outline (path signal 120  2961 1699  2961 1040))
      (outline (path signal 120  2961 -1040  2961 -1699))
      (outline (path signal 120  3001 1653  3001 1040))
      (outline (path signal 120  3001 -1040  3001 -1653))
      (outline (path signal 120  3041 1605  3041 -1605))
      (outline (path signal 120  3081 1554  3081 -1554))
      (outline (path signal 120  3121 1500  3121 -1500))
      (outline (path signal 120  3161 1443  3161 -1443))
      (outline (path signal 120  3201 1383  3201 -1383))
      (outline (path signal 120  3241 1319  3241 -1319))
      (outline (path signal 120  3281 1251  3281 -1251))
      (outline (path signal 120  3321 1178  3321 -1178))
      (outline (path signal 120  3361 1098  3361 -1098))
      (outline (path signal 120  3401 1011  3401 -1011))
      (outline (path signal 120  3441 915  3441 -915))
      (outline (path signal 120  3481 805  3481 -805))
      (outline (path signal 120  3521 677  3521 -677))
      (outline (path signal 120  3561 518  3561 -518))
      (outline (path signal 120  3601 284  3601 -284))
      (outline (path signal 120  -1804.78 1475  -1304.78 1475))
      (outline (path signal 120  -1554.78 1725  -1554.78 1225))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 100  1250 0  1174.62 -427.525  957.556 -803.485  625 -1082.53
            217.06 -1231.01  -217.06 -1231.01  -625 -1082.53  -957.556 -803.485
            -1174.62 -427.525  -1250 0  -1174.62 427.525  -957.556 803.485
            -625 1082.53  -217.06 1231.01  217.06 1231.01  625 1082.53  957.556 803.485
            1174.62 427.525  1250 0))
      (outline (path signal 120  1370 0  1287.38 -468.568  1049.48 -880.619  685 -1186.45
            237.898 -1349.19  -237.898 -1349.19  -685 -1186.45  -1049.48 -880.619
            -1287.38 -468.568  -1370 0  -1287.38 468.568  -1049.48 880.619
            -685 1186.45  -237.898 1349.19  237.898 1349.19  685 1186.45
            1049.48 880.619  1287.38 468.568  1370 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  3590 -1500))
      (outline (path signal 50  3590 -1500  3590 1500))
      (outline (path signal 50  3590 1500  -1500 1500))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image CD40109BNSR:CD40109BNSR
      (outline (path signal 50  -3048 -4978  -4706.1 -4978))
      (outline (path signal 50  -3048 -5499.1  -3048 -4978))
      (outline (path signal 50  3048 -5499.1  -3048 -5499.1))
      (outline (path signal 50  3048 -4978  3048 -5499.1))
      (outline (path signal 50  4706.1 -4978  3048 -4978))
      (outline (path signal 50  4706.1 4978  4706.1 -4978))
      (outline (path signal 50  3048 4978  4706.1 4978))
      (outline (path signal 50  3048 5499.1  3048 4978))
      (outline (path signal 50  -3048 5499.1  3048 5499.1))
      (outline (path signal 50  -3048 4978  -3048 5499.1))
      (outline (path signal 50  -4706.1 4978  -3048 4978))
      (outline (path signal 50  -4706.1 -4978  -4706.1 4978))
      (outline (path signal 120  2921 5056.74  2921 5372.1))
      (outline (path signal 120  -2921 -5056.74  -2921 -5372.1))
      (outline (path signal 100  -2794 5245.1  -2794 -5245.1))
      (outline (path signal 100  2794 5245.1  -2794 5245.1))
      (outline (path signal 100  2794 -5245.1  2794 5245.1))
      (outline (path signal 100  -2794 -5245.1  2794 -5245.1))
      (outline (path signal 120  -2921 5372.1  -2921 5056.74))
      (outline (path signal 120  2921 5372.1  -2921 5372.1))
      (outline (path signal 120  2921 -5372.1  2921 -5056.74))
      (outline (path signal 120  -2921 -5372.1  2921 -5372.1))
      (outline (path signal 100  4102.1 4699  2794 4699))
      (outline (path signal 100  4102.1 4191  4102.1 4699))
      (outline (path signal 100  2794 4191  4102.1 4191))
      (outline (path signal 100  2794 4699  2794 4191))
      (outline (path signal 100  4102.1 3429  2794 3429))
      (outline (path signal 100  4102.1 2921  4102.1 3429))
      (outline (path signal 100  2794 2921  4102.1 2921))
      (outline (path signal 100  2794 3429  2794 2921))
      (outline (path signal 100  4102.1 2159  2794 2159))
      (outline (path signal 100  4102.1 1651  4102.1 2159))
      (outline (path signal 100  2794 1651  4102.1 1651))
      (outline (path signal 100  2794 2159  2794 1651))
      (outline (path signal 100  4102.1 889  2794 889))
      (outline (path signal 100  4102.1 381  4102.1 889))
      (outline (path signal 100  2794 381  4102.1 381))
      (outline (path signal 100  2794 889  2794 381))
      (outline (path signal 100  4102.1 -381  2794 -381))
      (outline (path signal 100  4102.1 -889  4102.1 -381))
      (outline (path signal 100  2794 -889  4102.1 -889))
      (outline (path signal 100  2794 -381  2794 -889))
      (outline (path signal 100  4102.1 -1651  2794 -1651))
      (outline (path signal 100  4102.1 -2159  4102.1 -1651))
      (outline (path signal 100  2794 -2159  4102.1 -2159))
      (outline (path signal 100  2794 -1651  2794 -2159))
      (outline (path signal 100  4102.1 -2921  2794 -2921))
      (outline (path signal 100  4102.1 -3429  4102.1 -2921))
      (outline (path signal 100  2794 -3429  4102.1 -3429))
      (outline (path signal 100  2794 -2921  2794 -3429))
      (outline (path signal 100  4102.1 -4191  2794 -4191))
      (outline (path signal 100  4102.1 -4699  4102.1 -4191))
      (outline (path signal 100  2794 -4699  4102.1 -4699))
      (outline (path signal 100  2794 -4191  2794 -4699))
      (outline (path signal 100  -4102.1 -4699  -2794 -4699))
      (outline (path signal 100  -4102.1 -4191  -4102.1 -4699))
      (outline (path signal 100  -2794 -4191  -4102.1 -4191))
      (outline (path signal 100  -2794 -4699  -2794 -4191))
      (outline (path signal 100  -4102.1 -3429  -2794 -3429))
      (outline (path signal 100  -4102.1 -2921  -4102.1 -3429))
      (outline (path signal 100  -2794 -2921  -4102.1 -2921))
      (outline (path signal 100  -2794 -3429  -2794 -2921))
      (outline (path signal 100  -4102.1 -2159  -2794 -2159))
      (outline (path signal 100  -4102.1 -1651  -4102.1 -2159))
      (outline (path signal 100  -2794 -1651  -4102.1 -1651))
      (outline (path signal 100  -2794 -2159  -2794 -1651))
      (outline (path signal 100  -4102.1 -889  -2794 -889))
      (outline (path signal 100  -4102.1 -381  -4102.1 -889))
      (outline (path signal 100  -2794 -381  -4102.1 -381))
      (outline (path signal 100  -2794 -889  -2794 -381))
      (outline (path signal 100  -4102.1 381  -2794 381))
      (outline (path signal 100  -4102.1 889  -4102.1 381))
      (outline (path signal 100  -2794 889  -4102.1 889))
      (outline (path signal 100  -2794 381  -2794 889))
      (outline (path signal 100  -4102.1 1651  -2794 1651))
      (outline (path signal 100  -4102.1 2159  -4102.1 1651))
      (outline (path signal 100  -2794 2159  -4102.1 2159))
      (outline (path signal 100  -2794 1651  -2794 2159))
      (outline (path signal 100  -4102.1 2921  -2794 2921))
      (outline (path signal 100  -4102.1 3429  -4102.1 2921))
      (outline (path signal 100  -2794 3429  -4102.1 3429))
      (outline (path signal 100  -2794 2921  -2794 3429))
      (outline (path signal 100  -4102.1 4191  -2794 4191))
      (outline (path signal 100  -4102.1 4699  -4102.1 4191))
      (outline (path signal 100  -2794 4699  -4102.1 4699))
      (outline (path signal 100  -2794 4191  -2794 4699))
      (pin Rect[T]Pad_1741.4x558_um 16 3581.4 4445)
      (pin Rect[T]Pad_1741.4x558_um 15 3581.4 3175)
      (pin Rect[T]Pad_1741.4x558_um 14 3581.4 1905)
      (pin Rect[T]Pad_1741.4x558_um 13 3581.4 635)
      (pin Rect[T]Pad_1741.4x558_um 12 3581.4 -635)
      (pin Rect[T]Pad_1741.4x558_um 11 3581.4 -1905)
      (pin Rect[T]Pad_1741.4x558_um 10 3581.4 -3175)
      (pin Rect[T]Pad_1741.4x558_um 9 3581.4 -4445)
      (pin Rect[T]Pad_1741.4x558_um 8 -3581.4 -4445)
      (pin Rect[T]Pad_1741.4x558_um 7 -3581.4 -3175)
      (pin Rect[T]Pad_1741.4x558_um 6 -3581.4 -1905)
      (pin Rect[T]Pad_1741.4x558_um 5 -3581.4 -635)
      (pin Rect[T]Pad_1741.4x558_um 4 -3581.4 635)
      (pin Rect[T]Pad_1741.4x558_um 3 -3581.4 1905)
      (pin Rect[T]Pad_1741.4x558_um 2 -3581.4 3175)
      (pin Rect[T]Pad_1741.4x558_um 1 -3581.4 4445)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 120  -711.252 910  711.252 910))
      (outline (path signal 120  -711.252 -910  711.252 -910))
      (outline (path signal 50  -2300 -1150  -2300 1150))
      (outline (path signal 50  -2300 1150  2300 1150))
      (outline (path signal 50  2300 1150  2300 -1150))
      (outline (path signal 50  2300 -1150  -2300 -1150))
      (pin RoundRect[T]Pad_1150x1800_250.95_um 2 1475 0)
      (pin RoundRect[T]Pad_1150x1800_250.95_um 1 -1475 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1150x1800_250.95_um
      (shape (polygon F.Cu 0  368.578 897.139  410.831 885.817  450.476 867.33  486.309 842.24
            517.24 811.309  542.33 775.476  560.817 735.831  572.139 693.578
            575.951 650.001  575.951 -650.001  572.139 -693.578  560.817 -735.831
            542.33 -775.476  517.24 -811.309  486.309 -842.24  450.476 -867.33
            410.831 -885.817  368.578 -897.139  325.001 -900.951  -325.001 -900.951
            -368.578 -897.139  -410.831 -885.817  -450.476 -867.33  -486.309 -842.24
            -517.24 -811.309  -542.33 -775.476  -560.817 -735.831  -572.139 -693.578
            -575.951 -650.001  -575.951 650.001  -572.139 693.578  -560.817 735.831
            -542.33 775.476  -517.24 811.309  -486.309 842.24  -450.476 867.33
            -410.831 885.817  -368.578 897.139  -325.001 900.951  325.001 900.951
            368.578 897.139))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1741.4x558_um
      (shape (rect F.Cu -870.699 -279 870.699 279))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 J3-2 U8-8 U7-8 U6-8 U5-8 U4-8 U3-8 U2-8 U1-8 J2-40 J2-38 J2-4 J2-2
        J1-40 J1-38 J1-4 J1-2 CHIGH8-2 CHIGH7-2 CHIGH6-2 CHIGH5-2 CHIGH4-2 CHIGH3-2
        CHIGH2-2 CHIGH1-2 C4-2)
    )
    (net +3V3
      (pins C1-1 R1-1 U8-1 U7-1 U6-1 U5-1 U4-1 U3-1 U2-1 U1-1 J2-3 J1-3)
    )
    (net +15V
      (pins J3-1 U8-16 U7-16 U6-16 U5-16 U4-16 U3-16 U2-16 U1-16 CHIGH8-1 CHIGH7-1
        CHIGH6-1 CHIGH5-1 CHIGH4-1 CHIGH3-1 CHIGH2-1 CHIGH1-1 C4-1)
    )
    (net /NC
      (pins J2-39 J2-37 J1-39 J1-37)
    )
    (net /PA9_HIGH
      (pins U5-4 J1-36)
    )
    (net /PA10_HIGH
      (pins U1-4 J1-35)
    )
    (net /PA11_HIGH
      (pins U5-5 J1-34)
    )
    (net /PB10_HIGH
      (pins U1-5 J1-33)
    )
    (net /PA12_HIGH
      (pins U5-11 J1-32)
    )
    (net /PB5_HIGH
      (pins U1-11 J1-31)
    )
    (net /PA13_HIGH
      (pins U5-13 J1-30)
    )
    (net /PB6_HIGH
      (pins U1-13 J1-29)
    )
    (net /PA14_HIGH
      (pins U6-4 J1-28)
    )
    (net /PA0_HIGH
      (pins U2-4 J1-27)
    )
    (net /PA15_HIGH
      (pins U6-5 J1-26)
    )
    (net /PC7_HIGH
      (pins U2-5 J1-25)
    )
    (net /PC0_HIGH
      (pins U6-11 J1-24)
    )
    (net /PB8_HIGH
      (pins U2-11 J1-23)
    )
    (net /PC1_HIGH
      (pins U6-13 J1-22)
    )
    (net /PB9_HIGH
      (pins U2-13 J1-21)
    )
    (net /PC2_HIGH
      (pins U7-4 J1-20)
    )
    (net /PA6_HIGH
      (pins U3-4 J1-19)
    )
    (net /PC3_HIGH
      (pins U7-5 J1-18)
    )
    (net /PA7_HIGH
      (pins U3-5 J1-17)
    )
    (net /PC4_HIGH
      (pins U7-11 J1-16)
    )
    (net /PA1_HIGH
      (pins U3-11 J1-15)
    )
    (net /PC5_HIGH
      (pins U7-13 J1-14)
    )
    (net /PA2_HIGH
      (pins U3-13 J1-13)
    )
    (net /PC6_HIGH
      (pins U8-4 J1-12)
    )
    (net /PA3_HIGH
      (pins U4-4 J1-11)
    )
    (net /PC8_HIGH
      (pins U8-5 J1-10)
    )
    (net /PA4_HIGH
      (pins U4-5 J1-9)
    )
    (net /PC9_HIGH
      (pins U8-11 J1-8)
    )
    (net /PA5_HIGH
      (pins U4-11 J1-7)
    )
    (net /PC10_HIGH
      (pins U8-13 J1-6)
    )
    (net /PA8_HIGH
      (pins U4-13 J1-5)
    )
    (net /+5V
      (pins J2-1 J1-1)
    )
    (net /PA9_5V
      (pins U5-3 J2-36)
    )
    (net /PA10_5V
      (pins U1-3 J2-35)
    )
    (net /PA11_5V
      (pins U5-6 J2-34)
    )
    (net /PB10_5V
      (pins U1-6 J2-33)
    )
    (net /PA12_5V
      (pins U5-10 J2-32)
    )
    (net /PB5_5V
      (pins U1-10 J2-31)
    )
    (net /PA13_5V
      (pins U5-14 J2-30)
    )
    (net /PB6_5V
      (pins U1-14 J2-29)
    )
    (net /PA14_5V
      (pins U6-3 J2-28)
    )
    (net /PA0_5V
      (pins U2-3 J2-27)
    )
    (net /PA15_5V
      (pins U6-6 J2-26)
    )
    (net /PC7_5V
      (pins U2-6 J2-25)
    )
    (net /PC0_5V
      (pins U6-10 J2-24)
    )
    (net /PB8_5V
      (pins U2-10 J2-23)
    )
    (net /PC1_5V
      (pins U6-14 J2-22)
    )
    (net /PB9_5V
      (pins U2-14 J2-21)
    )
    (net /PC2_5V
      (pins U7-3 J2-20)
    )
    (net /PA6_5V
      (pins U3-3 J2-19)
    )
    (net /PC3_5V
      (pins U7-6 J2-18)
    )
    (net /PA7_5V
      (pins U3-6 J2-17)
    )
    (net /PC4_5V
      (pins U7-10 J2-16)
    )
    (net /PA1_5V
      (pins U3-10 J2-15)
    )
    (net /PC5_5V
      (pins U7-14 J2-14)
    )
    (net /PA2_5V
      (pins U3-14 J2-13)
    )
    (net /PC6_5V
      (pins U8-3 J2-12)
    )
    (net /PA3_5V
      (pins U4-3 J2-11)
    )
    (net /PC8_5V
      (pins U8-6 J2-10)
    )
    (net /PA4_5V
      (pins U4-6 J2-9)
    )
    (net /PC9_5V
      (pins U8-10 J2-8)
    )
    (net /PA5_5V
      (pins U4-10 J2-7)
    )
    (net /PC10_5V
      (pins U8-14 J2-6)
    )
    (net /PA8_5V
      (pins U4-14 J2-5)
    )
    (net /PULLUP_HIGH
      (pins R1-2 U8-15 U8-9 U8-7 U8-2 U7-15 U7-9 U7-7 U7-2 U6-15 U6-9 U6-7 U6-2 U5-15
        U5-9 U5-7 U5-2 U4-15 U4-9 U4-7 U4-2 U3-15 U3-9 U3-7 U3-2 U2-15 U2-9 U2-7 U2-2
        U1-15 U1-9 U1-7 U1-2)
    )
    (class kicad_default "" /+5V /NC /PA0_5V /PA10_5V /PA11_5V /PA12_5V /PA13_5V
      /PA14_5V /PA15_5V /PA1_5V /PA2_5V /PA3_5V /PA4_5V /PA5_5V /PA6_5V /PA7_5V
      /PA8_5V /PA9_5V /PB10_5V /PB5_5V /PB6_5V /PB8_5V /PB9_5V /PC0_5V /PC10_5V
      /PC1_5V /PC2_5V /PC3_5V /PC4_5V /PC5_5V /PC6_5V /PC7_5V /PC8_5V /PC9_5V
      /PULLDOWN /PULLUP /PULLUP_HIGH GND "Net-(U1-Pad12)" "Net-(U2-Pad12)"
      "Net-(U3-Pad12)" "Net-(U4-Pad12)" "Net-(U5-Pad12)" "Net-(U6-Pad12)"
      "Net-(U7-Pad12)" "Net-(U8-Pad12)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
    (class HighPower +15V
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 250.1)
      )
    )
    (class Power +3V3 /PA0_HIGH /PA10_HIGH /PA11_HIGH /PA12_HIGH /PA13_HIGH
      /PA14_HIGH /PA15_HIGH /PA1_HIGH /PA2_HIGH /PA3_HIGH /PA4_HIGH /PA5_HIGH
      /PA6_HIGH /PA7_HIGH /PA8_HIGH /PA9_HIGH /PB10_HIGH /PB5_HIGH /PB6_HIGH
      /PB8_HIGH /PB9_HIGH /PC0_HIGH /PC10_HIGH /PC1_HIGH /PC2_HIGH /PC3_HIGH
      /PC4_HIGH /PC5_HIGH /PC6_HIGH /PC7_HIGH /PC8_HIGH /PC9_HIGH
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
