{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551866497410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551866497429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:01:33 2019 " "Processing started: Wed Mar 06 18:01:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551866497429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1551866497429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SEA -c SEA " "Command: quartus_sta SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551866497429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1551866497820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1551866500740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1551866500740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866500879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866500879 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "138 " "The Timing Analyzer is analyzing 138 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1551866501828 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fcp1 " "Entity dcfifo_fcp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551866502031 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551866502031 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1551866502031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551866502040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551866502041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551866502043 ""}  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551866502043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551866502043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SEA.sdc " "Synopsys Design Constraints File file not found: 'SEA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1551866502044 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866502045 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551866502046 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551866502046 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551866502046 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551866502046 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866502046 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866502046 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_h nominal_top:inst55\|control_timer:inst1\|clk_h " "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_h nominal_top:inst55\|control_timer:inst1\|clk_h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS CS " "create_clock -period 1.000 -name CS CS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_l nominal_top:inst55\|control_timer:inst1\|clk_l " "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_l nominal_top:inst55\|control_timer:inst1\|clk_l" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|cs_rate_out nominal_top:inst55\|cs_rate_out " "create_clock -period 1.000 -name nominal_top:inst55\|cs_rate_out nominal_top:inst55\|cs_rate_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|clk_c nominal_top:inst55\|clk_c " "create_clock -period 1.000 -name nominal_top:inst55\|clk_c nominal_top:inst55\|clk_c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|cs_code_out\[0\] nominal_top:inst55\|cs_code_out\[0\] " "create_clock -period 1.000 -name nominal_top:inst55\|cs_code_out\[0\] nominal_top:inst55\|cs_code_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrate_ctrl:inst9\|clk_r baudrate_ctrl:inst9\|clk_r " "create_clock -period 1.000 -name baudrate_ctrl:inst9\|clk_r baudrate_ctrl:inst9\|clk_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|start_model nominal_top:inst55\|start_model " "create_clock -period 1.000 -name nominal_top:inst55\|start_model nominal_top:inst55\|start_model" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|done_model nominal_top:inst55\|done_model " "create_clock -period 1.000 -name nominal_top:inst55\|done_model nominal_top:inst55\|done_model" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_ctrl:inst18\|tr_clk spi_ctrl:inst18\|tr_clk " "create_clock -period 1.000 -name spi_ctrl:inst18\|tr_clk spi_ctrl:inst18\|tr_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551866502051 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866502051 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|combout " "Node \"inst55\|stop_cnt\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|datad " "Node \"inst55\|stop_cnt~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|combout " "Node \"inst55\|stop_cnt~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|datab " "Node \"inst55\|stop_cnt\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|combout " "Node \"inst55\|stop_cnt\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|datad " "Node \"inst55\|stop_cnt~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|combout " "Node \"inst55\|stop_cnt~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|datab " "Node \"inst55\|stop_cnt\[2\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502059 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502059 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|combout " "Node \"inst55\|stop_cnt\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|datad " "Node \"inst55\|stop_cnt~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|combout " "Node \"inst55\|stop_cnt~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|datab " "Node \"inst55\|stop_cnt\[1\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|combout " "Node \"inst55\|stop_cnt\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|datac " "Node \"inst55\|stop_cnt~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|combout " "Node \"inst55\|stop_cnt~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|datab " "Node \"inst55\|stop_cnt\[5\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|combout " "Node \"inst55\|stop_cnt\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|datac " "Node \"inst55\|stop_cnt~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|combout " "Node \"inst55\|stop_cnt~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|datab " "Node \"inst55\|stop_cnt\[4\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|combout " "Node \"inst55\|stop_cnt\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|datad " "Node \"inst55\|stop_cnt~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|combout " "Node \"inst55\|stop_cnt~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|dataa " "Node \"inst55\|stop_cnt\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|combout " "Node \"inst55\|stop_cnt\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|datad " "Node \"inst55\|stop_cnt~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|combout " "Node \"inst55\|stop_cnt~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|datac " "Node \"inst55\|stop_cnt\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502060 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502060 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|combout " "Node \"inst55\|stop_cnt~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502061 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|datab " "Node \"inst55\|stop_cnt\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502061 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|combout " "Node \"inst55\|stop_cnt\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502061 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|datad " "Node \"inst55\|stop_cnt~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502061 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502061 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|combout " "Node \"inst56\|count_raw\[31\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|datad " "Node \"inst56\|count_raw~240\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|combout " "Node \"inst56\|count_raw~240\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|datab " "Node \"inst56\|count_raw\[31\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|combout " "Node \"inst56\|count_raw\[30\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|datac " "Node \"inst56\|count_raw~239\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|combout " "Node \"inst56\|count_raw~239\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|dataa " "Node \"inst56\|count_raw\[30\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502062 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502062 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|combout " "Node \"inst56\|count_raw\[29\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|datac " "Node \"inst56\|count_raw~238\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|combout " "Node \"inst56\|count_raw~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|datad " "Node \"inst56\|count_raw\[29\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|combout " "Node \"inst56\|count_raw\[28\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|datab " "Node \"inst56\|count_raw~237\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|combout " "Node \"inst56\|count_raw~237\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|datad " "Node \"inst56\|count_raw\[28\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502063 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502063 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|combout " "Node \"inst56\|count_raw\[27\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|datab " "Node \"inst56\|count_raw~236\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|combout " "Node \"inst56\|count_raw~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|datad " "Node \"inst56\|count_raw\[27\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502064 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|combout " "Node \"inst56\|count_raw\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|datac " "Node \"inst56\|count_raw~235\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|combout " "Node \"inst56\|count_raw~235\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|datab " "Node \"inst56\|count_raw\[26\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502064 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|combout " "Node \"inst56\|count_raw\[25\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|datac " "Node \"inst56\|count_raw~234\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|combout " "Node \"inst56\|count_raw~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|datac " "Node \"inst56\|count_raw\[25\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502064 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502064 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|combout " "Node \"inst56\|count_raw\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|datad " "Node \"inst56\|count_raw~233\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|combout " "Node \"inst56\|count_raw~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|datab " "Node \"inst56\|count_raw\[24\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502065 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|combout " "Node \"inst56\|count_raw\[23\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|datac " "Node \"inst56\|count_raw~232\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|combout " "Node \"inst56\|count_raw~232\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|datab " "Node \"inst56\|count_raw\[23\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502065 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|combout " "Node \"inst56\|count_raw\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|datac " "Node \"inst56\|count_raw~231\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|combout " "Node \"inst56\|count_raw~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|datab " "Node \"inst56\|count_raw\[22\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502065 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502065 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|combout " "Node \"inst56\|count_raw\[21\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|datac " "Node \"inst56\|count_raw~230\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|combout " "Node \"inst56\|count_raw~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|datac " "Node \"inst56\|count_raw\[21\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502067 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|combout " "Node \"inst56\|count_raw\[20\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|datad " "Node \"inst56\|count_raw~229\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|combout " "Node \"inst56\|count_raw~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|datac " "Node \"inst56\|count_raw\[20\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502067 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|combout " "Node \"inst56\|count_raw\[19\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|datad " "Node \"inst56\|count_raw~228\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|combout " "Node \"inst56\|count_raw~228\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|datab " "Node \"inst56\|count_raw\[19\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502067 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|combout " "Node \"inst56\|count_raw\[18\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|datac " "Node \"inst56\|count_raw~227\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|combout " "Node \"inst56\|count_raw~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|datac " "Node \"inst56\|count_raw\[18\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502067 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502067 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|combout " "Node \"inst56\|count_raw\[17\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|datad " "Node \"inst56\|count_raw~258\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|combout " "Node \"inst56\|count_raw~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|datad " "Node \"inst56\|count_raw\[17\]~157\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|combout " "Node \"inst56\|count_raw\[16\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|datac " "Node \"inst56\|count_raw~257\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|combout " "Node \"inst56\|count_raw~257\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|datac " "Node \"inst56\|count_raw\[16\]~152\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|combout " "Node \"inst56\|count_raw\[15\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|datac " "Node \"inst56\|count_raw~256\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|combout " "Node \"inst56\|count_raw~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|dataa " "Node \"inst56\|count_raw\[15\]~147\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|combout " "Node \"inst56\|count_raw\[14\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|datab " "Node \"inst56\|count_raw~255\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|combout " "Node \"inst56\|count_raw~255\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|datac " "Node \"inst56\|count_raw\[14\]~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|combout " "Node \"inst56\|count_raw\[13\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|dataa " "Node \"inst56\|count_raw~254\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|combout " "Node \"inst56\|count_raw~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|datad " "Node \"inst56\|count_raw\[13\]~137\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|combout " "Node \"inst56\|count_raw\[12\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|datac " "Node \"inst56\|count_raw~253\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|combout " "Node \"inst56\|count_raw~253\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|datad " "Node \"inst56\|count_raw\[12\]~132\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|combout " "Node \"inst56\|count_raw\[11\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|datac " "Node \"inst56\|count_raw~252\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|combout " "Node \"inst56\|count_raw~252\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|dataa " "Node \"inst56\|count_raw\[11\]~127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|combout " "Node \"inst56\|count_raw\[10\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|datad " "Node \"inst56\|count_raw~251\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|combout " "Node \"inst56\|count_raw~251\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|datad " "Node \"inst56\|count_raw\[10\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502068 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502068 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|combout " "Node \"inst56\|count_raw\[9\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|datac " "Node \"inst56\|count_raw~250\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|combout " "Node \"inst56\|count_raw~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|dataa " "Node \"inst56\|count_raw\[9\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502069 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|combout " "Node \"inst56\|count_raw\[8\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|datad " "Node \"inst56\|count_raw~249\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|combout " "Node \"inst56\|count_raw~249\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|dataa " "Node \"inst56\|count_raw\[8\]~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502069 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|combout " "Node \"inst56\|count_raw\[7\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|datab " "Node \"inst56\|count_raw~248\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|combout " "Node \"inst56\|count_raw~248\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|datad " "Node \"inst56\|count_raw\[7\]~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502069 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|combout " "Node \"inst56\|count_raw\[6\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|datad " "Node \"inst56\|count_raw~247\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|combout " "Node \"inst56\|count_raw~247\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|dataa " "Node \"inst56\|count_raw\[6\]~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502069 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502069 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|combout " "Node \"inst56\|count_raw\[5\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|datac " "Node \"inst56\|count_raw~246\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|combout " "Node \"inst56\|count_raw~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|datab " "Node \"inst56\|count_raw\[5\]~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|combout " "Node \"inst56\|count_raw\[4\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|datac " "Node \"inst56\|count_raw~245\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|combout " "Node \"inst56\|count_raw~245\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|datab " "Node \"inst56\|count_raw\[4\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|combout " "Node \"inst56\|count_raw\[3\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|datad " "Node \"inst56\|count_raw~244\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|combout " "Node \"inst56\|count_raw~244\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|dataa " "Node \"inst56\|count_raw\[3\]~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|combout " "Node \"inst56\|count_raw\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|datad " "Node \"inst56\|count_raw~243\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|combout " "Node \"inst56\|count_raw~243\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|dataa " "Node \"inst56\|count_raw\[2\]~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|combout " "Node \"inst56\|count_raw\[1\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|datac " "Node \"inst56\|count_raw~242\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|combout " "Node \"inst56\|count_raw~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|dataa " "Node \"inst56\|count_raw\[1\]~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|combout " "Node \"inst56\|count_raw\[0\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|datac " "Node \"inst56\|count_raw~241\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|combout " "Node \"inst56\|count_raw~241\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|datab " "Node \"inst56\|count_raw\[0\]~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866502070 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551866502070 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866502086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551866502086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1551866502101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866502109 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1551866502111 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551866502138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551866502874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551866502874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -55.328 " "Worst-case setup slack is -55.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.328           -1752.445 nominal_top:inst55\|done_model  " "  -55.328           -1752.445 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.853           -1304.944 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -47.853           -1304.944 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.363           -1316.650 CS  " "  -45.363           -1316.650 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.297            -729.824 nominal_top:inst55\|start_model  " "  -44.297            -729.824 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.420            -313.552 nominal_top:inst55\|cs_code_out\[0\]  " "  -15.420            -313.552 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.393            -669.469 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.393            -669.469 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.317            -454.391 nominal_top:inst55\|clk_c  " "  -13.317            -454.391 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.940           -1128.987 baudrate_ctrl:inst9\|clk_r  " "   -5.940           -1128.987 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.619             -73.418 nominal_top:inst55\|cs_rate_out  " "   -5.619             -73.418 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.441            -143.873 spi_ctrl:inst18\|tr_clk  " "   -4.441            -143.873 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082              -3.082 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -3.082              -3.082 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.149              -0.149 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.557               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.557               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866502881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.456 " "Worst-case hold slack is -0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -0.456 CS  " "   -0.456              -0.456 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -0.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.202              -0.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.373 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.192              -0.373 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 nominal_top:inst55\|cs_code_out\[0\]  " "    0.087               0.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 nominal_top:inst55\|clk_c  " "    0.415               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.453               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.453               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 spi_ctrl:inst18\|tr_clk  " "    0.453               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.485               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.746               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 nominal_top:inst55\|start_model  " "    0.862               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 nominal_top:inst55\|cs_rate_out  " "    1.393               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.006               0.000 nominal_top:inst55\|done_model  " "    3.006               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866502978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866502978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.282 " "Worst-case recovery slack is -7.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.282            -221.734 nominal_top:inst55\|done_model  " "   -7.282            -221.734 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.107            -502.390 CS  " "   -7.107            -502.390 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.344            -297.614 nominal_top:inst55\|start_model  " "   -6.344            -297.614 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.145            -205.994 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -5.145            -205.994 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.218            -128.608 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.218            -128.608 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622            -352.000 nominal_top:inst55\|clk_c  " "   -3.622            -352.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604            -368.458 baudrate_ctrl:inst9\|clk_r  " "   -3.604            -368.458 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.408             -84.814 spi_ctrl:inst18\|tr_clk  " "   -3.408             -84.814 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317              -3.317 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -3.317              -3.317 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.289               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   32.289               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.426               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.426               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866503038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.609 " "Worst-case removal slack is 1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 nominal_top:inst55\|clk_c  " "    1.609               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.467               0.000 baudrate_ctrl:inst9\|clk_r  " "    2.467               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.487               0.000 spi_ctrl:inst18\|tr_clk  " "    2.487               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    2.515               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.606               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    2.606               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.684               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.737               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.836               0.000 CS  " "    2.836               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.123               0.000 nominal_top:inst55\|start_model  " "    3.123               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 nominal_top:inst55\|done_model  " "    3.839               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.934               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.934               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866503149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.783 " "Worst-case minimum pulse width slack is -4.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783            -885.721 CS  " "   -4.783            -885.721 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -213.980 nominal_top:inst55\|clk_c  " "   -3.201            -213.980 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r  " "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.990 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.487            -118.990 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 nominal_top:inst55\|start_model  " "   -1.487             -71.376 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk  " "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 nominal_top:inst55\|done_model  " "   -1.487             -47.584 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 nominal_top:inst55\|cs_rate_out  " "    0.321               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.701               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.701               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK_IN  " "    9.934               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866503349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866503349 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.744 ns " "Worst Case Available Settling Time: 17.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866507488 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866507488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551866507534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551866507587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551866509092 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866509539 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551866509539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866509545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551866509678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551866509678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.707 " "Worst-case setup slack is -50.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.707           -1604.555 nominal_top:inst55\|done_model  " "  -50.707           -1604.555 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.943           -1205.477 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -43.943           -1205.477 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.665           -1222.454 CS  " "  -41.665           -1222.454 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.665            -670.157 nominal_top:inst55\|start_model  " "  -40.665            -670.157 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.415            -293.403 nominal_top:inst55\|cs_code_out\[0\]  " "  -14.415            -293.403 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.339            -617.523 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -13.339            -617.523 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.184            -410.498 nominal_top:inst55\|clk_c  " "  -12.184            -410.498 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.588           -1049.556 baudrate_ctrl:inst9\|clk_r  " "   -5.588           -1049.556 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.261             -67.314 nominal_top:inst55\|cs_rate_out  " "   -5.261             -67.314 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.121            -132.457 spi_ctrl:inst18\|tr_clk  " "   -4.121            -132.457 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749              -2.749 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -2.749              -2.749 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.048               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.777               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.777               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866509705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.448 " "Worst-case hold slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.448 CS  " "   -0.448              -0.448 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.314 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.314              -0.314 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.601 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.306              -0.601 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 nominal_top:inst55\|cs_code_out\[0\]  " "    0.036               0.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 nominal_top:inst55\|clk_c  " "    0.365               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.402               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.402               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 spi_ctrl:inst18\|tr_clk  " "    0.403               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.430               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.693               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 nominal_top:inst55\|start_model  " "    0.774               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 nominal_top:inst55\|cs_rate_out  " "    1.409               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737               0.000 nominal_top:inst55\|done_model  " "    2.737               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866509814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.954 " "Worst-case recovery slack is -6.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.954            -492.924 CS  " "   -6.954            -492.924 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.684            -203.507 nominal_top:inst55\|done_model  " "   -6.684            -203.507 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.853            -274.624 nominal_top:inst55\|start_model  " "   -5.853            -274.624 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.979            -202.007 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -4.979            -202.007 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.732            -113.302 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.732            -113.302 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556            -345.559 nominal_top:inst55\|clk_c  " "   -3.556            -345.559 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555            -364.947 baudrate_ctrl:inst9\|clk_r  " "   -3.555            -364.947 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -83.548 spi_ctrl:inst18\|tr_clk  " "   -3.348             -83.548 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.191              -3.191 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -3.191              -3.191 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.688               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   32.688               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.814               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.814               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866509866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.466 " "Worst-case removal slack is 1.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 nominal_top:inst55\|clk_c  " "    1.466               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.278               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    2.278               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 baudrate_ctrl:inst9\|clk_r  " "    2.297               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.298               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    2.298               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.320               0.000 spi_ctrl:inst18\|tr_clk  " "    2.320               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.419               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.419               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.434               0.000 CS  " "    2.434               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.473               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.473               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.820               0.000 nominal_top:inst55\|start_model  " "    2.820               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.477               0.000 nominal_top:inst55\|done_model  " "    3.477               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.321               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.321               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866509920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.440 " "Worst-case minimum pulse width slack is -4.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440            -824.350 CS  " "   -4.440            -824.350 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -213.980 nominal_top:inst55\|clk_c  " "   -3.201            -213.980 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r  " "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -119.221 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.487            -119.221 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 nominal_top:inst55\|start_model  " "   -1.487             -71.376 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk  " "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 nominal_top:inst55\|done_model  " "   -1.487             -47.584 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 nominal_top:inst55\|cs_rate_out  " "    0.103               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK_IN  " "    9.943               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.717               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866509950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866509950 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.966 ns " "Worst Case Available Settling Time: 17.966 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866514309 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866514309 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551866514356 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866514643 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551866514643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866514648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551866514710 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551866514710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.966 " "Worst-case setup slack is -23.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.966            -759.946 nominal_top:inst55\|done_model  " "  -23.966            -759.946 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.674            -525.197 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -20.674            -525.197 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.549            -533.185 CS  " "  -19.549            -533.185 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.147            -304.893 nominal_top:inst55\|start_model  " "  -19.147            -304.893 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.375            -114.835 nominal_top:inst55\|cs_code_out\[0\]  " "   -6.375            -114.835 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.887            -262.691 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.887            -262.691 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.271            -131.935 nominal_top:inst55\|clk_c  " "   -5.271            -131.935 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003            -367.768 baudrate_ctrl:inst9\|clk_r  " "   -2.003            -367.768 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903             -23.163 nominal_top:inst55\|cs_rate_out  " "   -1.903             -23.163 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341             -39.149 spi_ctrl:inst18\|tr_clk  " "   -1.341             -39.149 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806              -0.806 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -0.806              -0.806 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.043               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.022               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   38.022               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866514782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.209 " "Worst-case hold slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.209 CS  " "   -0.209              -0.209 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.049              -0.049 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.072 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.042              -0.072 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 nominal_top:inst55\|clk_c  " "    0.112               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 nominal_top:inst55\|cs_code_out\[0\]  " "    0.149               0.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.156               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.186               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 spi_ctrl:inst18\|tr_clk  " "    0.187               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.201               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 nominal_top:inst55\|start_model  " "    0.274               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.298               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 nominal_top:inst55\|cs_rate_out  " "    0.616               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353               0.000 nominal_top:inst55\|done_model  " "    1.353               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866514922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.360 " "Worst-case recovery slack is -3.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360            -103.245 nominal_top:inst55\|done_model  " "   -3.360            -103.245 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.095            -187.686 CS  " "   -3.095            -187.686 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976            -137.724 nominal_top:inst55\|start_model  " "   -2.976            -137.724 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -64.280 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.094             -64.280 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -73.243 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.978             -73.243 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164            -110.130 baudrate_ctrl:inst9\|clk_r  " "   -1.164            -110.130 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158            -104.443 nominal_top:inst55\|clk_c  " "   -1.158            -104.443 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -26.690 spi_ctrl:inst18\|tr_clk  " "   -1.128             -26.690 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128              -1.128 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.128              -1.128 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   36.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.527               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   36.527               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866514986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866514986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.687 " "Worst-case removal slack is 0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 nominal_top:inst55\|clk_c  " "    0.687               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.819               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 spi_ctrl:inst18\|tr_clk  " "    0.855               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.899               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 CS  " "    0.944               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.975               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 nominal_top:inst55\|start_model  " "    1.072               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.120               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.128               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 nominal_top:inst55\|done_model  " "    1.393               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.553               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.553               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866515090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -354.231 CS  " "   -3.000            -354.231 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -231.000 baudrate_ctrl:inst9\|clk_r  " "   -1.000            -231.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -122.000 nominal_top:inst55\|clk_c  " "   -1.000            -122.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -106.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.000            -106.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.000             -80.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 nominal_top:inst55\|start_model  " "   -1.000             -48.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 spi_ctrl:inst18\|tr_clk  " "   -1.000             -41.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 nominal_top:inst55\|done_model  " "   -1.000             -32.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.000              -1.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 nominal_top:inst55\|cs_rate_out  " "    0.337               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.769               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.769               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK_IN  " "    9.594               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.796               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.796               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551866515155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551866515155 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.011 ns " "Worst Case Available Settling Time: 19.011 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551866520276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551866520276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551866521254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551866521270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 210 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551866522026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:02:02 2019 " "Processing ended: Wed Mar 06 18:02:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551866522026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551866522026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551866522026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1551866522026 ""}
