{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760102933787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760102933788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 10 20:28:53 2025 " "Processing started: Fri Oct 10 20:28:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760102933788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760102933788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_FPGA -c UART_FPGA --analyze_file=C:/prj_FPGA/UART_core_update/SDC1.sdc " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_FPGA -c UART_FPGA --analyze_file=C:/prj_FPGA/UART_core_update/SDC1.sdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760102933788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760102949068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760102949068 ""}
{ "Error" "ESGN_NON_DESIGN_FILE" "C:/prj_FPGA/UART_core_update/SDC1.sdc " "File C:/prj_FPGA/UART_core_update/SDC1.sdc is not a recognized design file type" {  } {  } 0 12074 "File %1!s! is not a recognized design file type" 0 0 "Design Software" 0 -1 1760102966670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760102966678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 10 20:29:26 2025 " "Processing ended: Fri Oct 10 20:29:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760102966678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760102966678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760102966678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760102966678 ""}
