
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F20)
	S23= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F25)
	S28= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F26)
	S29= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F27)
	S30= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F28)
	S31= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F29)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F30)
	S33= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F31)
	S34= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F32)
	S35= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F33)
	S36= IR_MEM.Out=>FU.IR_MEM                                  Premise(F34)
	S37= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F35)
	S38= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F36)
	S39= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F37)
	S40= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F38)
	S41= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F39)
	S42= ALUOut_MEM.Out=>FU.InMEM                               Premise(F40)
	S43= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F41)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F42)
	S45= IR_WB.Out20_16=>GPR.WReg                               Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S4,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S20)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S32)
	S52= PC.Out=>ICache.IEA                                     Premise(F46)
	S53= IMem.MEM8WordOut=>ICache.WData                         Premise(F47)
	S54= ICache.Out=>ICacheReg.In                               Premise(F48)
	S55= PC.Out=>IMMU.IEA                                       Premise(F49)
	S56= IMMU.IEA=addr                                          Path(S4,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S58= IMMU.PID=pid                                           Path(S3,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S21)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F51)
	S64= ICacheReg.Out=>IRMux.CacheData                         Premise(F52)
	S65= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F53)
	S66= IMem.Out=>IRMux.MemData                                Premise(F54)
	S67= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F55)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F56)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F57)
	S70= ICache.Out=>IR_ID.In                                   Premise(F58)
	S71= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S72= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S73= IR_DMMU2.Out=>IR_WB.In                                 Premise(F61)
	S74= IR_MEM.Out=>IR_WB.In                                   Premise(F62)
	S75= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F63)
	S76= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S77= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S78= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S79= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S80= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S81= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S82= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S83= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S84= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S85= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S86= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S87= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S88= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S89= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S92= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S93= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S94= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S95= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S96= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F84)
	S97= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F85)
	S98= IR_WB.Out31_26=>CU_WB.Op                               Premise(F86)
	S99= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F87)
	S100= CtrlA_EX=0                                            Premise(F88)
	S101= CtrlB_EX=0                                            Premise(F89)
	S102= CtrlALUOut_MEM=0                                      Premise(F90)
	S103= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S104= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S105= CtrlALUOut_WB=0                                       Premise(F93)
	S106= CtrlA_MEM=0                                           Premise(F94)
	S107= CtrlA_WB=0                                            Premise(F95)
	S108= CtrlB_MEM=0                                           Premise(F96)
	S109= CtrlB_WB=0                                            Premise(F97)
	S110= CtrlICache=0                                          Premise(F98)
	S111= CtrlIMMU=0                                            Premise(F99)
	S112= CtrlIR_DMMU1=0                                        Premise(F100)
	S113= CtrlIR_DMMU2=0                                        Premise(F101)
	S114= CtrlIR_EX=0                                           Premise(F102)
	S115= CtrlIR_ID=0                                           Premise(F103)
	S116= CtrlIR_IMMU=1                                         Premise(F104)
	S117= CtrlIR_MEM=0                                          Premise(F105)
	S118= CtrlIR_WB=0                                           Premise(F106)
	S119= CtrlGPR=0                                             Premise(F107)
	S120= CtrlIAddrReg=1                                        Premise(F108)
	S121= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S60,S120)
	S122= CtrlPC=0                                              Premise(F109)
	S123= CtrlPCInc=0                                           Premise(F110)
	S124= PC[Out]=addr                                          PC-Hold(S1,S122,S123)
	S125= CtrlIMem=0                                            Premise(F111)
	S126= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=1                                       Premise(F112)
	S128= CtrlASIDIn=0                                          Premise(F113)
	S129= CtrlCP0=0                                             Premise(F114)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F115)
	S132= CtrlExCodeIn=0                                        Premise(F116)
	S133= CtrlIRMux=0                                           Premise(F117)
	S134= GPR[rS]=a                                             Premise(F118)

IMMU	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S121)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S121)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S121)
	S138= PC.Out=addr                                           PC-Out(S124)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S140= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F119)
	S141= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F120)
	S142= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F121)
	S143= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F122)
	S144= A_MEM.Out=>A_WB.In                                    Premise(F123)
	S145= LIMMEXT.Out=>B_EX.In                                  Premise(F124)
	S146= B_MEM.Out=>B_WB.In                                    Premise(F125)
	S147= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F126)
	S148= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F127)
	S149= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F128)
	S150= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F129)
	S151= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F130)
	S152= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F131)
	S153= FU.Bub_IF=>CU_IF.Bub                                  Premise(F132)
	S154= FU.Halt_IF=>CU_IF.Halt                                Premise(F133)
	S155= ICache.Hit=>CU_IF.ICacheHit                           Premise(F134)
	S156= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F135)
	S157= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F136)
	S158= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F137)
	S159= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F138)
	S160= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F139)
	S161= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F140)
	S162= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F141)
	S163= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F142)
	S164= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F143)
	S165= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F144)
	S166= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F145)
	S167= ICache.Hit=>FU.ICacheHit                              Premise(F146)
	S168= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F147)
	S169= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F148)
	S170= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F149)
	S171= IR_MEM.Out=>FU.IR_MEM                                 Premise(F150)
	S172= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F151)
	S173= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F152)
	S174= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F153)
	S175= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F154)
	S176= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F155)
	S177= ALUOut_MEM.Out=>FU.InMEM                              Premise(F156)
	S178= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F157)
	S179= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F158)
	S180= IR_WB.Out20_16=>GPR.WReg                              Premise(F159)
	S181= IMMU.Addr=>IAddrReg.In                                Premise(F160)
	S182= PC.Out=>ICache.IEA                                    Premise(F161)
	S183= ICache.IEA=addr                                       Path(S138,S182)
	S184= ICache.Hit=ICacheHit(addr)                            ICache-Search(S183)
	S185= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S184,S155)
	S186= FU.ICacheHit=ICacheHit(addr)                          Path(S184,S167)
	S187= PC.Out=>ICache.IEA                                    Premise(F162)
	S188= IMem.MEM8WordOut=>ICache.WData                        Premise(F163)
	S189= ICache.Out=>ICacheReg.In                              Premise(F164)
	S190= PC.Out=>IMMU.IEA                                      Premise(F165)
	S191= IMMU.IEA=addr                                         Path(S138,S190)
	S192= CP0.ASID=>IMMU.PID                                    Premise(F166)
	S193= IMMU.PID=pid                                          Path(S139,S192)
	S194= IMMU.Addr={pid,addr}                                  IMMU-Search(S193,S191)
	S195= IAddrReg.In={pid,addr}                                Path(S194,S181)
	S196= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S193,S191)
	S197= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S196,S156)
	S198= IAddrReg.Out=>IMem.RAddr                              Premise(F167)
	S199= IMem.RAddr={pid,addr}                                 Path(S135,S198)
	S200= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S199,S126)
	S201= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S199,S126)
	S202= ICache.WData=IMemGet8Word({pid,addr})                 Path(S201,S188)
	S203= ICacheReg.Out=>IRMux.CacheData                        Premise(F168)
	S204= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F169)
	S205= IMem.Out=>IRMux.MemData                               Premise(F170)
	S206= IRMux.MemData={12,rS,rD,UIMM}                         Path(S200,S205)
	S207= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S206)
	S208= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F171)
	S209= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S210= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F173)
	S211= ICache.Out=>IR_ID.In                                  Premise(F174)
	S212= IRMux.Out=>IR_ID.In                                   Premise(F175)
	S213= IR_ID.In={12,rS,rD,UIMM}                              Path(S207,S212)
	S214= ICache.Out=>IR_IMMU.In                                Premise(F176)
	S215= IR_DMMU2.Out=>IR_WB.In                                Premise(F177)
	S216= IR_MEM.Out=>IR_WB.In                                  Premise(F178)
	S217= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F179)
	S218= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F180)
	S219= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F181)
	S220= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F182)
	S221= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F183)
	S222= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F184)
	S223= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F185)
	S224= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S225= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S226= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F188)
	S227= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F189)
	S228= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S229= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F191)
	S230= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F192)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F193)
	S232= IR_ID.Out31_26=>CU_ID.Op                              Premise(F194)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F195)
	S234= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F196)
	S235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F197)
	S236= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F198)
	S237= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F199)
	S238= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F200)
	S239= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F201)
	S240= IR_WB.Out31_26=>CU_WB.Op                              Premise(F202)
	S241= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F203)
	S242= CtrlA_EX=0                                            Premise(F204)
	S243= CtrlB_EX=0                                            Premise(F205)
	S244= CtrlALUOut_MEM=0                                      Premise(F206)
	S245= CtrlALUOut_DMMU1=0                                    Premise(F207)
	S246= CtrlALUOut_DMMU2=0                                    Premise(F208)
	S247= CtrlALUOut_WB=0                                       Premise(F209)
	S248= CtrlA_MEM=0                                           Premise(F210)
	S249= CtrlA_WB=0                                            Premise(F211)
	S250= CtrlB_MEM=0                                           Premise(F212)
	S251= CtrlB_WB=0                                            Premise(F213)
	S252= CtrlICache=1                                          Premise(F214)
	S253= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S183,S202,S252)
	S254= CtrlIMMU=0                                            Premise(F215)
	S255= CtrlIR_DMMU1=0                                        Premise(F216)
	S256= CtrlIR_DMMU2=0                                        Premise(F217)
	S257= CtrlIR_EX=0                                           Premise(F218)
	S258= CtrlIR_ID=1                                           Premise(F219)
	S259= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S213,S258)
	S260= CtrlIR_IMMU=0                                         Premise(F220)
	S261= CtrlIR_MEM=0                                          Premise(F221)
	S262= CtrlIR_WB=0                                           Premise(F222)
	S263= CtrlGPR=0                                             Premise(F223)
	S264= GPR[rS]=a                                             GPR-Hold(S134,S263)
	S265= CtrlIAddrReg=0                                        Premise(F224)
	S266= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S121,S265)
	S267= CtrlPC=0                                              Premise(F225)
	S268= CtrlPCInc=1                                           Premise(F226)
	S269= PC[Out]=addr+4                                        PC-Inc(S124,S267,S268)
	S270= PC[CIA]=addr                                          PC-Inc(S124,S267,S268)
	S271= CtrlIMem=0                                            Premise(F227)
	S272= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S126,S271)
	S273= CtrlICacheReg=0                                       Premise(F228)
	S274= CtrlASIDIn=0                                          Premise(F229)
	S275= CtrlCP0=0                                             Premise(F230)
	S276= CP0[ASID]=pid                                         CP0-Hold(S130,S275)
	S277= CtrlEPCIn=0                                           Premise(F231)
	S278= CtrlExCodeIn=0                                        Premise(F232)
	S279= CtrlIRMux=0                                           Premise(F233)

ID	S280= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S259)
	S281= IR_ID.Out31_26=12                                     IR-Out(S259)
	S282= IR_ID.Out25_21=rS                                     IR-Out(S259)
	S283= IR_ID.Out20_16=rD                                     IR-Out(S259)
	S284= IR_ID.Out15_0=UIMM                                    IR-Out(S259)
	S285= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S266)
	S286= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S266)
	S287= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S266)
	S288= PC.Out=addr+4                                         PC-Out(S269)
	S289= PC.CIA=addr                                           PC-Out(S270)
	S290= PC.CIA31_28=addr[31:28]                               PC-Out(S270)
	S291= CP0.ASID=pid                                          CP0-Read-ASID(S276)
	S292= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S293= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F235)
	S294= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F236)
	S295= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S296= A_MEM.Out=>A_WB.In                                    Premise(F238)
	S297= LIMMEXT.Out=>B_EX.In                                  Premise(F239)
	S298= B_MEM.Out=>B_WB.In                                    Premise(F240)
	S299= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F241)
	S300= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F242)
	S301= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F243)
	S302= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F244)
	S303= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F245)
	S304= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F246)
	S305= FU.Bub_IF=>CU_IF.Bub                                  Premise(F247)
	S306= FU.Halt_IF=>CU_IF.Halt                                Premise(F248)
	S307= ICache.Hit=>CU_IF.ICacheHit                           Premise(F249)
	S308= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F250)
	S309= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F251)
	S310= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F252)
	S311= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F253)
	S312= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F254)
	S313= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S314= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F256)
	S315= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F257)
	S316= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F258)
	S317= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F259)
	S318= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F260)
	S319= ICache.Hit=>FU.ICacheHit                              Premise(F261)
	S320= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F262)
	S321= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F263)
	S322= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F264)
	S323= IR_MEM.Out=>FU.IR_MEM                                 Premise(F265)
	S324= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F266)
	S325= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F267)
	S326= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F268)
	S327= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F269)
	S328= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F270)
	S329= FU.InID2_RReg=5'b00000                                Premise(F271)
	S330= ALUOut_MEM.Out=>FU.InMEM                              Premise(F272)
	S331= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F273)
	S332= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F274)
	S333= IR_WB.Out20_16=>GPR.WReg                              Premise(F275)
	S334= IMMU.Addr=>IAddrReg.In                                Premise(F276)
	S335= PC.Out=>ICache.IEA                                    Premise(F277)
	S336= ICache.IEA=addr+4                                     Path(S288,S335)
	S337= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S336)
	S338= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S337,S307)
	S339= FU.ICacheHit=ICacheHit(addr+4)                        Path(S337,S319)
	S340= PC.Out=>ICache.IEA                                    Premise(F278)
	S341= IMem.MEM8WordOut=>ICache.WData                        Premise(F279)
	S342= ICache.Out=>ICacheReg.In                              Premise(F280)
	S343= PC.Out=>IMMU.IEA                                      Premise(F281)
	S344= IMMU.IEA=addr+4                                       Path(S288,S343)
	S345= CP0.ASID=>IMMU.PID                                    Premise(F282)
	S346= IMMU.PID=pid                                          Path(S291,S345)
	S347= IMMU.Addr={pid,addr+4}                                IMMU-Search(S346,S344)
	S348= IAddrReg.In={pid,addr+4}                              Path(S347,S334)
	S349= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S346,S344)
	S350= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S349,S308)
	S351= IAddrReg.Out=>IMem.RAddr                              Premise(F283)
	S352= IMem.RAddr={pid,addr}                                 Path(S285,S351)
	S353= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S352,S272)
	S354= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S352,S272)
	S355= ICache.WData=IMemGet8Word({pid,addr})                 Path(S354,S341)
	S356= ICacheReg.Out=>IRMux.CacheData                        Premise(F284)
	S357= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F285)
	S358= IMem.Out=>IRMux.MemData                               Premise(F286)
	S359= IRMux.MemData={12,rS,rD,UIMM}                         Path(S353,S358)
	S360= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S359)
	S361= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F287)
	S362= IR_MEM.Out=>IR_DMMU1.In                               Premise(F288)
	S363= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F289)
	S364= ICache.Out=>IR_ID.In                                  Premise(F290)
	S365= IRMux.Out=>IR_ID.In                                   Premise(F291)
	S366= IR_ID.In={12,rS,rD,UIMM}                              Path(S360,S365)
	S367= ICache.Out=>IR_IMMU.In                                Premise(F292)
	S368= IR_DMMU2.Out=>IR_WB.In                                Premise(F293)
	S369= IR_MEM.Out=>IR_WB.In                                  Premise(F294)
	S370= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F295)
	S371= LIMMEXT.In=UIMM                                       Path(S284,S370)
	S372= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S371)
	S373= B_EX.In={16{0},UIMM}                                  Path(S372,S297)
	S374= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F296)
	S375= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F297)
	S376= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F298)
	S377= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F299)
	S378= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F300)
	S379= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F301)
	S380= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F302)
	S381= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F303)
	S382= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F304)
	S383= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F305)
	S384= IR_EX.Out31_26=>CU_EX.Op                              Premise(F306)
	S385= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F307)
	S386= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F308)
	S387= CU_ID.IRFunc1=rD                                      Path(S283,S386)
	S388= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F309)
	S389= CU_ID.IRFunc2=rS                                      Path(S282,S388)
	S390= IR_ID.Out31_26=>CU_ID.Op                              Premise(F310)
	S391= CU_ID.Op=12                                           Path(S281,S390)
	S392= CU_ID.Func=alu_add                                    CU_ID(S391)
	S393= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F311)
	S394= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F312)
	S395= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F313)
	S396= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F314)
	S397= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F315)
	S398= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F316)
	S399= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F317)
	S400= IR_WB.Out31_26=>CU_WB.Op                              Premise(F318)
	S401= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F319)
	S402= CtrlA_EX=1                                            Premise(F320)
	S403= CtrlB_EX=1                                            Premise(F321)
	S404= [B_EX]={16{0},UIMM}                                   B_EX-Write(S373,S403)
	S405= CtrlALUOut_MEM=0                                      Premise(F322)
	S406= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S407= CtrlALUOut_DMMU2=0                                    Premise(F324)
	S408= CtrlALUOut_WB=0                                       Premise(F325)
	S409= CtrlA_MEM=0                                           Premise(F326)
	S410= CtrlA_WB=0                                            Premise(F327)
	S411= CtrlB_MEM=0                                           Premise(F328)
	S412= CtrlB_WB=0                                            Premise(F329)
	S413= CtrlICache=0                                          Premise(F330)
	S414= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S253,S413)
	S415= CtrlIMMU=0                                            Premise(F331)
	S416= CtrlIR_DMMU1=0                                        Premise(F332)
	S417= CtrlIR_DMMU2=0                                        Premise(F333)
	S418= CtrlIR_EX=1                                           Premise(F334)
	S419= CtrlIR_ID=0                                           Premise(F335)
	S420= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S259,S419)
	S421= CtrlIR_IMMU=0                                         Premise(F336)
	S422= CtrlIR_MEM=0                                          Premise(F337)
	S423= CtrlIR_WB=0                                           Premise(F338)
	S424= CtrlGPR=0                                             Premise(F339)
	S425= GPR[rS]=a                                             GPR-Hold(S264,S424)
	S426= CtrlIAddrReg=0                                        Premise(F340)
	S427= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S266,S426)
	S428= CtrlPC=0                                              Premise(F341)
	S429= CtrlPCInc=0                                           Premise(F342)
	S430= PC[CIA]=addr                                          PC-Hold(S270,S429)
	S431= PC[Out]=addr+4                                        PC-Hold(S269,S428,S429)
	S432= CtrlIMem=0                                            Premise(F343)
	S433= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S272,S432)
	S434= CtrlICacheReg=0                                       Premise(F344)
	S435= CtrlASIDIn=0                                          Premise(F345)
	S436= CtrlCP0=0                                             Premise(F346)
	S437= CP0[ASID]=pid                                         CP0-Hold(S276,S436)
	S438= CtrlEPCIn=0                                           Premise(F347)
	S439= CtrlExCodeIn=0                                        Premise(F348)
	S440= CtrlIRMux=0                                           Premise(F349)

EX	S441= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S404)
	S442= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S404)
	S443= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S404)
	S444= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S420)
	S445= IR_ID.Out31_26=12                                     IR-Out(S420)
	S446= IR_ID.Out25_21=rS                                     IR-Out(S420)
	S447= IR_ID.Out20_16=rD                                     IR-Out(S420)
	S448= IR_ID.Out15_0=UIMM                                    IR-Out(S420)
	S449= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S427)
	S450= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S427)
	S451= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S427)
	S452= PC.CIA=addr                                           PC-Out(S430)
	S453= PC.CIA31_28=addr[31:28]                               PC-Out(S430)
	S454= PC.Out=addr+4                                         PC-Out(S431)
	S455= CP0.ASID=pid                                          CP0-Read-ASID(S437)
	S456= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F350)
	S457= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F351)
	S458= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F352)
	S459= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F353)
	S460= A_MEM.Out=>A_WB.In                                    Premise(F354)
	S461= LIMMEXT.Out=>B_EX.In                                  Premise(F355)
	S462= B_MEM.Out=>B_WB.In                                    Premise(F356)
	S463= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F357)
	S464= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F358)
	S465= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F359)
	S466= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F360)
	S467= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F361)
	S468= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F362)
	S469= FU.Bub_IF=>CU_IF.Bub                                  Premise(F363)
	S470= FU.Halt_IF=>CU_IF.Halt                                Premise(F364)
	S471= ICache.Hit=>CU_IF.ICacheHit                           Premise(F365)
	S472= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F366)
	S473= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F367)
	S474= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F368)
	S475= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F369)
	S476= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F370)
	S477= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F371)
	S478= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F372)
	S479= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F373)
	S480= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F374)
	S481= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F375)
	S482= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F376)
	S483= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S484= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F378)
	S485= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F379)
	S486= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F380)
	S487= IR_MEM.Out=>FU.IR_MEM                                 Premise(F381)
	S488= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F382)
	S489= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F383)
	S490= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F384)
	S491= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F385)
	S492= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F386)
	S493= ALUOut_MEM.Out=>FU.InMEM                              Premise(F387)
	S494= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F388)
	S495= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F389)
	S496= IR_WB.Out20_16=>GPR.WReg                              Premise(F390)
	S497= IMMU.Addr=>IAddrReg.In                                Premise(F391)
	S498= PC.Out=>ICache.IEA                                    Premise(F392)
	S499= ICache.IEA=addr+4                                     Path(S454,S498)
	S500= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S499)
	S501= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S500,S471)
	S502= FU.ICacheHit=ICacheHit(addr+4)                        Path(S500,S483)
	S503= PC.Out=>ICache.IEA                                    Premise(F393)
	S504= IMem.MEM8WordOut=>ICache.WData                        Premise(F394)
	S505= ICache.Out=>ICacheReg.In                              Premise(F395)
	S506= PC.Out=>IMMU.IEA                                      Premise(F396)
	S507= IMMU.IEA=addr+4                                       Path(S454,S506)
	S508= CP0.ASID=>IMMU.PID                                    Premise(F397)
	S509= IMMU.PID=pid                                          Path(S455,S508)
	S510= IMMU.Addr={pid,addr+4}                                IMMU-Search(S509,S507)
	S511= IAddrReg.In={pid,addr+4}                              Path(S510,S497)
	S512= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S509,S507)
	S513= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S512,S472)
	S514= IAddrReg.Out=>IMem.RAddr                              Premise(F398)
	S515= IMem.RAddr={pid,addr}                                 Path(S449,S514)
	S516= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S515,S433)
	S517= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S515,S433)
	S518= ICache.WData=IMemGet8Word({pid,addr})                 Path(S517,S504)
	S519= ICacheReg.Out=>IRMux.CacheData                        Premise(F399)
	S520= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F400)
	S521= IMem.Out=>IRMux.MemData                               Premise(F401)
	S522= IRMux.MemData={12,rS,rD,UIMM}                         Path(S516,S521)
	S523= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S522)
	S524= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F402)
	S525= IR_MEM.Out=>IR_DMMU1.In                               Premise(F403)
	S526= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F404)
	S527= ICache.Out=>IR_ID.In                                  Premise(F405)
	S528= IRMux.Out=>IR_ID.In                                   Premise(F406)
	S529= IR_ID.In={12,rS,rD,UIMM}                              Path(S523,S528)
	S530= ICache.Out=>IR_IMMU.In                                Premise(F407)
	S531= IR_DMMU2.Out=>IR_WB.In                                Premise(F408)
	S532= IR_MEM.Out=>IR_WB.In                                  Premise(F409)
	S533= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F410)
	S534= LIMMEXT.In=UIMM                                       Path(S448,S533)
	S535= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S534)
	S536= B_EX.In={16{0},UIMM}                                  Path(S535,S461)
	S537= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F411)
	S538= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F412)
	S539= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F413)
	S540= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F414)
	S541= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F415)
	S542= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F416)
	S543= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F417)
	S544= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F418)
	S545= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F419)
	S546= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F420)
	S547= IR_EX.Out31_26=>CU_EX.Op                              Premise(F421)
	S548= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F422)
	S549= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F423)
	S550= CU_ID.IRFunc1=rD                                      Path(S447,S549)
	S551= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F424)
	S552= CU_ID.IRFunc2=rS                                      Path(S446,S551)
	S553= IR_ID.Out31_26=>CU_ID.Op                              Premise(F425)
	S554= CU_ID.Op=12                                           Path(S445,S553)
	S555= CU_ID.Func=alu_add                                    CU_ID(S554)
	S556= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F426)
	S557= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F427)
	S558= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F428)
	S559= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F429)
	S560= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F430)
	S561= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F431)
	S562= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F432)
	S563= IR_WB.Out31_26=>CU_WB.Op                              Premise(F433)
	S564= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F434)
	S565= CtrlA_EX=0                                            Premise(F435)
	S566= CtrlB_EX=0                                            Premise(F436)
	S567= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S404,S566)
	S568= CtrlALUOut_MEM=1                                      Premise(F437)
	S569= CtrlALUOut_DMMU1=0                                    Premise(F438)
	S570= CtrlALUOut_DMMU2=0                                    Premise(F439)
	S571= CtrlALUOut_WB=0                                       Premise(F440)
	S572= CtrlA_MEM=0                                           Premise(F441)
	S573= CtrlA_WB=0                                            Premise(F442)
	S574= CtrlB_MEM=0                                           Premise(F443)
	S575= CtrlB_WB=0                                            Premise(F444)
	S576= CtrlICache=0                                          Premise(F445)
	S577= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S414,S576)
	S578= CtrlIMMU=0                                            Premise(F446)
	S579= CtrlIR_DMMU1=0                                        Premise(F447)
	S580= CtrlIR_DMMU2=0                                        Premise(F448)
	S581= CtrlIR_EX=0                                           Premise(F449)
	S582= CtrlIR_ID=0                                           Premise(F450)
	S583= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S420,S582)
	S584= CtrlIR_IMMU=0                                         Premise(F451)
	S585= CtrlIR_MEM=1                                          Premise(F452)
	S586= CtrlIR_WB=0                                           Premise(F453)
	S587= CtrlGPR=0                                             Premise(F454)
	S588= GPR[rS]=a                                             GPR-Hold(S425,S587)
	S589= CtrlIAddrReg=0                                        Premise(F455)
	S590= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S427,S589)
	S591= CtrlPC=0                                              Premise(F456)
	S592= CtrlPCInc=0                                           Premise(F457)
	S593= PC[CIA]=addr                                          PC-Hold(S430,S592)
	S594= PC[Out]=addr+4                                        PC-Hold(S431,S591,S592)
	S595= CtrlIMem=0                                            Premise(F458)
	S596= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S433,S595)
	S597= CtrlICacheReg=0                                       Premise(F459)
	S598= CtrlASIDIn=0                                          Premise(F460)
	S599= CtrlCP0=0                                             Premise(F461)
	S600= CP0[ASID]=pid                                         CP0-Hold(S437,S599)
	S601= CtrlEPCIn=0                                           Premise(F462)
	S602= CtrlExCodeIn=0                                        Premise(F463)
	S603= CtrlIRMux=0                                           Premise(F464)

MEM	S604= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S567)
	S605= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S567)
	S606= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S567)
	S607= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S583)
	S608= IR_ID.Out31_26=12                                     IR-Out(S583)
	S609= IR_ID.Out25_21=rS                                     IR-Out(S583)
	S610= IR_ID.Out20_16=rD                                     IR-Out(S583)
	S611= IR_ID.Out15_0=UIMM                                    IR-Out(S583)
	S612= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S590)
	S613= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S590)
	S614= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S590)
	S615= PC.CIA=addr                                           PC-Out(S593)
	S616= PC.CIA31_28=addr[31:28]                               PC-Out(S593)
	S617= PC.Out=addr+4                                         PC-Out(S594)
	S618= CP0.ASID=pid                                          CP0-Read-ASID(S600)
	S619= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F465)
	S620= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F466)
	S621= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F467)
	S622= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F468)
	S623= A_MEM.Out=>A_WB.In                                    Premise(F469)
	S624= LIMMEXT.Out=>B_EX.In                                  Premise(F470)
	S625= B_MEM.Out=>B_WB.In                                    Premise(F471)
	S626= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F472)
	S627= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F473)
	S628= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F474)
	S629= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F475)
	S630= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F476)
	S631= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F477)
	S632= FU.Bub_IF=>CU_IF.Bub                                  Premise(F478)
	S633= FU.Halt_IF=>CU_IF.Halt                                Premise(F479)
	S634= ICache.Hit=>CU_IF.ICacheHit                           Premise(F480)
	S635= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F481)
	S636= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F482)
	S637= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F483)
	S638= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F484)
	S639= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F485)
	S640= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F486)
	S641= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F487)
	S642= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F488)
	S643= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F489)
	S644= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F490)
	S645= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F491)
	S646= ICache.Hit=>FU.ICacheHit                              Premise(F492)
	S647= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F493)
	S648= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F494)
	S649= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F495)
	S650= IR_MEM.Out=>FU.IR_MEM                                 Premise(F496)
	S651= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F497)
	S652= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F498)
	S653= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F499)
	S654= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F500)
	S655= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F501)
	S656= ALUOut_MEM.Out=>FU.InMEM                              Premise(F502)
	S657= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F503)
	S658= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F504)
	S659= IR_WB.Out20_16=>GPR.WReg                              Premise(F505)
	S660= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S661= PC.Out=>ICache.IEA                                    Premise(F507)
	S662= ICache.IEA=addr+4                                     Path(S617,S661)
	S663= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S662)
	S664= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S663,S634)
	S665= FU.ICacheHit=ICacheHit(addr+4)                        Path(S663,S646)
	S666= PC.Out=>ICache.IEA                                    Premise(F508)
	S667= IMem.MEM8WordOut=>ICache.WData                        Premise(F509)
	S668= ICache.Out=>ICacheReg.In                              Premise(F510)
	S669= PC.Out=>IMMU.IEA                                      Premise(F511)
	S670= IMMU.IEA=addr+4                                       Path(S617,S669)
	S671= CP0.ASID=>IMMU.PID                                    Premise(F512)
	S672= IMMU.PID=pid                                          Path(S618,S671)
	S673= IMMU.Addr={pid,addr+4}                                IMMU-Search(S672,S670)
	S674= IAddrReg.In={pid,addr+4}                              Path(S673,S660)
	S675= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S672,S670)
	S676= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S675,S635)
	S677= IAddrReg.Out=>IMem.RAddr                              Premise(F513)
	S678= IMem.RAddr={pid,addr}                                 Path(S612,S677)
	S679= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S678,S596)
	S680= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S678,S596)
	S681= ICache.WData=IMemGet8Word({pid,addr})                 Path(S680,S667)
	S682= ICacheReg.Out=>IRMux.CacheData                        Premise(F514)
	S683= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F515)
	S684= IMem.Out=>IRMux.MemData                               Premise(F516)
	S685= IRMux.MemData={12,rS,rD,UIMM}                         Path(S679,S684)
	S686= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S685)
	S687= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F517)
	S688= IR_MEM.Out=>IR_DMMU1.In                               Premise(F518)
	S689= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F519)
	S690= ICache.Out=>IR_ID.In                                  Premise(F520)
	S691= IRMux.Out=>IR_ID.In                                   Premise(F521)
	S692= IR_ID.In={12,rS,rD,UIMM}                              Path(S686,S691)
	S693= ICache.Out=>IR_IMMU.In                                Premise(F522)
	S694= IR_DMMU2.Out=>IR_WB.In                                Premise(F523)
	S695= IR_MEM.Out=>IR_WB.In                                  Premise(F524)
	S696= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F525)
	S697= LIMMEXT.In=UIMM                                       Path(S611,S696)
	S698= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S697)
	S699= B_EX.In={16{0},UIMM}                                  Path(S698,S624)
	S700= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F526)
	S701= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F527)
	S702= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F528)
	S703= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F529)
	S704= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F530)
	S705= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F531)
	S706= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F532)
	S707= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F533)
	S708= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F534)
	S709= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F535)
	S710= IR_EX.Out31_26=>CU_EX.Op                              Premise(F536)
	S711= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F537)
	S712= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F538)
	S713= CU_ID.IRFunc1=rD                                      Path(S610,S712)
	S714= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F539)
	S715= CU_ID.IRFunc2=rS                                      Path(S609,S714)
	S716= IR_ID.Out31_26=>CU_ID.Op                              Premise(F540)
	S717= CU_ID.Op=12                                           Path(S608,S716)
	S718= CU_ID.Func=alu_add                                    CU_ID(S717)
	S719= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F541)
	S720= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F542)
	S721= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F543)
	S722= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F544)
	S723= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F545)
	S724= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F546)
	S725= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F547)
	S726= IR_WB.Out31_26=>CU_WB.Op                              Premise(F548)
	S727= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F549)
	S728= CtrlA_EX=0                                            Premise(F550)
	S729= CtrlB_EX=0                                            Premise(F551)
	S730= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S567,S729)
	S731= CtrlALUOut_MEM=0                                      Premise(F552)
	S732= CtrlALUOut_DMMU1=1                                    Premise(F553)
	S733= CtrlALUOut_DMMU2=0                                    Premise(F554)
	S734= CtrlALUOut_WB=1                                       Premise(F555)
	S735= CtrlA_MEM=0                                           Premise(F556)
	S736= CtrlA_WB=1                                            Premise(F557)
	S737= CtrlB_MEM=0                                           Premise(F558)
	S738= CtrlB_WB=1                                            Premise(F559)
	S739= CtrlICache=0                                          Premise(F560)
	S740= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S577,S739)
	S741= CtrlIMMU=0                                            Premise(F561)
	S742= CtrlIR_DMMU1=1                                        Premise(F562)
	S743= CtrlIR_DMMU2=0                                        Premise(F563)
	S744= CtrlIR_EX=0                                           Premise(F564)
	S745= CtrlIR_ID=0                                           Premise(F565)
	S746= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S583,S745)
	S747= CtrlIR_IMMU=0                                         Premise(F566)
	S748= CtrlIR_MEM=0                                          Premise(F567)
	S749= CtrlIR_WB=1                                           Premise(F568)
	S750= CtrlGPR=0                                             Premise(F569)
	S751= GPR[rS]=a                                             GPR-Hold(S588,S750)
	S752= CtrlIAddrReg=0                                        Premise(F570)
	S753= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S590,S752)
	S754= CtrlPC=0                                              Premise(F571)
	S755= CtrlPCInc=0                                           Premise(F572)
	S756= PC[CIA]=addr                                          PC-Hold(S593,S755)
	S757= PC[Out]=addr+4                                        PC-Hold(S594,S754,S755)
	S758= CtrlIMem=0                                            Premise(F573)
	S759= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S596,S758)
	S760= CtrlICacheReg=0                                       Premise(F574)
	S761= CtrlASIDIn=0                                          Premise(F575)
	S762= CtrlCP0=0                                             Premise(F576)
	S763= CP0[ASID]=pid                                         CP0-Hold(S600,S762)
	S764= CtrlEPCIn=0                                           Premise(F577)
	S765= CtrlExCodeIn=0                                        Premise(F578)
	S766= CtrlIRMux=0                                           Premise(F579)

WB	S767= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S730)
	S768= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S730)
	S769= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S730)
	S770= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S746)
	S771= IR_ID.Out31_26=12                                     IR-Out(S746)
	S772= IR_ID.Out25_21=rS                                     IR-Out(S746)
	S773= IR_ID.Out20_16=rD                                     IR-Out(S746)
	S774= IR_ID.Out15_0=UIMM                                    IR-Out(S746)
	S775= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S753)
	S776= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S753)
	S777= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S753)
	S778= PC.CIA=addr                                           PC-Out(S756)
	S779= PC.CIA31_28=addr[31:28]                               PC-Out(S756)
	S780= PC.Out=addr+4                                         PC-Out(S757)
	S781= CP0.ASID=pid                                          CP0-Read-ASID(S763)
	S782= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F810)
	S783= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F811)
	S784= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F812)
	S785= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F813)
	S786= A_MEM.Out=>A_WB.In                                    Premise(F814)
	S787= LIMMEXT.Out=>B_EX.In                                  Premise(F815)
	S788= B_MEM.Out=>B_WB.In                                    Premise(F816)
	S789= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F817)
	S790= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F818)
	S791= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F819)
	S792= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F820)
	S793= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F821)
	S794= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F822)
	S795= FU.Bub_IF=>CU_IF.Bub                                  Premise(F823)
	S796= FU.Halt_IF=>CU_IF.Halt                                Premise(F824)
	S797= ICache.Hit=>CU_IF.ICacheHit                           Premise(F825)
	S798= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F826)
	S799= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F827)
	S800= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F828)
	S801= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F829)
	S802= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F830)
	S803= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F831)
	S804= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F832)
	S805= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F833)
	S806= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F834)
	S807= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F835)
	S808= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F836)
	S809= ICache.Hit=>FU.ICacheHit                              Premise(F837)
	S810= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F838)
	S811= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F839)
	S812= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F840)
	S813= IR_MEM.Out=>FU.IR_MEM                                 Premise(F841)
	S814= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F842)
	S815= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F843)
	S816= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F844)
	S817= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F845)
	S818= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F846)
	S819= ALUOut_MEM.Out=>FU.InMEM                              Premise(F847)
	S820= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F848)
	S821= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F849)
	S822= IR_WB.Out20_16=>GPR.WReg                              Premise(F850)
	S823= IMMU.Addr=>IAddrReg.In                                Premise(F851)
	S824= PC.Out=>ICache.IEA                                    Premise(F852)
	S825= ICache.IEA=addr+4                                     Path(S780,S824)
	S826= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S825)
	S827= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S826,S797)
	S828= FU.ICacheHit=ICacheHit(addr+4)                        Path(S826,S809)
	S829= PC.Out=>ICache.IEA                                    Premise(F853)
	S830= IMem.MEM8WordOut=>ICache.WData                        Premise(F854)
	S831= ICache.Out=>ICacheReg.In                              Premise(F855)
	S832= PC.Out=>IMMU.IEA                                      Premise(F856)
	S833= IMMU.IEA=addr+4                                       Path(S780,S832)
	S834= CP0.ASID=>IMMU.PID                                    Premise(F857)
	S835= IMMU.PID=pid                                          Path(S781,S834)
	S836= IMMU.Addr={pid,addr+4}                                IMMU-Search(S835,S833)
	S837= IAddrReg.In={pid,addr+4}                              Path(S836,S823)
	S838= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S835,S833)
	S839= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S838,S798)
	S840= IAddrReg.Out=>IMem.RAddr                              Premise(F858)
	S841= IMem.RAddr={pid,addr}                                 Path(S775,S840)
	S842= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S841,S759)
	S843= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S841,S759)
	S844= ICache.WData=IMemGet8Word({pid,addr})                 Path(S843,S830)
	S845= ICacheReg.Out=>IRMux.CacheData                        Premise(F859)
	S846= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F860)
	S847= IMem.Out=>IRMux.MemData                               Premise(F861)
	S848= IRMux.MemData={12,rS,rD,UIMM}                         Path(S842,S847)
	S849= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S848)
	S850= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F862)
	S851= IR_MEM.Out=>IR_DMMU1.In                               Premise(F863)
	S852= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F864)
	S853= ICache.Out=>IR_ID.In                                  Premise(F865)
	S854= IRMux.Out=>IR_ID.In                                   Premise(F866)
	S855= IR_ID.In={12,rS,rD,UIMM}                              Path(S849,S854)
	S856= ICache.Out=>IR_IMMU.In                                Premise(F867)
	S857= IR_DMMU2.Out=>IR_WB.In                                Premise(F868)
	S858= IR_MEM.Out=>IR_WB.In                                  Premise(F869)
	S859= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F870)
	S860= LIMMEXT.In=UIMM                                       Path(S774,S859)
	S861= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S860)
	S862= B_EX.In={16{0},UIMM}                                  Path(S861,S787)
	S863= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F871)
	S864= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F872)
	S865= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F873)
	S866= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F874)
	S867= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F875)
	S868= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F876)
	S869= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F877)
	S870= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F878)
	S871= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F879)
	S872= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F880)
	S873= IR_EX.Out31_26=>CU_EX.Op                              Premise(F881)
	S874= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F882)
	S875= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F883)
	S876= CU_ID.IRFunc1=rD                                      Path(S773,S875)
	S877= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F884)
	S878= CU_ID.IRFunc2=rS                                      Path(S772,S877)
	S879= IR_ID.Out31_26=>CU_ID.Op                              Premise(F885)
	S880= CU_ID.Op=12                                           Path(S771,S879)
	S881= CU_ID.Func=alu_add                                    CU_ID(S880)
	S882= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F886)
	S883= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F887)
	S884= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F888)
	S885= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F889)
	S886= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F890)
	S887= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F891)
	S888= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F892)
	S889= IR_WB.Out31_26=>CU_WB.Op                              Premise(F893)
	S890= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F894)
	S891= CtrlA_EX=0                                            Premise(F895)
	S892= CtrlB_EX=0                                            Premise(F896)
	S893= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S730,S892)
	S894= CtrlALUOut_MEM=0                                      Premise(F897)
	S895= CtrlALUOut_DMMU1=0                                    Premise(F898)
	S896= CtrlALUOut_DMMU2=0                                    Premise(F899)
	S897= CtrlALUOut_WB=0                                       Premise(F900)
	S898= CtrlA_MEM=0                                           Premise(F901)
	S899= CtrlA_WB=0                                            Premise(F902)
	S900= CtrlB_MEM=0                                           Premise(F903)
	S901= CtrlB_WB=0                                            Premise(F904)
	S902= CtrlICache=0                                          Premise(F905)
	S903= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S740,S902)
	S904= CtrlIMMU=0                                            Premise(F906)
	S905= CtrlIR_DMMU1=0                                        Premise(F907)
	S906= CtrlIR_DMMU2=0                                        Premise(F908)
	S907= CtrlIR_EX=0                                           Premise(F909)
	S908= CtrlIR_ID=0                                           Premise(F910)
	S909= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S746,S908)
	S910= CtrlIR_IMMU=0                                         Premise(F911)
	S911= CtrlIR_MEM=0                                          Premise(F912)
	S912= CtrlIR_WB=0                                           Premise(F913)
	S913= CtrlGPR=1                                             Premise(F914)
	S914= CtrlIAddrReg=0                                        Premise(F915)
	S915= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S753,S914)
	S916= CtrlPC=0                                              Premise(F916)
	S917= CtrlPCInc=0                                           Premise(F917)
	S918= PC[CIA]=addr                                          PC-Hold(S756,S917)
	S919= PC[Out]=addr+4                                        PC-Hold(S757,S916,S917)
	S920= CtrlIMem=0                                            Premise(F918)
	S921= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S759,S920)
	S922= CtrlICacheReg=0                                       Premise(F919)
	S923= CtrlASIDIn=0                                          Premise(F920)
	S924= CtrlCP0=0                                             Premise(F921)
	S925= CP0[ASID]=pid                                         CP0-Hold(S763,S924)
	S926= CtrlEPCIn=0                                           Premise(F922)
	S927= CtrlExCodeIn=0                                        Premise(F923)
	S928= CtrlIRMux=0                                           Premise(F924)

POST	S893= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S730,S892)
	S903= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S740,S902)
	S909= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S746,S908)
	S915= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S753,S914)
	S918= PC[CIA]=addr                                          PC-Hold(S756,S917)
	S919= PC[Out]=addr+4                                        PC-Hold(S757,S916,S917)
	S921= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S759,S920)
	S925= CP0[ASID]=pid                                         CP0-Hold(S763,S924)

