#ifndef SOC_H
#define SOC_H
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_DATA_WIDTH_MAX 8
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_CLOCK_DIVIDER_WIDTH 12
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_PRE_SAMPLING_SIZE 1
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_SAMPLING_SIZE 3
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_POST_SAMPLING_SIZE 1
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_CTS_GEN 0
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_RTS_GEN 0
#define DUPIN_SOC_UART_0_PARAMETER_UART_CTRL_CONFIG_RX_SAMPLE_PER_BIT 5
#define DUPIN_SOC_UART_0_PARAMETER_INIT_CONFIG_BAUDRATE 115200
#define DUPIN_SOC_UART_0_PARAMETER_INIT_CONFIG_DATA_LENGTH 7
#define DUPIN_SOC_UART_0_PARAMETER_INIT_CONFIG_PARITY NONE
#define DUPIN_SOC_UART_0_PARAMETER_INIT_CONFIG_STOP ONE
#define DUPIN_SOC_UART_0_PARAMETER_BUS_CAN_WRITE_CLOCK_DIVIDER_CONFIG 0
#define DUPIN_SOC_UART_0_PARAMETER_BUS_CAN_WRITE_FRAME_CONFIG 0
#define DUPIN_SOC_UART_0_PARAMETER_TX_FIFO_DEPTH 1
#define DUPIN_SOC_UART_0_PARAMETER_RX_FIFO_DEPTH 1
#define DUPIN_SOC_MACHINE_TIMER_HZ 50000000
#define DUPIN_SOC_PLIC_DUPIN_SOC_CPU_EXTERNAL_INTERRUPT 0
#define DUPIN_SOC_PLIC_DUPIN_SOC_UART_0_INTERRUPT 1
#define DUPIN_SOC_PLIC_DUPIN_SOC_GPIO0_INTERRUPTS_0 2
#define DUPIN_SOC_PLIC_DUPIN_SOC_GPIO0_INTERRUPTS_1 3
#define DUPIN_SOC_PLIC_DUPIN_SOC_GPIO0_INTERRUPTS_2 4
#define DUPIN_SOC_PLIC_DUPIN_SOC_GPIO0_INTERRUPTS_3 5
#define DUPIN_SOC_PLIC_DUPIN_SOC_NOC_INTERFACE_INTERRUPT 7
#define DUPIN_SOC_CPU_D_BUS 0x0
#define DUPIN_SOC_ONCHIP_RAM 0x80000000
#define DUPIN_SOC_PERIPHERAL_BRIDGE_INPUT 0x10000000
#define DUPIN_SOC_APB_DECODER_INPUT 0x10000000
#define DUPIN_SOC_UART0_APB 0x10010000
#define DUPIN_SOC_GPIO0_APB 0x10000000
#define DUPIN_SOC_GPIO1_APB 0x10050000
#define DUPIN_SOC_MACHINE_TIMER_APB 0x10008000
#define DUPIN_SOC_I2C_APB 0x10060000
#define DUPIN_SOC_PLIC_APB 0x10c00000
#define DUPIN_SOC_SPI0_APB 0x10070000
#define DUPIN_SOC_APB3_STUB_APB 0x10020000
#define DUPIN_SOC_NOC_INTERFACE_APB 0x10040000
#endif
