
*** Running vivado
    with args -log axi_test_1_bfm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_test_1_bfm_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_test_1_bfm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top axi_test_1_bfm_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'axi_test_1_bfm_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.773 ; gain = 225.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_bfm_0_0' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_bfm_0_0/synth/axi_test_1_bfm_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bfm' [C:/github/amba_bus/bfm.v:232]
WARNING: [Synth 8-5788] Register U_ARADDR_reg in module bfm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/github/amba_bus/bfm.v:289]
INFO: [Synth 8-6155] done synthesizing module 'bfm' (1#1) [C:/github/amba_bus/bfm.v:232]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_bfm_0_0' (2#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_bfm_0_0/synth/axi_test_1_bfm_0_0.v:58]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[31]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[30]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[29]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[28]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[27]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[26]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[25]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[24]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[23]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[22]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[21]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[20]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[19]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[18]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[17]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[16]
WARNING: [Synth 8-3331] design bfm has unconnected port U_RDATA[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.238 ; gain = 301.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.238 ; gain = 301.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.238 ; gain = 301.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1294.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1383.477 ; gain = 1.969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bfm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[31]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[30]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[29]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[28]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[27]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[26]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[25]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[24]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[23]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[22]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[21]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[20]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[19]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[18]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[17]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[16]
WARNING: [Synth 8-3331] design axi_test_1_bfm_0_0 has unconnected port U_RDATA[15]
INFO: [Synth 8-3886] merging instance 'inst/U_BLEN_reg[0]' (FDC) to 'inst/U_BLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_BLEN_reg[1]' (FDC) to 'inst/U_BLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_BLEN_reg[2]' (FDC) to 'inst/U_BLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[0]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[1]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[2]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[3]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[4]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[5]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[6]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[7]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[8]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[9]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[10]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[11]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[12]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[13]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[14]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[15]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[16]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[17]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[18]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[19]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[20]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[21]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[22]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[23]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[24]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[25]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[26]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[27]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[28]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[29]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_ARADDR_reg[30]' (FDE) to 'inst/U_ARADDR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U_ARADDR_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/U_STRB_reg[0]' (FDCE) to 'inst/U_STRB_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_STRB_reg[1]' (FDCE) to 'inst/U_STRB_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_STRB_reg[2]' (FDCE) to 'inst/U_STRB_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[15]' (FDCE) to 'inst/U_WDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[16]' (FDCE) to 'inst/U_WDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[17]' (FDCE) to 'inst/U_WDATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[18]' (FDCE) to 'inst/U_WDATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[19]' (FDCE) to 'inst/U_WDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[20]' (FDCE) to 'inst/U_WDATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[21]' (FDCE) to 'inst/U_WDATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[22]' (FDCE) to 'inst/U_WDATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[23]' (FDCE) to 'inst/U_WDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[24]' (FDCE) to 'inst/U_WDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[25]' (FDCE) to 'inst/U_WDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[26]' (FDCE) to 'inst/U_WDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[27]' (FDCE) to 'inst/U_WDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[28]' (FDCE) to 'inst/U_WDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[29]' (FDCE) to 'inst/U_WDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[30]' (FDCE) to 'inst/U_WDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_WDATA_reg[31]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[0]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[1]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[2]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[3]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[4]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[5]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[6]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[7]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[8]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[9]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[10]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[11]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[12]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[13]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[14]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[15]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[16]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[17]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[18]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[19]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[20]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[21]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[22]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[23]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[24]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[25]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[26]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[27]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[28]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[29]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/U_AWADDR_reg[30]' (FDCE) to 'inst/U_AWADDR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U_AWADDR_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.477 ; gain = 390.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |LUT6 |     1|
|7     |FDCE |    40|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
|2     |  inst   |bfm    |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.855 ; gain = 310.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.855 ; gain = 399.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1404.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1411.008 ; gain = 684.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/axi_test_1_bfm_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/axi_test_1_bfm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_test_1_bfm_0_0_utilization_synth.rpt -pb axi_test_1_bfm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 20:33:41 2024...
