# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3.srcs/sources_1/new/Control_Unit.vhd" \
"../../../../Lab_3.srcs/sources_1/new/Generic_bit_counter.vhd" \
"../../../../Lab_3.srcs/sources_1/new/LSL_Resgister_AsyncReset.vhd" \
"../../../../Lab_3.srcs/sources_1/new/LSR_Register_AsyncReset.vhd" \
"../../../../Lab_3.srcs/sources_1/new/Register_AsyncReset.vhd" \
"../../../../Lab_3.srcs/sources_1/imports/adder/adder.vhd" \
"../../../../Lab_3.srcs/sources_1/imports/IntraLab_resources/flipflop.vhd" \
"../../../../Lab_3.srcs/sources_1/new/Multiplyer_unit.vhd" \

# Do not sort compile order
nosort
