Coverage Report by instance with details

=================================================================================
=== Instance: /top/ss_if
=== Design Unit: work.spi_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ss_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                          MISO_ref           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                  rx_data_ref[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      rx_valid_ref           1           1      100.00 
                                      tx_data[7-0]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       9         9         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__chck_state_read_datato_idle
                     SPI_slave.sv(185)                  0          1
/top/DUT/assert__chck_state_read_add_to_idle
                     SPI_slave.sv(184)                  0          1
/top/DUT/assert__chck_state_write_to_idle
                     SPI_slave.sv(183)                  0          1
/top/DUT/assert__chck_state_read_data
                     SPI_slave.sv(182)                  0          1
/top/DUT/assert__chck_state_read_add
                     SPI_slave.sv(181)                  0          1
/top/DUT/assert__chck_state_write
                     SPI_slave.sv(180)                  0          1
/top/DUT/assert__chck_state_idle
                     SPI_slave.sv(179)                  0          1
/top/DUT/assert__chck_rx_valid
                     SPI_slave.sv(178)                  0          1
/top/DUT/assert__chck_reset
                     SPI_slave.sv(177)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        40         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    14                                       547     Count coming in to IF
    14              1                         36         if (~ss_if.rst_n) begin
    17              1                        511         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    23                                      1016     Count coming in to CASE
    24              1                        258             IDLE : begin
    30              1                        193             CHK_CMD : begin
    44              1                        317             WRITE : begin
    50              1                        162             READ_ADD : begin
    56              1                         61             READ_DATA : begin
                                              25     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                       258     Count coming in to IF
    25              1                        111                 if (ss_if.SS_n)
    27              1                        147                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                       193     Count coming in to IF
    31              1                          2                 if (ss_if.SS_n)
    33              1                        191                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                       191     Count coming in to IF
    34              1                        101                     if (~ss_if.MOSI) 
    36              1                         90                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        90     Count coming in to IF
    37              1                         22                           if (received_address) 
    39              1                         68                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                       317     Count coming in to IF
    45              1                         61                 if (ss_if.SS_n)
    47              1                        256                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                       162     Count coming in to IF
    51              1                         35                 if (ss_if.SS_n)
    53              1                        127                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                        61     Count coming in to IF
    57              1                         11                 if (ss_if.SS_n)
    59              1                         50                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      2001     Count coming in to IF
    66              1                         36         if (~ss_if.rst_n) begin 
    73              1                       1965         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    74                                      1965     Count coming in to CASE
    75              1                        140                 IDLE : begin
    78              1                        138                 CHK_CMD : begin
    81              1                        935                 WRITE : begin
    90              1                        477                 READ_ADD : begin
    101             1                        235                 READ_DATA : begin
                                              40     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                       935     Count coming in to IF
    82              1                        653                     if (counter > 0) begin
    86              1                        282                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                       477     Count coming in to IF
    91              1                        324                     if (counter > 0) begin
    95              1                        153                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                      235     Count coming in to IF
    102             1                        116                     if (ss_if.tx_valid) begin 
    112             1                        119                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                      116     Count coming in to IF
    103             1                         94                         if (counter > 0) begin
    107             1                         22                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                      119     Count coming in to IF
    113             1                        108                         if (counter > 0) begin // write data before going to read data
    117             1                         11                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       82 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       103 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             



Directive Coverage:
    Directives                       9         9         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__chck_state_read_datato_idle 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(195)
                                                                                 4 Covered   
/top/DUT/cover__chck_state_read_add_to_idle 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                                10 Covered   
/top/DUT/cover__chck_state_write_to_idle SLAVE  Verilog  SVA  SPI_slave.sv(193)
                                                                                17 Covered   
/top/DUT/cover__chck_state_read_data     SLAVE  Verilog  SVA  SPI_slave.sv(192)
                                                                                15 Covered   
/top/DUT/cover__chck_state_read_add      SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                                43 Covered   
/top/DUT/cover__chck_state_write         SLAVE  Verilog  SVA  SPI_slave.sv(190)
                                                                                74 Covered   
/top/DUT/cover__chck_state_idle          SLAVE  Verilog  SVA  SPI_slave.sv(189)
                                                                               138 Covered   
/top/DUT/cover__chck_rx_valid            SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                                28 Covered   
/top/DUT/cover__chck_reset               SLAVE  Verilog  SVA  SPI_slave.sv(187)
                                                                                36 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/DUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  24                IDLE                   0
  30             CHK_CMD                   2
  50            READ_ADD                   3
  56           READ_DATA                   4
  44               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 144          
                 CHK_CMD                 138          
                READ_ADD                  84          
               READ_DATA                  30          
                   WRITE                 150          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  28                   0                 138          IDLE -> CHK_CMD               
  40                   1                  44          CHK_CMD -> READ_ADD           
  38                   2                  15          CHK_CMD -> READ_DATA          
  35                   3                  77          CHK_CMD -> WRITE              
  32                   4                   2          CHK_CMD -> IDLE               
  52                   5                  44          READ_ADD -> IDLE              
  58                   6                  15          READ_DATA -> IDLE             
  46                   7                  76          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (spi_slave_if.DUT ss_if);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam WRITE     = 3'b001;
    5                                                localparam CHK_CMD   = 3'b010;
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                reg [3:0] counter;
    10                                               reg       received_address;
    11                                               
    12                                               reg [2:0] cs, ns;
    13              1                        547     always @(posedge ss_if.clk) begin
    14                                                   if (~ss_if.rst_n) begin
    15              1                         36             cs <= IDLE;
    16                                                   end
    17                                                   else begin
    18              1                        511             cs <= ns;
    19                                                   end
    20                                               end
    21                                               
    22              1                       1016     always @(*) begin
    23                                                   case (cs)
    24                                                       IDLE : begin
    25                                                           if (ss_if.SS_n)
    26              1                        111                     ns = IDLE;
    27                                                           else
    28              1                        147                     ns = CHK_CMD;
    29                                                       end
    30                                                       CHK_CMD : begin
    31                                                           if (ss_if.SS_n)
    32              1                          2                     ns = IDLE;
    33                                                           else begin
    34                                                               if (~ss_if.MOSI) 
    35              1                        101                         ns = WRITE;
    36                                                               else begin
    37                                                                     if (received_address) 
    38              1                         22                             ns = READ_DATA; 
    39                                                                   else
    40              1                         68                             ns = READ_ADD;
    41                                                               end
    42                                                           end
    43                                                       end
    44                                                       WRITE : begin
    45                                                           if (ss_if.SS_n)
    46              1                         61                     ns = IDLE;
    47                                                           else
    48              1                        256                     ns = WRITE;
    49                                                       end
    50                                                       READ_ADD : begin
    51                                                           if (ss_if.SS_n)
    52              1                         35                     ns = IDLE;
    53                                                           else
    54              1                        127                     ns = READ_ADD;
    55                                                       end
    56                                                       READ_DATA : begin
    57                                                           if (ss_if.SS_n)
    58              1                         11                     ns = IDLE;
    59                                                           else
    60              1                         50                     ns = READ_DATA;
    61                                                       end
    62                                                   endcase
    63                                               end
    64                                               
    65              1                       2001     always @(posedge ss_if.clk) begin
    66                                                   if (~ss_if.rst_n) begin 
    67              1                         36             ss_if.rx_data <= 0;
    68              1                         36             ss_if.rx_valid <= 0;
    69              1                         36             received_address <= 0;
    70              1                         36             ss_if.MISO <= 0;
    71              1                         36             counter<=0; // reset 
    72                                                   end
    73                                                   else begin
    74                                                       case (cs)
    75                                                           IDLE : begin
    76              1                        140                     ss_if.rx_valid <= 0;
    77                                                           end
    78                                                           CHK_CMD : begin
    79              1                        138                     counter <= 10;      
    80                                                           end
    81                                                           WRITE : begin
    82                                                               if (counter > 0) begin
    83              1                        653                         ss_if.rx_data[counter-1] <= ss_if.MOSI;
    84              1                        653                         counter <= counter - 1;
    85                                                               end
    86                                                               else begin
    87              1                        282                         ss_if.rx_valid <= 1;
    88                                                               end
    89                                                           end
    90                                                           READ_ADD : begin
    91                                                               if (counter > 0) begin
    92              1                        324                         ss_if.rx_data[counter-1] <= ss_if.MOSI;
    93              1                        324                         counter <= counter - 1;
    94                                                               end
    95                                                               else begin
    96              1                        153                         ss_if.rx_valid <= 1;
    97              1                        153                         received_address <= 1;
    98                                                               end
    99                                                           end
    100                                              
    101                                                          READ_DATA : begin
    102                                                              if (ss_if.tx_valid) begin 
    103                                                                  if (counter > 0) begin
    104             1                         94                             ss_if.MISO <= ss_if.tx_data[counter-1];
    105             1                         94                             counter <= counter - 1;
    106                                                                  end
    107                                                                  else begin
    108             1                         22                             received_address <= 0;
    109             1                         22                              ss_if.rx_valid <= 0;
    110                                                                  end
    111                                                              end
    112                                                              else begin
    113                                                                  if (counter > 0) begin // write data before going to read data
    114             1                        108                             ss_if.rx_data[counter-1] <= ss_if.MOSI;
    115             1                        108                             counter <= counter - 1;
    116                                                                  end
    117                                                                  else begin
    118             1                         11                             ss_if.rx_valid <= 1;
    119             1                         11                             counter <= 9;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         22        22         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                  received_address           1           1      100.00 

Total Node Count     =         11 
Toggled Node Count   =         11 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (22 of 22 bins)

=================================================================================
=== Instance: /top/dut
=== Design Unit: work.SPI_Slave
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        42        40         2    95.23%

================================Branch Details================================

Branch Coverage for instance /top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPi_Slave_interface.v
------------------------------------IF Branch------------------------------------
    15                                       547     Count coming in to IF
    15              1                         36         if(~rst_n)
    17              1                        511          else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    21                                      1016     Count coming in to CASE
    22              1                        258         IDLE: begin 
    28              1                        193        CHK_CMD : begin 
    44              1                        317        WRITE: begin
    51              1                        162        READ_ADD :  begin 
    59              1                         61        READ_DATA : begin 
                                              25     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    23                                       258     Count coming in to IF
    23              1                        111             if(SS_n)
    25              1                        147             else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                       193     Count coming in to IF
    29              1                          2         if (SS_n)
    31              1                        191         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       191     Count coming in to IF
    32              1                        101          if( ~MOSI) begin 
    35              1                         90         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    36                                        90     Count coming in to CASE
    37              1                         68             1'b0 : ns=READ_ADD;
    38              1                         22             1'b1: ns=READ_DATA;
    39              1                    ***0***             1'bx: ns=READ_ADD;
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                       317     Count coming in to IF
    45              1                        256          if(SS_n==0 )
    47              1                         61          else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                       162     Count coming in to IF
    52              1                        127         if(SS_n==0) begin
    55              1                         35         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                        61     Count coming in to IF
    60              1                         50         if(SS_n==0)
    62              1                         11         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                      1998     Count coming in to IF
    69              1                         36           if (~rst_n) begin 
    75              1                       1962         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                      1962     Count coming in to CASE
    77              1                        140         IDLE: rx_valid<=0;
    78              1                        138         CHK_CMD : begin
    81              1                        933         WRITE  : begin 
    90              1                        476         READ_ADD : begin 
    100             1                        235        READ_DATA : begin 
                                              40     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                       933     Count coming in to IF
    82              1                        653             if(counter>0) begin
    86              1                        280             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                       476     Count coming in to IF
    91              1                        324              if(counter>0) begin
    95              1                        152             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                      235     Count coming in to IF
    101             1                        116         if (tx_valid) begin
    111             1                        119         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                      116     Count coming in to IF
    102             1                         94             if(counter>0) begin
    106             1                         22              else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                      119     Count coming in to IF
    112             1                        108            if(counter>0) begin
    116             1                         11            else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/dut --

  File SPi_Slave_interface.v
----------------Focused Condition View-------------------
Line       82 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       102 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       112 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/dut --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  22                IDLE                   0
  28             CHK_CMD                   1
  51            READ_ADD                   3
  59           READ_DATA                   4
  44               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 144          
                 CHK_CMD                 138          
                READ_ADD                  84          
               READ_DATA                  30          
                   WRITE                 150          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  26                   0                 138          IDLE -> CHK_CMD               
  39                   1                  44          CHK_CMD -> READ_ADD           
  38                   2                  15          CHK_CMD -> READ_DATA          
  33                   3                  77          CHK_CMD -> WRITE              
  30                   4                   2          CHK_CMD -> IDLE               
  56                   5                  44          READ_ADD -> IDLE              
  63                   6                  15          READ_DATA -> IDLE             
  48                   7                  76          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        38         1    97.43%

================================Statement Details================================

Statement Coverage for instance /top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPi_Slave_interface.v
    1                                                module SPI_Slave(MOSI,SS_n,clk,rst_n,rx_data,tx_valid,tx_data,MISO,rx_valid);
    2                                                input MOSI,SS_n,clk,rst_n,tx_valid;
    3                                                input [7:0] tx_data;
    4                                                output reg MISO,rx_valid;
    5                                                output  reg [9:0] rx_data;
    6                                                parameter IDLE=3'b000;
    7                                                parameter CHK_CMD=3'b001;
    8                                                parameter WRITE=3'b010;
    9                                                parameter READ_ADD=3'b011;
    10                                               parameter  READ_DATA=3'b100;
    11                                               reg ADDRESS_read; // this is signal to increment when  reading an address
    12                                               reg[3:0] counter;
    13                                               reg [2:0] cs ,ns;
    14              1                        547     always@(posedge clk) begin 
    15                                                   if(~rst_n)
    16              1                         36          cs<=IDLE;
    17                                                    else 
    18              1                        511          cs<=ns;
    19                                               end
    20              1                       1016     always@(*) begin 
    21                                                   case(cs)
    22                                                   IDLE: begin 
    23                                                       if(SS_n)
    24              1                        111             ns=IDLE;
    25                                                       else 
    26              1                        147             ns=CHK_CMD;
    27                                                   end
    28                                                  CHK_CMD : begin 
    29                                                   if (SS_n)
    30              1                          2         ns = IDLE;
    31                                                   else begin
    32                                                    if( ~MOSI) begin 
    33              1                        101             ns=WRITE;
    34                                                   end 
    35                                                   else begin
    36                                                       casex(ADDRESS_read)
    37              1                         68             1'b0 : ns=READ_ADD;
    38              1                         22             1'b1: ns=READ_DATA;
    39              1                    ***0***             1'bx: ns=READ_ADD;
    40                                                       endcase
    41                                                   end
    42                                                  end
    43                                                  end
    44                                                  WRITE: begin
    45                                                    if(SS_n==0 )
    46              1                        256          ns=WRITE;
    47                                                    else begin
    48              1                         61             ns=IDLE;
    49                                                    end
    50                                                  end
    51                                                  READ_ADD :  begin 
    52                                                   if(SS_n==0) begin
    53              1                        127         ns=READ_ADD;
    54                                                   end
    55                                                   else begin
    56              1                         35             ns=IDLE;
    57                                                   end
    58                                                  end
    59                                                  READ_DATA : begin 
    60                                                   if(SS_n==0)
    61              1                         50         ns=READ_DATA;
    62                                                   else begin
    63              1                         11             ns=IDLE;
    64                                                   end
    65                                                  end
    66                                                   endcase
    67                                               end
    68              1                       1998     always @(posedge clk) begin
    69                                                     if (~rst_n) begin 
    70              1                         36             rx_data <= 0;
    71              1                         36             rx_valid <= 0;
    72              1                         36             ADDRESS_read<= 0;
    73              1                         36             MISO <= 0;
    74                                                   end
    75                                                   else begin
    76                                                  case(cs)
    77              1                        140         IDLE: rx_valid<=0;
    78                                                   CHK_CMD : begin
    79              1                        138              counter<=10;
    80                                                   end
    81                                                   WRITE  : begin 
    82                                                       if(counter>0) begin
    83              1                        653             rx_data[counter-1]<=MOSI;
    84              1                        653             counter<=counter-1;
    85                                                       end
    86                                                       else begin
    87              1                        280                 rx_valid<=1;
    88                                                       end
    89                                                   end
    90                                                   READ_ADD : begin 
    91                                                        if(counter>0) begin
    92              1                        324             rx_data[counter-1]<=MOSI;
    93              1                        324             counter<=counter-1;
    94                                                       end
    95                                                       else begin
    96              1                        152                 rx_valid<=1;
    97              1                        152                 ADDRESS_read<=1;
    98                                                       end
    99                                                   end
    100                                                 READ_DATA : begin 
    101                                                  if (tx_valid) begin
    102                                                      if(counter>0) begin
    103             1                         94                 MISO<=tx_data[counter-1];
    104             1                         94                  counter<=counter-1;
    105                                                      end
    106                                                       else begin
    107             1                         22                     ADDRESS_read <= 0;
    108             1                         22                     rx_valid<=0;
    109                                                       end
    110                                                  end
    111                                                  else begin 
    112                                                     if(counter>0) begin
    113             1                        108             rx_data[counter-1]<=MOSI;
    114             1                        108             counter<=counter-1;
    115                                                     end
    116                                                     else begin
    117             1                         11             rx_valid<=1;
    118             1                         11             counter<=9;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      ADDRESS_read           1           1      100.00 
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    8                                                module top();
    9                                                    bit clk;
    10                                                   initial begin 
    11              1                          1           forever #2 clk=~clk;
    11              2                       4003     
    11              3                       4002     
    12                                                   end
    13                                                   spi_slave_if ss_if(clk);
    14                                                   SLAVE DUT(ss_if);
    15                                                   SPI_Slave dut(ss_if.MOSI,ss_if.SS_n,ss_if.clk,ss_if.rst_n,ss_if.rx_data_ref,ss_if.tx_valid,ss_if.tx_data,ss_if.MISO_ref,ss_if.rx_valid_ref);
    16                                                   initial begin 
    17              1                          1           uvm_config_db #(virtual spi_slave_if) :: set(null,"uvm_test_top","SPI_IF",ss_if);
    18              1                          1         run_test ("spi_slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /spi_slave_seq_item_package
=== Design Unit: work.spi_slave_seq_item_package
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         8         8    50.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_seq_item_package

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_sequence_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***       `uvm_object_utils(spi_slave_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       2001     Count coming in to IF
    6               2                    ***0***       `uvm_object_utils(spi_slave_seq_item);
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***       `uvm_object_utils(spi_slave_seq_item);
    6               4                    ***0***       `uvm_object_utils(spi_slave_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       2001     Count coming in to IF
    6               5                    ***0***       `uvm_object_utils(spi_slave_seq_item);
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***       `uvm_object_utils(spi_slave_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                      2000     Count coming in to IF
    67              1                       1787            if(counter_allcases<11 )
                                             213     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      1000     Count coming in to IF
    72              1                         71         if (counter_allcases==14 )
                                             929     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                      1000     Count coming in to IF
    78              1                         41         if (counter_read==24 )
                                             959     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         3         2    60.00%

================================Condition Details================================

Condition Coverage for instance /spi_slave_seq_item_package --

  File spi_slave_sequence_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (counter_allcases < 11)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (counter_allcases < 11)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (counter_allcases < 11)_0  -                             
  Row   2:          1  (counter_allcases < 11)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (counter_allcases == 14)
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (counter_allcases == 14)         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (counter_allcases == 14)_0  -                             
  Row   2:          1  (counter_allcases == 14)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (counter_read == 24)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (counter_read == 24)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter_read == 24)_0  -                             
  Row   2:          1  (counter_read == 24)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19         9        10    47.36%

================================Statement Details================================

Statement Coverage for instance /spi_slave_seq_item_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_sequence_item.sv
    1                                                package spi_slave_seq_item_package;
    2                                                import uvm_pkg::*;
    3                                                 `include "uvm_macros.svh"
    4                                                import shared_pkg::*;
    5                                                class spi_slave_seq_item extends uvm_sequence_item;
    6               1                    ***0***       `uvm_object_utils(spi_slave_seq_item);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                       2001     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                       2001     
    6              10                    ***0***     
    7                                                 rand logic [7:0] tx_data;
    8                                                 logic [9:0] rx_data ,rx_data_ref;
    9                                                 logic rx_valid, MISO,MISO_ref ,rx_valid_ref;
    10                                                 logic MOSI;
    11                                                rand logic SS_n;
    12                                                rand logic rst_n;
    13                                                rand logic tx_valid;
    14                                                rand bit[0:10] array_rand;
    15                                               
    16                                                 function new(string name= "spi_slave_seq_item");
    17              1                       4006          super.new(name);
    18                                                endfunction
    19                                                  //reset
    20                                                   constraint reset 
    21                                                   {
    22                                                     rst_n  dist { 1:/98 , 0:/2};
    23                                                   }
    24                                                   //SS_n for all cases
    25                                                   constraint serial_comm_all_cases
    26                                                   {
    27                                                     if(  array_rand[0:2] inside {3'b000, 3'b001, 3'b110} && counter_allcases%14 !=0) {
    28                                                        SS_n==0;
    29                                                     }
    30                                                      else 
    31                                                       { 
    32                                                         SS_n==1;
    33                                                       }
    34                                                   }
    35                                                   //SS_n for read data
    36                                                   constraint serial_comm_read_data{
    37                                                    if(  array_rand[0:2] inside {3'b111} && counter_read%24 !=0) {
    38                                                        SS_n==0;
    39                                                     }
    40                                                      else 
    41                                                       { 
    42                                                         SS_n==1;
    43                                                       }
    44                                                   }
    45                                                   //tx_valid for read data
    46                                                   constraint trans_ram
    47                                                   {
    48                                                           if (array_rand[0:2] == 3'b111  && counter_read==23) 
    49                                                             {
    50                                                               tx_valid==1;
    51                                                             } 
    52                                                             if(array_rand[0:2] != 3'b111)
    53                                                               {
    54                                                                 tx_valid==0;
    55                                                               }
    56                                                   } 
    57                                                   // array_rand for all cases
    58                                                   constraint mosi_in
    59                                                   {
    60                                                     if (SS_n_prev && !SS_n)
    61                                                     array_rand[0:2] inside {3'b000, 3'b001, 3'b110 , 3'b111};
    62                                                   }
    63                                                   
    64                                                   
    65                                                   function void post_randomize;
    66              1                       2000           SS_n_prev=SS_n;
    67                                                      if(counter_allcases<11 )
    68              1                       1787             MOSI=array_rand[counter_allcases];
    69                                                   endfunction
    70                                                   function update_counter_allcases;
    71              1                       1000          counter_allcases++;
    72                                                   if (counter_allcases==14 )
    73              1                         71         counter_allcases=0;
    74                                                   endfunction
    75                                               
    76                                                   function update_counter_read;
    77              1                       1000          counter_read++;
    78                                                   if (counter_read==24 )
    79              1                         41         counter_read=0;
    80                                                   endfunction 
    81                                               
    82                                                function string convert2string();
    83              1                    ***0***      return $sformatf("%s reset = 0b%0b , mosi=%b , miso=%b , ss_n = %b ",super.convert2string(),rst_n,MOSI,MISO,SS_n);
    84                                                endfunction
    85                                                function string convert2string_stimulus();
    86              1                    ***0***      return $sformatf("reset = 0b%0b , mosi=%b , ss_n = %b ",rst_n,MOSI,SS_n);


=================================================================================
=== Instance: /spi_slave_main_sequence_package
=== Design Unit: work.spi_slave_main_sequence_package
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/spi_slave_main_sequence_package/spi_slave_main_sequence/body/#ublk#56510229#14/immed__28
                     spi_slave_main_sequence.sv(28)
                                                        0          1
/spi_slave_main_sequence_package/spi_slave_main_sequence/body/#ublk#56510229#33/immed__47
                     spi_slave_main_sequence.sv(47)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         6         8    42.85%

================================Branch Details================================

Branch Coverage for instance /spi_slave_main_sequence_package

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_main_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
    7               4                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                      1000     Count coming in to IF
    21              1                         72      if(counter_allcases==0) begin
    25              1                        928      else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      1000     Count coming in to IF
    40              1                         42      if(counter_read==0) begin
    44              1                        958      else begin 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         2         2    50.00%

================================Condition Details================================

Condition Coverage for instance /spi_slave_main_sequence_package --

  File spi_slave_main_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    1  (counter_allcases == 0)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (counter_allcases == 0)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (counter_allcases == 0)_0  -                             
  Row   2:          1  (counter_allcases == 0)_1  -                             

----------------Focused Condition View-------------------
Line       40 Item    1  (counter_read == 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (counter_read == 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (counter_read == 0)_0  -                             
  Row   2:          1  (counter_read == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        28         8    77.77%

================================Statement Details================================

Statement Coverage for instance /spi_slave_main_sequence_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_main_sequence.sv
    1                                                package spi_slave_main_sequence_package;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import spi_slave_seq_item_package::*;
    5                                                import shared_pkg::*;
    6                                                class spi_slave_main_sequence extends  uvm_sequence #(spi_slave_seq_item);
    7               1                    ***0***      `uvm_object_utils(spi_slave_main_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                 spi_slave_seq_item seq_item_main;
    9                                                 function new(string name= "spi_slave_main_sequence");
    10              1                          1          super.new(name);
    11                                                endfunction
    12                                                task body ;
    13              1                          1      seq_item_main= spi_slave_seq_item :: type_id :: create("seq_item_main");
    14              1                       1000      repeat(1000) begin
    15              1                       1000      start_item(seq_item_main);
    16              1                       1000      seq_item_main.reset.constraint_mode(1);
    17              1                       1000      seq_item_main.serial_comm_all_cases.constraint_mode(1);
    18              1                       1000      seq_item_main.mosi_in.constraint_mode(1);
    19              1                       1000      seq_item_main.serial_comm_read_data.constraint_mode(0);
    20              1                       1000      seq_item_main.trans_ram.constraint_mode(0);
    21                                                if(counter_allcases==0) begin
    22              1                         72       seq_item_main.array_rand.rand_mode(1);
    23              1                         72         $display("array_rand=%b , time =%t ,conter=%d",seq_item_main.array_rand,$time,counter_allcases);
    24                                                end
    25                                                else begin 
    26              1                        928       seq_item_main.array_rand.rand_mode(0);
    27                                                end
    28                                                assert (seq_item_main.randomize() with {seq_item_main.array_rand[0:2] inside {3'b000,3'b001,3'b110};} );
    29              1                       1000      seq_item_main.update_counter_allcases;
    30              1                       1000      finish_item(seq_item_main);
    31                                                end
    32                                               
    33              1                       1000      repeat(1000) begin
    34              1                       1000      start_item(seq_item_main);
    35              1                       1000      seq_item_main.reset.constraint_mode(1);
    36              1                       1000      seq_item_main.serial_comm_all_cases.constraint_mode(0);
    37              1                       1000      seq_item_main.mosi_in.constraint_mode(0);
    38              1                       1000      seq_item_main.serial_comm_read_data.constraint_mode(1);
    39              1                       1000      seq_item_main.trans_ram.constraint_mode(1);
    40                                                if(counter_read==0) begin
    41              1                         42       seq_item_main.array_rand.rand_mode(1);
    42              1                         42         $display("array_rand=%b , time =%t ,conter=%d",seq_item_main.array_rand,$time,counter_read);
    43                                                end
    44                                                else begin 
    45              1                        958       seq_item_main.array_rand.rand_mode(0);
    46                                                end
    47                                                assert (seq_item_main.randomize() with {seq_item_main.array_rand[0:2] inside {3'b111};} );
    48              1                       1000      seq_item_main.update_counter_read;
    49              1                       1000      finish_item(seq_item_main);


=================================================================================
=== Instance: /spi_slave_reset_sequence_package
=== Design Unit: work.spi_slave_reset_sequence_package
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_reset_sequence_package

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_reset_sequence.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          1     Count coming in to IF
    6               2                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
    6               4                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          1     Count coming in to IF
    6               5                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /spi_slave_reset_sequence_package --

  File spi_slave_reset_sequence.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /spi_slave_reset_sequence_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_reset_sequence.sv
    1                                                package spi_slave_reset_sequence_package;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import spi_slave_seq_item_package::*;
    5                                                class spi_slave_reset_sequence extends  uvm_sequence #(spi_slave_seq_item);
    6               1                    ***0***      `uvm_object_utils(spi_slave_reset_sequence);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                          1     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                          1     
    6              10                    ***0***     
    7                                                 spi_slave_seq_item seq_item;
    8                                                 function new(string name= "spi_slave_reset_sequence");
    9               1                          1          super.new(name);
    10                                                endfunction
    11                                                task body ;
    12              1                          1      seq_item= spi_slave_seq_item :: type_id :: create("seq_item");
    13              1                          1      start_item(seq_item);
    14              1                          1             seq_item.rst_n=1;
    15              1                          1             seq_item.rx_valid=0;
    16              1                          1             seq_item.tx_valid=0;
    17              1                          1             seq_item.SS_n=1;
    18              1                          1      finish_item(seq_item);


=================================================================================
=== Instance: /spi_slave_collector_package
=== Design Unit: work.spi_slave_collector_package
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          6        na        na        na
            Covergroup Bins         15        15         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /spi_slave_collector_package/spi_slave_coverage/covcode 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reciver_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_allcases                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_read_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_mosi_ss_n                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/spi_slave_collector_package::spi_slave_coverage::covcode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reciver_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       851          1          -    Covered              
        bin auto[1]                                       247          1          -    Covered              
        bin auto[2]                                       213          1          -    Covered              
        bin auto[3]                                       650          1          -    Covered              
    Coverpoint ss_n_allcases                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans_all_cases                                71          1          -    Covered              
    Coverpoint ss_n_read_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans_read                                     41          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_val                                     1886          1          -    Covered              
    Coverpoint mosi                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add                                     677          1          -    Covered              
        bin write_data                                    119          1          -    Covered              
        bin read_add                                      128          1          -    Covered              
        bin read_data                                     674          1          -    Covered              
        bin mosi_val_low                                  998          1          -    Covered              
        bin mosi_val_high                                1002          1          -    Covered              
    Cross cross_mosi_ss_n                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_low_mosi_low                         938          1          -    Covered              
            bin ss_n_low_mosi_high                        948          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /spi_slave_collector_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_collector.sv
    1                                                package  spi_slave_collector_package ;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                 import  spi_slave_seq_item_package::*;
    5                                                 import shared_pkg::*;
    6                                                class spi_slave_coverage extends uvm_component;
    7               1                    ***0***       `uvm_component_utils(spi_slave_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                  uvm_analysis_export #(spi_slave_seq_item) cov_export;
    10                                                 uvm_tlm_analysis_fifo #(spi_slave_seq_item) cov_fifo;
    11                                                 spi_slave_seq_item seq_item_cov;
    12                                                 covergroup covcode ;
    13                                                 reciver_data: coverpoint seq_item_cov.rx_data[9:8];
    14                                                 ss_n_allcases : coverpoint seq_item_cov.SS_n 
    15                                                 {
    16                                                   bins trans_all_cases= (1 => 0[*13] =>1) ;
    17                                                  
    18                                                 }
    19                                                 ss_n_read_data : coverpoint seq_item_cov.SS_n  
    20                                                 {
    21                                                    bins trans_read= (1 => 0[*23] =>1) ;
    22                                                 }
    23                                                 ss_n : coverpoint seq_item_cov.SS_n
    24                                                 {
    25                                                   bins ss_n_val={0};
    26                                                 }
    27                                                 // bins trans_read_data =(1=>0[*23] =>1) iff(seq_item_cov.rx_data[9:8]==2'b11);bins ss_n_val={0};
    28                                                 mosi: coverpoint seq_item_cov.MOSI 
    29                                                 {
    30                                                   bins write_add = (0=>0=>0);
    31                                                   bins write_data = (0=>0=>1);
    32                                                   bins read_add = (1=>1=>0);
    33                                                   bins read_data =(1=>1=>1);
    34                                                   bins mosi_val_low={0};
    35                                                    bins mosi_val_high={1};
    36                                                 }
    37                                                 cross_mosi_ss_n : cross mosi,ss_n
    38                                                 {
    39                                                    option.cross_auto_bin_max=0;
    40                                                    bins ss_n_low_mosi_low = binsof(ss_n.ss_n_val) && binsof(mosi.mosi_val_low);
    41                                                    bins ss_n_low_mosi_high = binsof(ss_n.ss_n_val)  && binsof(mosi.mosi_val_high);
    42                                                 }
    43                                               
    44                                                 endgroup
    45                                               
    46                                                 function new(string name = "spi_slave_coverage", uvm_component parent = null);
    47              1                          1         super.new(name, parent);
    48              1                          1         covcode=new();
    49                                                 endfunction
    50                                               
    51                                                 function void build_phase(uvm_phase phase);
    52              1                          1         super.build_phase(phase);
    53              1                          1         cov_export = new("cov_export", this);
    54              1                          1         cov_fifo   = new("cov_fifo", this);
    55                                                 endfunction
    56                                               
    57                                                 function void connect_phase(uvm_phase phase) ;
    58              1                          1         super.connect_phase(phase);
    59              1                          1         cov_export.connect(cov_fifo.analysis_export);
    60                                                 endfunction
    61                                               
    62                                                 task run_phase(uvm_phase phase);
    63              1                          1       super.run_phase(phase);
    64              1                          1       forever begin 
    65              1                       2002         cov_fifo.get(seq_item_cov);
    66              1                       2001         covcode.sample();


=================================================================================
=== Instance: /spi_slave_scoreboard_pkg
=== Design Unit: work.spi_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    31                                      2001     Count coming in to IF
    31              1                    ***0***       if (sq_item_sb.MISO != sq_item_sb.MISO_ref || sq_item_sb.rx_valid !=sq_item_sb.rx_valid_ref || sq_item_sb.rx_data!=sq_item_sb.rx_data_ref) begin
    37              1                       2001       else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***         `uvm_error("run_phase",$sformatf("Comparison failed, Transaction received by the DUT: %s While the reference out:0b%0b",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                      2001     Count coming in to IF
    38              1                    ***0***         `uvm_info("run_phase",$sformatf("Correct ALU out: %s", sq_item_sb.convert2string()), UVM_HIGH)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1      `uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1     `uvm_info("report_phase", $sformatf("Total failed transactions: %0d", err_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /spi_slave_scoreboard_pkg --

  File spi_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       31 Item    1  ((this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref) || (this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref) || (this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref))
Condition totals: 0 of 3 input terms covered = 0.00%

                                                  Input Term   Covered  Reason for no coverage   Hint
                                                 -----------  --------  -----------------------  --------------
          (this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref)         N  '_1' not hit             Hit '_1'
  (this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref)         N  '_1' not hit             Hit '_1'
    (this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                    Non-masking condition(s)      
 ---------  ---------  --------------------                                          -------------------------     
  Row   1:          1  (this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref)_0          ~((this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref) || (this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref))
  Row   2:    ***0***  (this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref)_1          -                             
  Row   3:          1  (this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref)_0  (~(this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref) && ~(this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref))
  Row   4:    ***0***  (this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref)_1  ~(this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref)
  Row   5:          1  (this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref)_0    (~(this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref) && ~(this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref))
  Row   6:    ***0***  (this.sq_item_sb.rx_data != this.sq_item_sb.rx_data_ref)_1    (~(this.sq_item_sb.MISO != this.sq_item_sb.MISO_ref) && ~(this.sq_item_sb.rx_valid != this.sq_item_sb.rx_valid_ref))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        16         5    76.19%

================================Statement Details================================

Statement Coverage for instance /spi_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_scoreboard.sv
    1                                                package spi_slave_scoreboard_pkg;
    2                                                 import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import  spi_slave_seq_item_package::*; 
    5                                                    class spi_slave_scoreboard extends uvm_scoreboard ;
    6               1                    ***0***          `uvm_component_utils(spi_slave_scoreboard);
    6               2                    ***0***     
    6               3                          2     
    7                                                     uvm_analysis_export #(spi_slave_seq_item) sb_export;
    8                                                     uvm_tlm_analysis_fifo  #(spi_slave_seq_item) sb_fifo;
    9                                                    spi_slave_seq_item sq_item_sb;
    10              1                          1          int err_count=0;
    11              1                          1          int correct_count=0;
    12                                                    function new(string name ="spi_slave_scoreboard",uvm_component parent =null);
    13              1                          1         super.new(name,parent);
    14                                                   endfunction
    15                                               
    16                                                   function void build_phase (uvm_phase phase);
    17              1                          1         super.build_phase(phase);
    18              1                          1         sb_export = new("sb_export",this);
    19              1                          1         sb_fifo = new("sb_fifo" , this);
    20                                                   endfunction
    21                                               
    22                                                   function void connect_phase (uvm_phase phase);
    23              1                          1         super.connect_phase(phase);
    24              1                          1         sb_export.connect(sb_fifo.analysis_export);
    25                                                   endfunction
    26                                               
    27                                                   task run_phase (uvm_phase phase);
    28              1                          1       super.run_phase(phase);
    29              1                          1       forever begin
    30              1                       2002       sb_fifo.get(sq_item_sb);
    31                                                 if (sq_item_sb.MISO != sq_item_sb.MISO_ref || sq_item_sb.rx_valid !=sq_item_sb.rx_valid_ref || sq_item_sb.rx_data!=sq_item_sb.rx_data_ref) begin
    32              1                    ***0***         `uvm_error("run_phase",$sformatf("Comparison failed, Transaction received by the DUT: %s While the reference out:0b%0b",
    33                                               sq_item_sb.convert2string(),sq_item_sb.MISO_ref))
    34                                               
    35              1                    ***0***         err_count++;
    36                                                 end
    37                                                 else begin
    38              1                    ***0***         `uvm_info("run_phase",$sformatf("Correct ALU out: %s", sq_item_sb.convert2string()), UVM_HIGH)
    39              1                       2001         correct_count++;
    40                                                 end
    41                                                 end
    42                                               endtask
    43                                               
    44                                               function void report_phase(uvm_phase phase) ;
    45              1                          1     super. report_phase (phase) ;
    46              1                          1      `uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_MEDIUM);
    47              1                          1     `uvm_info("report_phase", $sformatf("Total failed transactions: %0d", err_count), UVM_MEDIUM);


=================================================================================
=== Instance: /spi_slave_sequencer_package
=== Design Unit: work.spi_slave_sequencer_package
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /spi_slave_sequencer_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_sequencer.sv
    1                                                package spi_slave_sequencer_package ;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import spi_slave_seq_item_package::*;
    5                                                class spi_slave_sequencer extends uvm_sequencer #(spi_slave_seq_item);
    6               1                    ***0***       `uvm_component_utils(spi_slave_sequencer)
    6               2                    ***0***     
    6               3                          2     
    7                                                  function new(string name= "spi_slave_sequencer",uvm_component parent=null);
    8               1                          1         super.new(name,parent);


=================================================================================
=== Instance: /spi_slave_monitor_pkg
=== Design Unit: work.spi_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    37                                      2001     Count coming in to IF
    37              1                    ***0***             `uvm_info ("run_phase",seq_item.convert2string_stimulus(),UVM_HIGH)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /spi_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_monitor.sv
    1                                                package spi_slave_monitor_pkg;
    2                                                 import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import  spi_slave_seq_item_package::*;
    5                                                    import shared_pkg ::*;
    6                                                class spi_slave_monitor extends uvm_monitor;
    7               1                    ***0***      `uvm_component_utils(spi_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                 virtual spi_slave_if ss_vif;
    9                                                spi_slave_seq_item seq_item;
    10                                                uvm_analysis_port #(spi_slave_seq_item) mon_ap;
    11                                                 function new(string name ="spi_slave_monitor",uvm_component parent =null);
    12              1                          1         super.new(name,parent);
    13                                                   endfunction
    14                                                           function void build_phase( uvm_phase phase);
    15              1                          1                 super.build_phase(phase);
    16              1                          1                 mon_ap = new("mon_ap", this);
    17                                                       endfunction
    18                                                       
    19                                                   task run_phase (uvm_phase phase);
    20              1                          1         super.run_phase(phase);
    21              1                          1         forever begin
    22              1                       2002             seq_item=spi_slave_seq_item::type_id::create("seq_item");
    23              1                       2002             @(negedge ss_vif.clk);
    24              1                       2001             seq_item.rst_n=ss_vif.rst_n;
    25              1                       2001             seq_item.MOSI=ss_vif.MOSI;
    26              1                       2001             seq_item.SS_n=ss_vif.SS_n;
    27              1                       2001             seq_item.MISO=ss_vif.MISO;
    28              1                       2001             seq_item.MISO_ref=ss_vif.MISO_ref;
    29              1                       2001             seq_item.tx_valid=ss_vif.tx_valid;
    30              1                       2001             seq_item.tx_data=ss_vif.tx_data;
    31              1                       2001             seq_item.rx_valid=ss_vif.rx_valid;
    32              1                       2001             seq_item.rx_data=ss_vif.rx_data;
    33              1                       2001             seq_item.rx_valid_ref=ss_vif.rx_valid_ref;
    34              1                       2001              seq_item.rx_data_ref=ss_vif.rx_data_ref;
    35                                               
    36              1                       2001             mon_ap.write(seq_item);
    37              1                    ***0***             `uvm_info ("run_phase",seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /spi_slave_driver_pkg
=== Design Unit: work.spi_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_driver.sv
------------------------------------IF Branch------------------------------------
    26                                      2001     Count coming in to IF
    26              1                    ***0***           `uvm_info ("run_phase",seq_item.convert2string_stimulus(),UVM_HIGH)
                                            2001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /spi_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_driver.sv
    2                                                 package spi_slave_driver_pkg;
    3                                                 import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import spi_slave_seq_item_package::*;
    6                                                    import shared_pkg ::*;
    7                                                class spi_slave_driver extends uvm_driver #(spi_slave_seq_item);
    8               1                    ***0***      `uvm_component_utils(spi_slave_driver);
    8               2                    ***0***     
    8               3                          2     
    9                                                 virtual spi_slave_if ss_vif;
    10                                                spi_slave_seq_item seq_item;
    11                                                function new(string name ="spi_slave_driver",uvm_component parent =null);
    12              1                          1         super.new(name,parent);
    13                                                   endfunction
    14                                                   task run_phase(uvm_phase phase);
    15              1                          1         super.run_phase(phase);
    16              1                          1         forever begin 
    17              1                       2002           seq_item =  spi_slave_seq_item :: type_id :: create ( "seq_item");
    18              1                       2002           seq_item_port.get_next_item(seq_item);
    19              1                       2001           ss_vif.rst_n=seq_item.rst_n;
    20              1                       2001           ss_vif.SS_n=seq_item.SS_n;
    21              1                       2001           ss_vif.MOSI=seq_item.MOSI;
    22              1                       2001           ss_vif.tx_valid=seq_item.tx_valid;
    23              1                       2001           ss_vif.tx_data=seq_item.tx_data;
    24              1                       2001           @(negedge ss_vif.clk);
    25              1                       2001           seq_item_port.item_done();
    26              1                    ***0***           `uvm_info ("run_phase",seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /spi_slave_config_pkg
=== Design Unit: work.spi_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
    5               4                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /spi_slave_config_pkg --

  File spi_slave_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /spi_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_config.sv
    1                                                package spi_slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                class spi_slave_config extends uvm_object;
    5               1                    ***0***         `uvm_object_utils(spi_slave_config) // factory store name of class 
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                   virtual spi_slave_if ss_vif; //  create interface inside configration class 
    7                                                 function new(string name= "spi_slave_config");
    8               1                          1          super.new(name);


=================================================================================
=== Instance: /spi_slave_agent_pkg
=== Design Unit: work.spi_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /spi_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***           if (!uvm_config_db#(spi_slave_config)::get(this, "", "CFG", s_cfg)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***             `uvm_fatal("build_phase", "unable to get configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /spi_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_agent.sv
    1                                                package spi_slave_agent_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  `include "uvm_macros.svh"
    4                                                  import  spi_slave_seq_item_package::*;
    5                                                  import spi_slave_config_pkg::*;
    6                                                  import  spi_slave_driver_pkg::*;
    7                                                  import spi_slave_monitor_pkg::*;
    8                                                  import spi_slave_sequencer_package::*;
    9                                                
    10                                                 class spi_slave_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(spi_slave_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                                     
    13                                                   spi_slave_seq_item seq_item;
    14                                                   spi_slave_config           s_cfg;
    15                                                   spi_slave_driver       drv;
    16                                                  spi_slave_sequencer sqr;
    17                                                  spi_slave_monitor       mon;
    18                                                   uvm_analysis_port #(spi_slave_seq_item) agt_ap;
    19                                               
    20                                                   function new(string name = "spi_slave_agent", uvm_component parent = null);
    21              1                          1           super.new(name, parent);
    22                                                   endfunction
    23                                               
    24                                                   function void build_phase(uvm_phase phase);
    25              1                          1           super.build_phase(phase);
    26                                                     if (!uvm_config_db#(spi_slave_config)::get(this, "", "CFG", s_cfg)) begin
    27              1                    ***0***             `uvm_fatal("build_phase", "unable to get configuration object")
    28                                                     end
    29              1                          1           sqr = spi_slave_sequencer::type_id::create("sqr", this);
    30              1                          1           drv = spi_slave_driver::type_id::create("drv", this);
    31              1                          1           mon = spi_slave_monitor::type_id::create("mon", this);
    32              1                          1           agt_ap = new("agt_tb",this);
    33                                                   endfunction
    34                                               
    35                                                   function void connect_phase(uvm_phase phase);
    36              1                          1           super.connect_phase(phase);
    37              1                          1           drv.ss_vif = s_cfg.ss_vif;
    38              1                          1           mon.ss_vif = s_cfg.ss_vif;
    39              1                          1           drv.seq_item_port.connect(sqr.seq_item_export);
    40              1                          1          mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /spi_slave_env_pkg
=== Design Unit: work.spi_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         8         2    80.00%

================================Statement Details================================

Statement Coverage for instance /spi_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_env.sv
    2                                                package spi_slave_env_pkg;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import spi_slave_agent_pkg::*;
    6                                                import spi_slave_scoreboard_pkg::*;
    7                                                import spi_slave_collector_package::*;
    8                                                class spi_slave_env extends uvm_env;
    9                                                  
    10              1                    ***0***           `uvm_component_utils(spi_slave_env);
    10              2                    ***0***     
    10              3                          2     
    11                                                     spi_slave_scoreboard score;
    12                                                      spi_slave_coverage cover_grp;
    13                                                    spi_slave_agent agt;
    14                                                     function new(string name ="spi_slave_env",uvm_component parent =null);
    15              1                          1         super.new(name,parent);
    16                                                   endfunction
    17                                                  function void build_phase (uvm_phase phase);
    18              1                          1        super.build_phase(phase);
    19              1                          1        agt = spi_slave_agent :: type_id ::create("agt",this);
    20              1                          1        score =   spi_slave_scoreboard :: type_id :: create("score",this);
    21              1                          1        cover_grp = spi_slave_coverage  ::type_id ::create("cover_grp",this);
    22                                                  
    23                                                  endfunction
    24                                                  function void connect_phase (uvm_phase phase);
    25              1                          1        agt.agt_ap.connect(score.sb_export);
    26              1                          1        agt.agt_ap.connect(cover_grp.cov_export);


=================================================================================
=== Instance: /spi_slave_test_pkg
=== Design Unit: work.spi_slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         5         7    41.66%

================================Branch Details================================

Branch Coverage for instance /spi_slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_test.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***         if(!uvm_config_db #(virtual spi_slave_if) :: get(this,"","SPI_IF",s_cfg.ss_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***         `uvm_fatal("build_phase","Test - unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                         1     Count coming in to IF
    33              1                          1          `uvm_info("run_phase","reset_asserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                          1          `uvm_info("run_phase","reset_deasserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                          1          `uvm_info ("run_phase","stimulus generation begin",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1            `uvm_info ("run_phase","stimulus generation done",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        17         3    85.00%

================================Statement Details================================

Statement Coverage for instance /spi_slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_test.sv
    2                                                package spi_slave_test_pkg;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import spi_slave_env_pkg::*;
    6                                                 import spi_slave_reset_sequence_package::*;
    7                                                 import spi_slave_main_sequence_package::*;
    8                                                import spi_slave_config_pkg ::*;
    9                                                class spi_slave_test extends uvm_test;
    10              1                    ***0***         `uvm_component_utils(spi_slave_test);
    10              2                    ***0***     
    10              3                          4     
    11                                                  spi_slave_env  env;
    12                                                  spi_slave_config   s_cfg;
    13                                                   spi_slave_reset_sequence rst_seq;
    14                                                  spi_slave_main_sequence main_seq;
    15                                                   function new(string name ="spi_slave_test",uvm_component parent =null);
    16              1                          1         super.new(name,parent);
    17                                                   endfunction
    18                                                   function void build_phase (uvm_phase phase);
    19              1                          1         super.build_phase(phase);
    20              1                          1         env =spi_slave_env :: type_id :: create("env",this);
    21              1                          1         s_cfg = spi_slave_config   :: type_id :: create ("s_cfg");
    22              1                          1         rst_seq= spi_slave_reset_sequence :: type_id :: create ("rst_seq");
    23              1                          1         main_seq=spi_slave_main_sequence :: type_id :: create("main_seq");
    24                                               
    25                                                   if(!uvm_config_db #(virtual spi_slave_if) :: get(this,"","SPI_IF",s_cfg.ss_vif))
    26              1                    ***0***         `uvm_fatal("build_phase","Test - unable to get the virtual interface");
    27              1                          1         uvm_config_db #(spi_slave_config) :: set(this,"*","CFG",s_cfg);
    28                                                   endfunction
    29                                               
    30                                                   task run_phase(uvm_phase phase);
    31              1                          1         super.run_phase(phase);
    32              1                          1         phase.raise_objection(this);
    33              1                          1          `uvm_info("run_phase","reset_asserted",UVM_LOW)
    34              1                          1          rst_seq.start(env.agt.sqr);
    35              1                          1          `uvm_info("run_phase","reset_deasserted",UVM_LOW)
    36                                                   
    37              1                          1          `uvm_info ("run_phase","stimulus generation begin",UVM_LOW)
    38              1                          1           main_seq.start(env.agt.sqr);
    39              1                          1            `uvm_info ("run_phase","stimulus generation done",UVM_LOW)
    40              1                          1         phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /spi_slave_collector_package/spi_slave_coverage/covcode 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reciver_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_allcases                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n_read_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_mosi_ss_n                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/spi_slave_collector_package::spi_slave_coverage::covcode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reciver_data                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       851          1          -    Covered              
        bin auto[1]                                       247          1          -    Covered              
        bin auto[2]                                       213          1          -    Covered              
        bin auto[3]                                       650          1          -    Covered              
    Coverpoint ss_n_allcases                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans_all_cases                                71          1          -    Covered              
    Coverpoint ss_n_read_data                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin trans_read                                     41          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin ss_n_val                                     1886          1          -    Covered              
    Coverpoint mosi                                   100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add                                     677          1          -    Covered              
        bin write_data                                    119          1          -    Covered              
        bin read_add                                      128          1          -    Covered              
        bin read_data                                     674          1          -    Covered              
        bin mosi_val_low                                  998          1          -    Covered              
        bin mosi_val_high                                1002          1          -    Covered              
    Cross cross_mosi_ss_n                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin ss_n_low_mosi_low                         938          1          -    Covered              
            bin ss_n_low_mosi_high                        948          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__chck_state_read_datato_idle 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(195)
                                                                                 4 Covered   
/top/DUT/cover__chck_state_read_add_to_idle 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                                10 Covered   
/top/DUT/cover__chck_state_write_to_idle SLAVE  Verilog  SVA  SPI_slave.sv(193)
                                                                                17 Covered   
/top/DUT/cover__chck_state_read_data     SLAVE  Verilog  SVA  SPI_slave.sv(192)
                                                                                15 Covered   
/top/DUT/cover__chck_state_read_add      SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                                43 Covered   
/top/DUT/cover__chck_state_write         SLAVE  Verilog  SVA  SPI_slave.sv(190)
                                                                                74 Covered   
/top/DUT/cover__chck_state_idle          SLAVE  Verilog  SVA  SPI_slave.sv(189)
                                                                               138 Covered   
/top/DUT/cover__chck_rx_valid            SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                                28 Covered   
/top/DUT/cover__chck_reset               SLAVE  Verilog  SVA  SPI_slave.sv(187)
                                                                                36 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 9

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__chck_state_read_datato_idle
                     SPI_slave.sv(185)                  0          1
/top/DUT/assert__chck_state_read_add_to_idle
                     SPI_slave.sv(184)                  0          1
/top/DUT/assert__chck_state_write_to_idle
                     SPI_slave.sv(183)                  0          1
/top/DUT/assert__chck_state_read_data
                     SPI_slave.sv(182)                  0          1
/top/DUT/assert__chck_state_read_add
                     SPI_slave.sv(181)                  0          1
/top/DUT/assert__chck_state_write
                     SPI_slave.sv(180)                  0          1
/top/DUT/assert__chck_state_idle
                     SPI_slave.sv(179)                  0          1
/top/DUT/assert__chck_rx_valid
                     SPI_slave.sv(178)                  0          1
/top/DUT/assert__chck_reset
                     SPI_slave.sv(177)                  0          1
/spi_slave_main_sequence_package/spi_slave_main_sequence/body/#ublk#56510229#14/immed__28
                     spi_slave_main_sequence.sv(28)
                                                        0          1
/spi_slave_main_sequence_package/spi_slave_main_sequence/body/#ublk#56510229#33/immed__47
                     spi_slave_main_sequence.sv(47)
                                                        0          1

Total Coverage By Instance (filtered view): 88.90%

