
*** Running vivado
    with args -log count_ip_Count_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source count_ip_Count_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source count_ip_Count_0_0.tcl -notrace
Command: synth_design -top count_ip_Count_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25789 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.805 ; gain = 81.738 ; free physical = 107 ; free virtual = 1345
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'count_ip_Count_0_0' [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/synth/count_ip_Count_0_0.vhd:99]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Count' declared at '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:12' bound to instance 'U0' of component 'Count' [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/synth/count_ip_Count_0_0.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Count' [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:58]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:292]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:294]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Count_CTRL_BUS_s_axi' declared at '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:12' bound to instance 'Count_CTRL_BUS_s_axi_U' of component 'Count_CTRL_BUS_s_axi' [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:356]
INFO: [Synth 8-638] synthesizing module 'Count_CTRL_BUS_s_axi' [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count_CTRL_BUS_s_axi' (1#1) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count_CTRL_BUS_s_axi.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Count' (2#1) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ipshared/8ff5/hdl/vhdl/Count.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'count_ip_Count_0_0' (3#1) [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/synth/count_ip_Count_0_0.vhd:99]
WARNING: [Synth 8-3331] design Count has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.430 ; gain = 127.363 ; free physical = 179 ; free virtual = 1380
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.430 ; gain = 127.363 ; free physical = 179 ; free virtual = 1380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1339.430 ; gain = 127.363 ; free physical = 179 ; free virtual = 1380
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/constraints/Count_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/constraints/Count_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/count_ip_Count_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/count_ip_Count_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1689.438 ; gain = 0.000 ; free physical = 99 ; free virtual = 1111
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 179 ; free virtual = 1194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 179 ; free virtual = 1194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/count_ip_Count_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 180 ; free virtual = 1196
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Count_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Count_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "inStream_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inStream_V_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_dest_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_id_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_strb_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outStream_V_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Count_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Count_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 167 ; free virtual = 1187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Count_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Count 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Count has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 143 ; free virtual = 1171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 108 ; free virtual = 1041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1689.438 ; gain = 477.371 ; free physical = 132 ; free virtual = 1036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 131 ; free virtual = 1036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     3|
|3     |LUT2   |     8|
|4     |LUT3   |   210|
|5     |LUT4   |    43|
|6     |LUT5   |    46|
|7     |LUT6   |    44|
|8     |FDRE   |   538|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+---------------------+------+
|      |Instance                   |Module               |Cells |
+------+---------------------------+---------------------+------+
|1     |top                        |                     |   917|
|2     |  U0                       |Count                |   917|
|3     |    Count_CTRL_BUS_s_axi_U |Count_CTRL_BUS_s_axi |   158|
+------+---------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.445 ; gain = 485.379 ; free physical = 132 ; free virtual = 1037
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1697.445 ; gain = 135.371 ; free physical = 190 ; free virtual = 1096
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1697.453 ; gain = 485.379 ; free physical = 199 ; free virtual = 1107
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1697.453 ; gain = 497.102 ; free physical = 174 ; free virtual = 1094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/count_ip_Count_0_0_synth_1/count_ip_Count_0_0.dcp' has been generated.
