Config file: hbm_ch_test_open.cfg
Trace file: ./seq_hbm.seq00
Address map string: c_C_r_l_R_B_b_h_
Attaching Channel0 to Rank0
Attaching Channel0 to Rank1
Attaching Channel1 to Rank2
Attaching Channel1 to Rank3
Attaching Channel2 to Rank4
Attaching Channel2 to Rank5
Attaching Channel3 to Rank6
Attaching Channel3 to Rank7
Attaching Channel4 to Rank8
Attaching Channel4 to Rank9
Attaching Channel5 to Rank10
Attaching Channel5 to Rank11
Attaching Channel6 to Rank12
Attaching Channel6 to Rank13
Attaching Channel7 to Rank14
Attaching Channel7 to Rank15
Setting cmd trace output to hbm_trace
Refresh Group 0 : 0 1 2 3 
Refresh Group 1 : 4 5 6 7 
Refresh Group 2 : 8 9 10 11 
Refresh Group 3 : 12 13 14 15 
Refresh Group 4 : 16 17 18 19 
Refresh Group 5 : 20 21 22 23 
Refresh Group 6 : 24 25 26 27 
Refresh Group 7 : 28 29 30 31 
Transaction Scheduler is not specified... c_TxnScheduler (default) will be used
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:3 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:3 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:3 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:3 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:3 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:3 Cmd:ACT CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:3 Cmd:ACT CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:3 Cmd:ACT CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:3 Cmd:ACT CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:3 Cmd:ACT CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:3 Cmd:ACT CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:3 Cmd:ACT CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:3 Cmd:ACT CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:4 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:4 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:4 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:4 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:4 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:4 Cmd:ACT CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:4 Cmd:ACT CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:4 Cmd:ACT CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:4 Cmd:ACT CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:4 Cmd:ACT CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:4 Cmd:ACT CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:4 Cmd:ACT CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:4 Cmd:ACT CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:5 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:5 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:5 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:5 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:5 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:6 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:6 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:6 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:6 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:6 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:7 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:7 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:7 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:7 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:7 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:7 Cmd:ACT CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:7 Cmd:ACT CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:7 Cmd:ACT CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:7 Cmd:ACT CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:7 Cmd:ACT CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:7 Cmd:ACT CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:7 Cmd:ACT CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:7 Cmd:ACT CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:8 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:8 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:8 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:8 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:8 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:8 Cmd:ACT CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:8 Cmd:ACT CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:8 Cmd:ACT CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:8 Cmd:ACT CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:8 Cmd:ACT CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:8 Cmd:ACT CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:8 Cmd:ACT CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:8 Cmd:ACT CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:9 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:9 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:9 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:9 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:9 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:10 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:10 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:10 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:10 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:10 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:11 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:11 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:11 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:11 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:11 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:12 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:12 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:12 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:12 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:12 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:13 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:13 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:13 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:13 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:13 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:14 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:14 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:14 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:14 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:14 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:15 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:15 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:15 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:15 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:15 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:16 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:16 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:16 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:16 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:16 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:17 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:17 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:17 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:17 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:17 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:17 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:17 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:17 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:17 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:17 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:17 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:17 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:17 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:18 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:18 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:18 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:18 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:18 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:18 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:18 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:18 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:18 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:18 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:18 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:18 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:18 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:19 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:19 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:19 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:19 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:19 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:19 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:19 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:19 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:19 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:19 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@19: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2141400 Cycle:19 CMD: READ, SEQNUM: 854562496, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:19 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@19: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271880 Cycle:19 CMD: READ, SEQNUM: 854562497, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:19 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@19: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2278cc0 Cycle:19 CMD: READ, SEQNUM: 854562498, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:19 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@19: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2279180 Cycle:19 CMD: READ, SEQNUM: 854562499, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:20 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:20 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:20 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:20 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:20 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:20 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:20 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:20 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:20 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:20 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@20: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22710b0 Cycle:20 CMD: READ, SEQNUM: 854562500, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:20 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@20: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227a480 Cycle:20 CMD: READ, SEQNUM: 854562501, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:20 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@20: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227a910 Cycle:20 CMD: READ, SEQNUM: 854562502, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:20 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@20: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227add0 Cycle:20 CMD: READ, SEQNUM: 854562503, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:21 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:21 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:21 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:21 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:21 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:21 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:21 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@21: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2113b10 Cycle:21 CMD: READ, SEQNUM: 854562512, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:21 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@21: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227e490 Cycle:21 CMD: READ, SEQNUM: 854562513, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:21 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@21: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2276bd0 Cycle:21 CMD: READ, SEQNUM: 854562514, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:21 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@21: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227e960 Cycle:21 CMD: READ, SEQNUM: 854562515, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:22 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:22 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:22 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:22 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:22 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:22 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:22 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:22 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:22 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:22 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:23 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:23 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:23 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:23 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:23 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:23 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:23 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@23: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227a270 Cycle:23 CMD: READ, SEQNUM: 854562516, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:23 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@23: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2144630 Cycle:23 CMD: READ, SEQNUM: 854562517, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:23 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@23: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227ff90 Cycle:23 CMD: READ, SEQNUM: 854562518, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:23 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@23: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2280450 Cycle:23 CMD: READ, SEQNUM: 854562519, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:24 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:24 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:24 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:24 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:24 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
test
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
test
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
test
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
test
test
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:24 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:24 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@24: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227be80 Cycle:24 CMD: READ, SEQNUM: 854562504, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:24 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@24: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227c210 Cycle:24 CMD: READ, SEQNUM: 854562505, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:24 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@24: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227c6d0 Cycle:24 CMD: READ, SEQNUM: 854562506, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:24 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@24: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227cb90 Cycle:24 CMD: READ, SEQNUM: 854562507, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:25 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:25 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:25 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:25 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:25 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:25 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:25 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:25 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:25 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:25 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:26 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:26 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:26 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:26 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:26 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:26 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:26 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@26: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285520 Cycle:26 CMD: READ, SEQNUM: 854562528, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:26 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@26: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285920 Cycle:26 CMD: READ, SEQNUM: 854562529, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:26 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@26: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285dc0 Cycle:26 CMD: READ, SEQNUM: 854562530, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:26 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@26: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2286280 Cycle:26 CMD: READ, SEQNUM: 854562531, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:27 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:27 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:27 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:27 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:27 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:27 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:27 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@27: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227fda0 Cycle:27 CMD: READ, SEQNUM: 854562532, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:27 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@27: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22877f0 Cycle:27 CMD: READ, SEQNUM: 854562533, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:27 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@27: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2287c90 Cycle:27 CMD: READ, SEQNUM: 854562534, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:27 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@27: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2288130 Cycle:27 CMD: READ, SEQNUM: 854562535, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:28 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:28 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:28 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:28 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:28 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:28 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:28 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@28: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274040 Cycle:28 CMD: READ, SEQNUM: 854562508, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:28 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@28: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274930 Cycle:28 CMD: READ, SEQNUM: 854562509, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:28 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@28: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227d880 Cycle:28 CMD: READ, SEQNUM: 854562510, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:28 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@28: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227dce0 Cycle:28 CMD: READ, SEQNUM: 854562511, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:29 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:29 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:29 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:29 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:29 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:29 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:29 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@29: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228d690 Cycle:29 CMD: READ, SEQNUM: 854562544, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:29 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@29: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228da50 Cycle:29 CMD: READ, SEQNUM: 854562545, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:29 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@29: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228df10 Cycle:29 CMD: READ, SEQNUM: 854562546, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:29 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@29: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228e3d0 Cycle:29 CMD: READ, SEQNUM: 854562547, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:30 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:30 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:30 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:30 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:30 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:30 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:30 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:30 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:30 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:30 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@30: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2281660 Cycle:30 CMD: READ, SEQNUM: 854562520, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:30 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@30: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2281a60 Cycle:30 CMD: READ, SEQNUM: 854562521, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:30 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@30: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2281f00 Cycle:30 CMD: READ, SEQNUM: 854562522, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:30 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@30: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22823a0 Cycle:30 CMD: READ, SEQNUM: 854562523, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:31 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:31 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:31 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:31 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:31 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:31 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:31 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:31 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:31 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:31 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@31: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22835b0 Cycle:31 CMD: READ, SEQNUM: 854562524, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:31 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@31: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22839b0 Cycle:31 CMD: READ, SEQNUM: 854562525, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:31 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@31: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283e50 Cycle:31 CMD: READ, SEQNUM: 854562526, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:31 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@31: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2284310 Cycle:31 CMD: READ, SEQNUM: 854562527, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:32 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:32 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:32 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:32 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:32 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:32 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:32 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:32 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:32 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:32 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@32: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x21414b0 Cycle:32 CMD: READ, SEQNUM: 854562560, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:32 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@32: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22926a0 Cycle:32 CMD: READ, SEQNUM: 854562561, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:32 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@32: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2292b90 Cycle:32 CMD: READ, SEQNUM: 854562562, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:32 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@32: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2293030 Cycle:32 CMD: READ, SEQNUM: 854562563, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:33 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:33 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:33 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:33 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:33 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:33 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:33 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:33 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:33 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:33 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@33: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22875e0 Cycle:33 CMD: READ, SEQNUM: 854562548, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:33 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@33: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228fcb0 Cycle:33 CMD: READ, SEQNUM: 854562549, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:33 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@33: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2290150 Cycle:33 CMD: READ, SEQNUM: 854562550, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:33 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@33: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2290610 Cycle:33 CMD: READ, SEQNUM: 854562551, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:34 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:34 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:34 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:34 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:34 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:34 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:34 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:34 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:34 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:34 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@34: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228b580 Cycle:34 CMD: READ, SEQNUM: 854562540, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:34 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@34: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228b960 Cycle:34 CMD: READ, SEQNUM: 854562541, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:34 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@34: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228be20 Cycle:34 CMD: READ, SEQNUM: 854562542, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:34 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@34: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228c2e0 Cycle:34 CMD: READ, SEQNUM: 854562543, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:35 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:35 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:35 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:35 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:35 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:35 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:35 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:35 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:35 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:35 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@35: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2289340 Cycle:35 CMD: READ, SEQNUM: 854562536, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:35 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@35: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22896d0 Cycle:35 CMD: READ, SEQNUM: 854562537, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:35 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@35: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2289b90 Cycle:35 CMD: READ, SEQNUM: 854562538, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:35 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@35: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228a050 Cycle:35 CMD: READ, SEQNUM: 854562539, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:36 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:36 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:36 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:36 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:36 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:36 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:36 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:36 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:36 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:36 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@36: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271ab0 Cycle:36 CMD: READ, SEQNUM: 854562564, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:36 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@36: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271160 Cycle:36 CMD: READ, SEQNUM: 854562565, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:36 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@36: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227a570 Cycle:36 CMD: READ, SEQNUM: 854562566, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:36 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@36: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2293cf0 Cycle:36 CMD: READ, SEQNUM: 854562567, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:37 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:37 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:37 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:37 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:37 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:37 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:37 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:37 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:37 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:37 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@37: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227ee20 Cycle:37 CMD: READ, SEQNUM: 854562552, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:37 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@37: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2114840 Cycle:37 CMD: READ, SEQNUM: 854562553, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:37 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@37: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2113fd0 Cycle:37 CMD: READ, SEQNUM: 854562554, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:37 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@37: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2291320 Cycle:37 CMD: READ, SEQNUM: 854562555, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:38 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:38 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:38 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:38 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:38 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:38 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:38 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:38 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:38 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:38 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@38: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22918e0 Cycle:38 CMD: READ, SEQNUM: 854562556, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:38 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@38: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271fc0 Cycle:38 CMD: READ, SEQNUM: 854562557, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:38 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@38: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2291c50 Cycle:38 CMD: READ, SEQNUM: 854562558, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:38 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@38: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22920e0 Cycle:38 CMD: READ, SEQNUM: 854562559, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:39 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:39 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:39 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:39 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:39 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:39 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:39 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:39 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:39 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:39 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@39: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22963b0 Cycle:39 CMD: READ, SEQNUM: 854562576, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:39 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@39: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227f030 Cycle:39 CMD: READ, SEQNUM: 854562577, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:39 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@39: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2296720 Cycle:39 CMD: READ, SEQNUM: 854562578, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:39 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@39: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2296bc0 Cycle:39 CMD: READ, SEQNUM: 854562579, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:40 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:40 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:40 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:40 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:40 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:40 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:40 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:40 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:40 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:40 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@40: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228a560 Cycle:40 CMD: READ, SEQNUM: 854562568, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:40 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@40: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2113bc0 Cycle:40 CMD: READ, SEQNUM: 854562569, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:40 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@40: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2294890 Cycle:40 CMD: READ, SEQNUM: 854562570, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:40 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@40: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2294d30 Cycle:40 CMD: READ, SEQNUM: 854562571, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:41 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:41 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:41 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:41 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:41 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:41 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@41: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274dd0 Cycle:41 CMD: READ, SEQNUM: 854562572, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:41 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@41: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274400 Cycle:41 CMD: READ, SEQNUM: 854562573, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:41 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@41: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2295800 Cycle:41 CMD: READ, SEQNUM: 854562574, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:41 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@41: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2295ca0 Cycle:41 CMD: READ, SEQNUM: 854562575, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:42 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:42 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:42 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:42 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:42 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:42 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:42 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:42 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:42 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:42 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@42: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2114370 Cycle:42 CMD: READ, SEQNUM: 854562584, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:42 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@42: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2277070 Cycle:42 CMD: READ, SEQNUM: 854562585, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:42 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@42: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2298210 Cycle:42 CMD: READ, SEQNUM: 854562586, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:42 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@42: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22986d0 Cycle:42 CMD: READ, SEQNUM: 854562587, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:43 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:43 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:43 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:43 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:43 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:43 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:43 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@43: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2293af0 Cycle:43 CMD: READ, SEQNUM: 854562580, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:43 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@43: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2297560 Cycle:43 CMD: READ, SEQNUM: 854562581, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:43 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@43: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2297610 Cycle:43 CMD: READ, SEQNUM: 854562582, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:43 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@43: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2297880 Cycle:43 CMD: READ, SEQNUM: 854562583, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:44 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:44 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:44 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:44 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:44 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:44 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@44: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2290b60 Cycle:44 CMD: READ, SEQNUM: 854562588, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:44 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@44: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285640 Cycle:44 CMD: READ, SEQNUM: 854562589, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:44 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@44: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285c00 Cycle:44 CMD: READ, SEQNUM: 854562590, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:44 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@44: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22993d0 Cycle:44 CMD: READ, SEQNUM: 854562591, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:45 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:45 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:45 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:45 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:45 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:45 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:45 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@45: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2286740 Cycle:45 CMD: READ, SEQNUM: 854562592, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:45 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@45: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2287740 Cycle:45 CMD: READ, SEQNUM: 854562593, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:45 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@45: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2299d90 Cycle:45 CMD: READ, SEQNUM: 854562594, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:45 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@45: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229a230 Cycle:45 CMD: READ, SEQNUM: 854562595, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:46 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:46 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:46 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:46 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:46 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:46 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:46 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:46 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:46 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:46 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@46: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2297350 Cycle:46 CMD: READ, SEQNUM: 854562596, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:46 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@46: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2297400 Cycle:46 CMD: READ, SEQNUM: 854562597, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:46 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@46: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22974b0 Cycle:46 CMD: READ, SEQNUM: 854562598, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:46 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@46: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229ada0 Cycle:46 CMD: READ, SEQNUM: 854562599, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:47 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:47 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:47 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:47 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:47 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:47 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:47 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:47 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:47 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:47 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@47: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228d740 Cycle:47 CMD: READ, SEQNUM: 854562600, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:47 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@47: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228db70 Cycle:47 CMD: READ, SEQNUM: 854562601, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:47 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@47: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229b660 Cycle:47 CMD: READ, SEQNUM: 854562602, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:47 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@47: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229bb20 Cycle:47 CMD: READ, SEQNUM: 854562603, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:48 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:48 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:48 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:48 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:48 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:48 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:48 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:48 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:48 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:48 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@48: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2281710 Cycle:48 CMD: READ, SEQNUM: 854562604, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:48 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@48: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2281b80 Cycle:48 CMD: READ, SEQNUM: 854562605, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:48 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@48: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229c890 Cycle:48 CMD: READ, SEQNUM: 854562606, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:48 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@48: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229cd00 Cycle:48 CMD: READ, SEQNUM: 854562607, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:49 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:49 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:49 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:49 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:49 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:49 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:49 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:49 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:49 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:49 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@49: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229d2a0 Cycle:49 CMD: READ, SEQNUM: 854562608, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:49 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@49: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283820 Cycle:49 CMD: READ, SEQNUM: 854562609, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:49 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@49: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229d640 Cycle:49 CMD: READ, SEQNUM: 854562610, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:49 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@49: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229db00 Cycle:49 CMD: READ, SEQNUM: 854562611, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:50 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:50 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:50 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:50 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:50 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:50 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:50 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:50 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:50 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:50 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@50: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229ab40 Cycle:50 CMD: READ, SEQNUM: 854562612, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:50 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@50: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2144890 Cycle:50 CMD: READ, SEQNUM: 854562613, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:50 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@50: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2144960 Cycle:50 CMD: READ, SEQNUM: 854562614, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:50 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@50: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229e690 Cycle:50 CMD: READ, SEQNUM: 854562615, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:51 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:51 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:51 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:51 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:51 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:51 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:51 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:51 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:51 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:51 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@51: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229f0f0 Cycle:51 CMD: READ, SEQNUM: 854562616, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:51 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@51: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229f1a0 Cycle:51 CMD: READ, SEQNUM: 854562617, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:51 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@51: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229f250 Cycle:51 CMD: READ, SEQNUM: 854562618, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:51 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@51: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229f400 Cycle:51 CMD: READ, SEQNUM: 854562619, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:52 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:52 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:52 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:52 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:52 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:52 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:52 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:52 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:52 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:52 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@52: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229fe60 Cycle:52 CMD: READ, SEQNUM: 854562620, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:52 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@52: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229ff10 Cycle:52 CMD: READ, SEQNUM: 854562621, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:52 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@52: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229ffc0 Cycle:52 CMD: READ, SEQNUM: 854562622, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:52 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@52: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a0170 Cycle:52 CMD: READ, SEQNUM: 854562623, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:53 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:53 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:53 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:53 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:53 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:53 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:53 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:53 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:53 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:53 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@53: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2298c80 Cycle:53 CMD: READ, SEQNUM: 854562624, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:53 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@53: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2298d30 Cycle:53 CMD: READ, SEQNUM: 854562625, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:53 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@53: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a0df0 Cycle:53 CMD: READ, SEQNUM: 854562626, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:53 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@53: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a0fc0 Cycle:53 CMD: READ, SEQNUM: 854562627, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:54 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:54 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:54 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:54 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:54 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:54 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:54 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:54 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:54 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:54 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@54: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229e3c0 Cycle:54 CMD: READ, SEQNUM: 854562628, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:54 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@54: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229e470 Cycle:54 CMD: READ, SEQNUM: 854562629, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:54 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@54: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a1ba0 Cycle:54 CMD: READ, SEQNUM: 854562630, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:54 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@54: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a1d70 Cycle:54 CMD: READ, SEQNUM: 854562631, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:55 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:55 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:55 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:55 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:55 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:55 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:55 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:55 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:55 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:55 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@55: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a27d0 Cycle:55 CMD: READ, SEQNUM: 854562632, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:55 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@55: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a2880 Cycle:55 CMD: READ, SEQNUM: 854562633, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:55 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@55: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a2950 Cycle:55 CMD: READ, SEQNUM: 854562634, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:55 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@55: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a2ae0 Cycle:55 CMD: READ, SEQNUM: 854562635, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:56 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:56 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:56 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:56 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:56 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:56 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:56 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:56 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:56 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:56 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@56: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a4530 Cycle:56 CMD: READ, SEQNUM: 854562640, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:56 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@56: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a45e0 Cycle:56 CMD: READ, SEQNUM: 854562641, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:56 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@56: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a46b0 Cycle:56 CMD: READ, SEQNUM: 854562642, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:56 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@56: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a4830 Cycle:56 CMD: READ, SEQNUM: 854562643, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:57 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:57 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:57 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:57 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:57 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:57 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:57 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:57 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:57 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:57 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@57: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a3790 Cycle:57 CMD: READ, SEQNUM: 854562636, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:57 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@57: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a3840 Cycle:57 CMD: READ, SEQNUM: 854562637, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:57 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@57: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a3910 Cycle:57 CMD: READ, SEQNUM: 854562638, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:57 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@57: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a3b20 Cycle:57 CMD: READ, SEQNUM: 854562639, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:58 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:58 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:58 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:58 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:58 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:58 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@58: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a61a0 Cycle:58 CMD: READ, SEQNUM: 854562648, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:58 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@58: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a6250 Cycle:58 CMD: READ, SEQNUM: 854562649, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:58 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@58: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228f830 Cycle:58 CMD: READ, SEQNUM: 854562650, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:58 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@58: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a6300 Cycle:58 CMD: READ, SEQNUM: 854562651, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:59 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:59 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:59 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:59 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:59 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:59 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:59 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@59: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a19f0 Cycle:59 CMD: READ, SEQNUM: 854562644, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:59 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@59: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a1ae0 Cycle:59 CMD: READ, SEQNUM: 854562645, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:59 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@59: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a5470 Cycle:59 CMD: READ, SEQNUM: 854562646, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:59 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@59: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a55c0 Cycle:59 CMD: READ, SEQNUM: 854562647, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:60 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:60 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:60 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:60 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:60 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:60 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@60: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a6d50 Cycle:60 CMD: READ, SEQNUM: 854562652, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:60 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@60: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a6e00 Cycle:60 CMD: READ, SEQNUM: 854562653, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:60 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@60: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a6eb0 Cycle:60 CMD: READ, SEQNUM: 854562654, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:60 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@60: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a70e0 Cycle:60 CMD: READ, SEQNUM: 854562655, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:61 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:61 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:61 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:61 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:61 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:61 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:61 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@61: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a7b40 Cycle:61 CMD: READ, SEQNUM: 854562656, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:61 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@61: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a7c10 Cycle:61 CMD: READ, SEQNUM: 854562657, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:61 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@61: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a7ce0 Cycle:61 CMD: READ, SEQNUM: 854562658, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:61 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@61: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a7eb0 Cycle:61 CMD: READ, SEQNUM: 854562659, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:62 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:62 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:62 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:62 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:62 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:62 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:62 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:62 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:62 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:62 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@62: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a0980 Cycle:62 CMD: READ, SEQNUM: 854562660, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:62 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@62: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a0a70 Cycle:62 CMD: READ, SEQNUM: 854562661, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:62 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@62: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a5260 Cycle:62 CMD: READ, SEQNUM: 854562662, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:62 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@62: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a8a60 Cycle:62 CMD: READ, SEQNUM: 854562663, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:63 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:63 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:63 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:63 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:63 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:63 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:63 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:63 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:63 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:63 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@63: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a9410 Cycle:63 CMD: READ, SEQNUM: 854562664, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:63 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@63: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a94e0 Cycle:63 CMD: READ, SEQNUM: 854562665, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:63 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@63: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a95b0 Cycle:63 CMD: READ, SEQNUM: 854562666, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:63 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@63: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a9780 Cycle:63 CMD: READ, SEQNUM: 854562667, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:64 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:64 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:64 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:64 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:64 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:64 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:64 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:64 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:64 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:64 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@64: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa580 Cycle:64 CMD: READ, SEQNUM: 854562668, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:64 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@64: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa630 Cycle:64 CMD: READ, SEQNUM: 854562669, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:64 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@64: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa6e0 Cycle:64 CMD: READ, SEQNUM: 854562670, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:64 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@64: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa8b0 Cycle:64 CMD: READ, SEQNUM: 854562671, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:65 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:65 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:65 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:65 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:65 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:65 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:65 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:65 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:65 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:65 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@65: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ab2f0 Cycle:65 CMD: READ, SEQNUM: 854562672, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:65 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@65: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ab3c0 Cycle:65 CMD: READ, SEQNUM: 854562673, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:65 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@65: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ab490 Cycle:65 CMD: READ, SEQNUM: 854562674, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:65 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@65: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ab6a0 Cycle:65 CMD: READ, SEQNUM: 854562675, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:66 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:66 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:66 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:66 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:66 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:66 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:66 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:66 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:66 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:66 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:66 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:66 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:66 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@66: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227d410 Cycle:66 CMD: READ, SEQNUM: 854562676, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:66 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@66: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227d4c0 Cycle:66 CMD: READ, SEQNUM: 854562677, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:66 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@66: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a8830 Cycle:66 CMD: READ, SEQNUM: 854562678, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:66 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@66: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ac230 Cycle:66 CMD: READ, SEQNUM: 854562679, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:67 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:67 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:67 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:67 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:67 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:67 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:67 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:67 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:67 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:67 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:67 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:67 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:67 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@67: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22acbd0 Cycle:67 CMD: READ, SEQNUM: 854562680, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:67 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@67: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22acc80 Cycle:67 CMD: READ, SEQNUM: 854562681, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:67 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@67: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22acd30 Cycle:67 CMD: READ, SEQNUM: 854562682, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:67 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@67: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22acee0 Cycle:67 CMD: READ, SEQNUM: 854562683, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:68 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:68 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:68 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:68 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:68 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:68 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:68 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:68 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:68 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:68 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:68 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:68 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:68 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@68: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ad950 Cycle:68 CMD: READ, SEQNUM: 854562684, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:68 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@68: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ada00 Cycle:68 CMD: READ, SEQNUM: 854562685, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:68 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@68: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22adab0 Cycle:68 CMD: READ, SEQNUM: 854562686, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:68 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@68: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22adca0 Cycle:68 CMD: READ, SEQNUM: 854562687, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:69 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:69 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:69 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:69 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:69 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:69 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:69 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:69 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:69 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:69 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:69 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:69 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:69 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@69: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ae330 Cycle:69 CMD: READ, SEQNUM: 854562688, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:69 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@69: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ae160 Cycle:69 CMD: READ, SEQNUM: 854562689, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:69 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@69: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228fa70 Cycle:69 CMD: READ, SEQNUM: 854562690, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:69 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@69: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ee730 Cycle:69 CMD: READ, SEQNUM: 854562691, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:70 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:70 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:70 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:70 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:70 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:70 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:70 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:70 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:70 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:70 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:70 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:70 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:70 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@70: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ac150 Cycle:70 CMD: READ, SEQNUM: 854562692, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:70 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@70: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ef240 Cycle:70 CMD: READ, SEQNUM: 854562693, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:70 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@70: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ef2f0 Cycle:70 CMD: READ, SEQNUM: 854562694, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:70 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@70: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ef460 Cycle:70 CMD: READ, SEQNUM: 854562695, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:71 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:71 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:71 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:71 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:71 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:71 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:71 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:71 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:71 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:71 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:71 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:71 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:71 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@71: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ef9d0 Cycle:71 CMD: READ, SEQNUM: 854562696, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:71 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@71: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22893f0 Cycle:71 CMD: READ, SEQNUM: 854562697, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:71 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@71: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2294200 Cycle:71 CMD: READ, SEQNUM: 854562698, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:71 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@71: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f0210 Cycle:71 CMD: READ, SEQNUM: 854562699, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:72 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:72 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:72 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:72 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:72 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:72 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:72 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:72 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:72 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:72 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:72 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:72 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:72 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@72: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227eed0 Cycle:72 CMD: READ, SEQNUM: 854562704, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:72 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@72: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2113e60 Cycle:72 CMD: READ, SEQNUM: 854562705, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:72 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@72: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1b00 Cycle:72 CMD: READ, SEQNUM: 854562706, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:72 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@72: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1fc0 Cycle:72 CMD: READ, SEQNUM: 854562707, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:73 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:73 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:73 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:73 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:73 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:73 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:73 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:73 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:73 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:73 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:73 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:73 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:73 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@73: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271210 Cycle:73 CMD: READ, SEQNUM: 854562700, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:73 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@73: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f07b0 Cycle:73 CMD: READ, SEQNUM: 854562701, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:73 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@73: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f0d90 Cycle:73 CMD: READ, SEQNUM: 854562702, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:73 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@73: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1200 Cycle:73 CMD: READ, SEQNUM: 854562703, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:74 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:74 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:74 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:74 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:74 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:74 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:74 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:74 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:74 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@74: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271d20 Cycle:74 CMD: READ, SEQNUM: 854562712, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:74 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@74: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22715e0 Cycle:74 CMD: READ, SEQNUM: 854562713, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:74 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@74: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f36d0 Cycle:74 CMD: READ, SEQNUM: 854562714, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:74 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@74: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3b70 Cycle:74 CMD: READ, SEQNUM: 854562715, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:75 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:75 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:75 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:75 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:75 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:75 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:75 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:75 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:75 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:75 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@75: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ef140 Cycle:75 CMD: READ, SEQNUM: 854562708, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:75 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@75: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2b30 Cycle:75 CMD: READ, SEQNUM: 854562709, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:75 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@75: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2be0 Cycle:75 CMD: READ, SEQNUM: 854562710, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:75 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@75: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2d70 Cycle:75 CMD: READ, SEQNUM: 854562711, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:76 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:76 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:76 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:76 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:76 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:76 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:76 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:76 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:76 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@76: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f40f0 Cycle:76 CMD: READ, SEQNUM: 854562716, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:76 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@76: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274e80 Cycle:76 CMD: READ, SEQNUM: 854562717, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:76 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@76: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f44c0 Cycle:76 CMD: READ, SEQNUM: 854562718, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:76 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@76: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f4930 Cycle:76 CMD: READ, SEQNUM: 854562719, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:77 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:77 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:77 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:77 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:77 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:77 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:77 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:77 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:77 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:77 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@77: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a7750 Cycle:77 CMD: READ, SEQNUM: 854562720, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:77 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@77: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22947b0 Cycle:77 CMD: READ, SEQNUM: 854562721, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:77 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@77: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f5330 Cycle:77 CMD: READ, SEQNUM: 854562722, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:77 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@77: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f5780 Cycle:77 CMD: READ, SEQNUM: 854562723, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:78 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:78 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:78 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:78 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:78 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:78 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:78 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:78 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:78 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:78 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:78 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:78 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:78 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@78: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2920 Cycle:78 CMD: READ, SEQNUM: 854562724, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:78 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@78: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2a10 Cycle:78 CMD: READ, SEQNUM: 854562725, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:78 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@78: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f61d0 Cycle:78 CMD: READ, SEQNUM: 854562726, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:78 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@78: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f63a0 Cycle:78 CMD: READ, SEQNUM: 854562727, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:79 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:79 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:79 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:79 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:79 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:79 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:79 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:79 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:79 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:79 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:79 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:79 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:79 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@79: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227c330 Cycle:79 CMD: READ, SEQNUM: 854562728, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:79 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@79: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f67a0 Cycle:79 CMD: READ, SEQNUM: 854562729, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:79 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@79: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f6ce0 Cycle:79 CMD: READ, SEQNUM: 854562730, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:79 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@79: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7180 Cycle:79 CMD: READ, SEQNUM: 854562731, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:80 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:80 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:80 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:80 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:80 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:80 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:80 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:80 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:80 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:80 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:80 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:80 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:80 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@80: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285760 Cycle:80 CMD: READ, SEQNUM: 854562732, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:80 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@80: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285a40 Cycle:80 CMD: READ, SEQNUM: 854562733, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:80 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@80: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8220 Cycle:80 CMD: READ, SEQNUM: 854562734, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:80 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@80: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a5f90 Cycle:80 CMD: READ, SEQNUM: 854562735, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:81 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:81 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:81 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:81 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:81 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:81 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:81 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:81 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:81 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:81 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:81 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:81 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:81 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@81: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2293560 Cycle:81 CMD: READ, SEQNUM: 854562736, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:81 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@81: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2287b40 Cycle:81 CMD: READ, SEQNUM: 854562737, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:81 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@81: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22efb50 Cycle:81 CMD: READ, SEQNUM: 854562738, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:81 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@81: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9010 Cycle:81 CMD: READ, SEQNUM: 854562739, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:82 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:82 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:82 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:82 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:82 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:82 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:82 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:82 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:82 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:82 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:82 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:82 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:82 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@82: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228a800 Cycle:82 CMD: READ, SEQNUM: 854562740, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:82 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@82: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9a40 Cycle:82 CMD: READ, SEQNUM: 854562741, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:82 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@82: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9af0 Cycle:82 CMD: READ, SEQNUM: 854562742, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:82 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@82: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9cc0 Cycle:82 CMD: READ, SEQNUM: 854562743, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:83 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:83 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:83 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:83 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:83 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:83 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:83 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:83 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:83 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:83 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:83 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:83 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:83 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@83: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fa1c0 Cycle:83 CMD: READ, SEQNUM: 854562744, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:83 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@83: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228d7f0 Cycle:83 CMD: READ, SEQNUM: 854562745, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:83 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@83: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fa390 Cycle:83 CMD: READ, SEQNUM: 854562746, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:83 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@83: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fa830 Cycle:83 CMD: READ, SEQNUM: 854562747, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:84 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:84 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:84 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:84 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:84 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:84 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:84 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:84 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:84 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:84 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:84 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:84 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:84 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@84: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22facd0 Cycle:84 CMD: READ, SEQNUM: 854562748, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:84 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@84: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22817c0 Cycle:84 CMD: READ, SEQNUM: 854562749, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:84 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@84: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fb050 Cycle:84 CMD: READ, SEQNUM: 854562750, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:84 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@84: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fb4b0 Cycle:84 CMD: READ, SEQNUM: 854562751, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:85 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:85 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:85 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:85 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:85 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:85 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:85 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:85 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:85 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:85 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:85 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:85 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:85 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@85: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fba70 Cycle:85 CMD: READ, SEQNUM: 854562752, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:85 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@85: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283660 Cycle:85 CMD: READ, SEQNUM: 854562753, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:85 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@85: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283c60 Cycle:85 CMD: READ, SEQNUM: 854562754, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:85 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@85: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fc1a0 Cycle:85 CMD: READ, SEQNUM: 854562755, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:86 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:86 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:86 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:86 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:86 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:86 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:86 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:86 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:86 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:86 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:86 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:86 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:86 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@86: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fc760 Cycle:86 CMD: READ, SEQNUM: 854562756, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:86 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@86: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2292a80 Cycle:86 CMD: READ, SEQNUM: 854562757, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:86 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@86: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fcd10 Cycle:86 CMD: READ, SEQNUM: 854562758, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:86 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@86: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fd110 Cycle:86 CMD: READ, SEQNUM: 854562759, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:87 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:87 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:87 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:87 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:87 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:87 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:87 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:87 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:87 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:87 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:87 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:87 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:87 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@87: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fd5b0 Cycle:87 CMD: READ, SEQNUM: 854562760, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:87 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@87: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fd9c0 Cycle:87 CMD: READ, SEQNUM: 854562761, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:87 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@87: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fda70 Cycle:87 CMD: READ, SEQNUM: 854562762, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:87 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@87: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fdd90 Cycle:87 CMD: READ, SEQNUM: 854562763, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:88 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:88 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:88 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:88 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:88 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:88 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:88 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:88 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:88 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:88 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:88 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:88 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:88 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@88: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ff4b0 Cycle:88 CMD: READ, SEQNUM: 854562768, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:88 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@88: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ff560 Cycle:88 CMD: READ, SEQNUM: 854562769, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:88 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@88: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ff610 Cycle:88 CMD: READ, SEQNUM: 854562770, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:88 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@88: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ff830 Cycle:88 CMD: READ, SEQNUM: 854562771, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:89 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:89 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:89 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:89 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:89 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:89 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:89 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:89 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:89 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:89 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:89 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:89 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:89 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@89: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fe2c0 Cycle:89 CMD: READ, SEQNUM: 854562764, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:89 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@89: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228b630 Cycle:89 CMD: READ, SEQNUM: 854562765, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:89 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@89: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fe660 Cycle:89 CMD: READ, SEQNUM: 854562766, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:89 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@89: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22feac0 Cycle:89 CMD: READ, SEQNUM: 854562767, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:90 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:90 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:90 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:90 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:90 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:90 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:90 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:90 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:90 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@90: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9830 Cycle:90 CMD: READ, SEQNUM: 854562776, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:90 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@90: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f98e0 Cycle:90 CMD: READ, SEQNUM: 854562777, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:90 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@90: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9990 Cycle:90 CMD: READ, SEQNUM: 854562778, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:90 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@90: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23007d0 Cycle:90 CMD: READ, SEQNUM: 854562779, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:91 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:91 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:91 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:91 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:91 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:91 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:91 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:91 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:91 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:91 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@91: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fff60 Cycle:91 CMD: READ, SEQNUM: 854562772, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:91 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@91: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300010 Cycle:91 CMD: READ, SEQNUM: 854562773, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:91 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@91: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23000c0 Cycle:91 CMD: READ, SEQNUM: 854562774, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:91 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@91: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300170 Cycle:91 CMD: READ, SEQNUM: 854562775, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:92 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:92 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:92 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:92 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:92 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:92 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:92 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:92 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:92 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@92: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300cc0 Cycle:92 CMD: READ, SEQNUM: 854562780, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:92 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@92: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300d70 Cycle:92 CMD: READ, SEQNUM: 854562781, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:92 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@92: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300e20 Cycle:92 CMD: READ, SEQNUM: 854562782, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:92 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@92: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300ed0 Cycle:92 CMD: READ, SEQNUM: 854562783, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:93 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:93 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:93 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:93 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:93 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:93 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:93 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:93 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:93 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:93 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@93: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301810 Cycle:93 CMD: READ, SEQNUM: 854562784, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:93 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@93: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23018c0 Cycle:93 CMD: READ, SEQNUM: 854562785, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:93 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@93: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301970 Cycle:93 CMD: READ, SEQNUM: 854562786, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:93 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@93: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301a20 Cycle:93 CMD: READ, SEQNUM: 854562787, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:94 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:94 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:94 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:94 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:94 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:94 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:94 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:94 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:94 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:94 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:94 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:94 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:94 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@94: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a9cd0 Cycle:94 CMD: READ, SEQNUM: 854562788, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:94 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@94: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a9d80 Cycle:94 CMD: READ, SEQNUM: 854562789, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:94 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@94: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a9e30 Cycle:94 CMD: READ, SEQNUM: 854562790, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:94 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@94: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301e70 Cycle:94 CMD: READ, SEQNUM: 854562791, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:95 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:95 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:95 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:95 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:95 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:95 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:95 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:95 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:95 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:95 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:95 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:95 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:95 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@95: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302310 Cycle:95 CMD: READ, SEQNUM: 854562792, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:95 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@95: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23023c0 Cycle:95 CMD: READ, SEQNUM: 854562793, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:95 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@95: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302470 Cycle:95 CMD: READ, SEQNUM: 854562794, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:95 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@95: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302520 Cycle:95 CMD: READ, SEQNUM: 854562795, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:96 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:96 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:96 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:96 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:96 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:96 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:96 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:96 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:96 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:96 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:96 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:96 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:96 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@96: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302bc0 Cycle:96 CMD: READ, SEQNUM: 854562796, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:96 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@96: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302c70 Cycle:96 CMD: READ, SEQNUM: 854562797, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:96 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@96: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302d20 Cycle:96 CMD: READ, SEQNUM: 854562798, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:96 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@96: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302dd0 Cycle:96 CMD: READ, SEQNUM: 854562799, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:97 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:97 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:97 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:97 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:97 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:97 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:97 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:97 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:97 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:97 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:97 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:97 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:97 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@97: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7930 Cycle:97 CMD: READ, SEQNUM: 854562800, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:97 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@97: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f79e0 Cycle:97 CMD: READ, SEQNUM: 854562801, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:97 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@97: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7a90 Cycle:97 CMD: READ, SEQNUM: 854562802, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:97 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@97: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23032c0 Cycle:97 CMD: READ, SEQNUM: 854562803, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:98 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:98 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:98 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:98 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:98 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:98 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:98 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:98 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:98 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:98 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:98 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:98 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:98 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@98: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22952f0 Cycle:98 CMD: READ, SEQNUM: 854562804, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:98 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@98: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22953a0 Cycle:98 CMD: READ, SEQNUM: 854562805, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:98 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@98: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2295450 Cycle:98 CMD: READ, SEQNUM: 854562806, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:98 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@98: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2303760 Cycle:98 CMD: READ, SEQNUM: 854562807, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:99 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:99 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:99 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:99 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:99 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:99 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:99 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:99 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:99 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:99 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:99 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:99 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:99 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@99: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2303c40 Cycle:99 CMD: READ, SEQNUM: 854562808, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:99 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@99: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2303cf0 Cycle:99 CMD: READ, SEQNUM: 854562809, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:99 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@99: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2303da0 Cycle:99 CMD: READ, SEQNUM: 854562810, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:99 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@99: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2303e50 Cycle:99 CMD: READ, SEQNUM: 854562811, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:100 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:100 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:100 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:100 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:100 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:100 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:100 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:100 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:100 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:100 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:100 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:100 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:100 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@100: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fad90 Cycle:100 CMD: READ, SEQNUM: 854562812, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:100 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@100: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fae40 Cycle:100 CMD: READ, SEQNUM: 854562813, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:100 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@100: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22faef0 Cycle:100 CMD: READ, SEQNUM: 854562814, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:100 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@100: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304510 Cycle:100 CMD: READ, SEQNUM: 854562815, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:101 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:101 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:101 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:101 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:101 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:101 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:101 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:101 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:101 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:101 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:101 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:101 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:101 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@101: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304c10 Cycle:101 CMD: READ, SEQNUM: 854562816, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:101 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@101: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304cc0 Cycle:101 CMD: READ, SEQNUM: 854562817, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:101 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@101: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304d70 Cycle:101 CMD: READ, SEQNUM: 854562818, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:101 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@101: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304e20 Cycle:101 CMD: READ, SEQNUM: 854562819, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:102 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:102 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:102 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:102 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:102 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:102 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:102 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:102 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:102 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:102 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:102 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:102 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:102 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@102: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305300 Cycle:102 CMD: READ, SEQNUM: 854562820, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:102 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@102: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8010 Cycle:102 CMD: READ, SEQNUM: 854562821, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:102 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@102: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f80c0 Cycle:102 CMD: READ, SEQNUM: 854562822, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:102 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@102: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8170 Cycle:102 CMD: READ, SEQNUM: 854562823, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:103 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:103 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:103 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:103 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:103 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:103 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:103 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:103 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:103 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:103 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:103 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:103 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:103 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@103: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305760 Cycle:103 CMD: READ, SEQNUM: 854562824, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:103 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@103: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305810 Cycle:103 CMD: READ, SEQNUM: 854562825, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:103 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@103: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23058c0 Cycle:103 CMD: READ, SEQNUM: 854562826, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:103 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@103: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305970 Cycle:103 CMD: READ, SEQNUM: 854562827, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:104 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:104 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:104 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:104 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:104 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:104 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:104 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:104 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:104 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:104 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:104 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:104 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:104 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@104: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23064a0 Cycle:104 CMD: READ, SEQNUM: 854562832, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:104 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@104: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306550 Cycle:104 CMD: READ, SEQNUM: 854562833, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:104 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@104: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306600 Cycle:104 CMD: READ, SEQNUM: 854562834, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:104 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@104: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23066b0 Cycle:104 CMD: READ, SEQNUM: 854562835, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:105 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:105 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:105 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:105 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:105 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:105 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:105 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:105 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:105 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:105 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:105 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:105 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:105 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@105: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305e20 Cycle:105 CMD: READ, SEQNUM: 854562828, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:105 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@105: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305ed0 Cycle:105 CMD: READ, SEQNUM: 854562829, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:105 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@105: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305f80 Cycle:105 CMD: READ, SEQNUM: 854562830, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:105 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@105: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306030 Cycle:105 CMD: READ, SEQNUM: 854562831, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:106 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:106 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:106 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:106 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:106 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:106 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:106 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:106 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:106 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@106: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f33a0 Cycle:106 CMD: READ, SEQNUM: 854562840, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:106 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@106: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3450 Cycle:106 CMD: READ, SEQNUM: 854562841, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:106 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@106: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3500 Cycle:106 CMD: READ, SEQNUM: 854562842, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:106 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@106: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23074b0 Cycle:106 CMD: READ, SEQNUM: 854562843, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:107 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:107 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:107 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:107 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:107 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:107 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:107 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:107 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:107 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:107 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@107: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306c20 Cycle:107 CMD: READ, SEQNUM: 854562836, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:107 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@107: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306cd0 Cycle:107 CMD: READ, SEQNUM: 854562837, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:107 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@107: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306d80 Cycle:107 CMD: READ, SEQNUM: 854562838, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:107 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@107: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306e30 Cycle:107 CMD: READ, SEQNUM: 854562839, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:108 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:108 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:108 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:108 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:108 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:108 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:108 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:108 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:108 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@108: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23079a0 Cycle:108 CMD: READ, SEQNUM: 854562844, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:108 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@108: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2307a50 Cycle:108 CMD: READ, SEQNUM: 854562845, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:108 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@108: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2307b00 Cycle:108 CMD: READ, SEQNUM: 854562846, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:108 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@108: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2307bb0 Cycle:108 CMD: READ, SEQNUM: 854562847, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:109 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:109 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:109 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:109 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:109 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:109 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:109 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:109 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:109 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:109 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@109: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308520 Cycle:109 CMD: READ, SEQNUM: 854562848, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:109 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@109: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23085d0 Cycle:109 CMD: READ, SEQNUM: 854562849, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:109 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@109: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308680 Cycle:109 CMD: READ, SEQNUM: 854562850, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:109 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@109: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308730 Cycle:109 CMD: READ, SEQNUM: 854562851, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:110 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:110 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:110 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:110 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:110 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:110 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:110 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:110 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:110 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:110 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:110 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:110 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:110 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@110: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300d70 Cycle:110 CMD: READ, SEQNUM: 854562852, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:110 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@110: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300e20 Cycle:110 CMD: READ, SEQNUM: 854562853, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:110 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@110: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300ed0 Cycle:110 CMD: READ, SEQNUM: 854562854, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:110 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@110: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308b40 Cycle:110 CMD: READ, SEQNUM: 854562855, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:111 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:111 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:111 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:111 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:111 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:111 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:111 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:111 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:111 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:111 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:111 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:111 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:111 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@111: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308ff0 Cycle:111 CMD: READ, SEQNUM: 854562856, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:111 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@111: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23090a0 Cycle:111 CMD: READ, SEQNUM: 854562857, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:111 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@111: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309150 Cycle:111 CMD: READ, SEQNUM: 854562858, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:111 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@111: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309200 Cycle:111 CMD: READ, SEQNUM: 854562859, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:112 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:112 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:112 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:112 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:112 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:112 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:112 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:112 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:112 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:112 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:112 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:112 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:112 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@112: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23098c0 Cycle:112 CMD: READ, SEQNUM: 854562860, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:112 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@112: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309970 Cycle:112 CMD: READ, SEQNUM: 854562861, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:112 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@112: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309a20 Cycle:112 CMD: READ, SEQNUM: 854562862, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:112 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@112: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309ad0 Cycle:112 CMD: READ, SEQNUM: 854562863, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:113 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:113 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:113 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:113 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:113 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:113 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:113 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:113 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:113 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:113 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:113 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:113 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:113 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@113: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23013f0 Cycle:113 CMD: READ, SEQNUM: 854562864, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:113 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@113: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23014a0 Cycle:113 CMD: READ, SEQNUM: 854562865, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:113 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@113: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301550 Cycle:113 CMD: READ, SEQNUM: 854562866, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:113 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@113: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2309f80 Cycle:113 CMD: READ, SEQNUM: 854562867, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:114 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:114 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:114 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:114 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:114 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:114 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:114 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:114 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:114 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:114 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:114 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:114 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:114 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@114: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229c3c0 Cycle:114 CMD: READ, SEQNUM: 854562868, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:114 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@114: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229c470 Cycle:114 CMD: READ, SEQNUM: 854562869, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:114 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@114: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x229c520 Cycle:114 CMD: READ, SEQNUM: 854562870, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:114 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@114: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230a430 Cycle:114 CMD: READ, SEQNUM: 854562871, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:115 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:115 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:115 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:115 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:115 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:115 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:115 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:115 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:115 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:115 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:115 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:115 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:115 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@115: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230a8e0 Cycle:115 CMD: READ, SEQNUM: 854562872, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:115 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@115: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230a990 Cycle:115 CMD: READ, SEQNUM: 854562873, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:115 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@115: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230aa40 Cycle:115 CMD: READ, SEQNUM: 854562874, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:115 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@115: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230aaf0 Cycle:115 CMD: READ, SEQNUM: 854562875, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:116 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:116 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:116 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:116 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:116 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:116 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:116 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:116 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:116 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:116 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:116 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:116 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:116 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@116: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304300 Cycle:116 CMD: READ, SEQNUM: 854562876, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:116 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@116: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23043b0 Cycle:116 CMD: READ, SEQNUM: 854562877, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:116 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@116: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2304460 Cycle:116 CMD: READ, SEQNUM: 854562878, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:116 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@116: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b1b0 Cycle:116 CMD: READ, SEQNUM: 854562879, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:117 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:117 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:117 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:117 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:117 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:117 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:117 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:117 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:117 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:117 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:117 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:117 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:117 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@117: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b660 Cycle:117 CMD: READ, SEQNUM: 854562880, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:117 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@117: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b710 Cycle:117 CMD: READ, SEQNUM: 854562881, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:117 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@117: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b7c0 Cycle:117 CMD: READ, SEQNUM: 854562882, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:117 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@117: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b870 Cycle:117 CMD: READ, SEQNUM: 854562883, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:118 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:118 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:118 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:118 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:118 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:118 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:118 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:118 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:118 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:118 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:118 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:118 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:118 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@118: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230bd20 Cycle:118 CMD: READ, SEQNUM: 854562884, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:118 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@118: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230bdd0 Cycle:118 CMD: READ, SEQNUM: 854562885, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:118 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@118: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230be80 Cycle:118 CMD: READ, SEQNUM: 854562886, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:118 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@118: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230bf30 Cycle:118 CMD: READ, SEQNUM: 854562887, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:119 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:119 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:119 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:119 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:119 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:119 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:119 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:119 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:119 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:119 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:119 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:119 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:119 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@119: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230c3e0 Cycle:119 CMD: READ, SEQNUM: 854562888, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:119 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@119: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230c490 Cycle:119 CMD: READ, SEQNUM: 854562889, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:119 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@119: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230c540 Cycle:119 CMD: READ, SEQNUM: 854562890, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:119 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@119: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230c5f0 Cycle:119 CMD: READ, SEQNUM: 854562891, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:120 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:120 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:120 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:120 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:120 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:120 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:120 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:120 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:120 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:120 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:120 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:120 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:120 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@120: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d120 Cycle:120 CMD: READ, SEQNUM: 854562896, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:120 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@120: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d1d0 Cycle:120 CMD: READ, SEQNUM: 854562897, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:120 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@120: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d2a0 Cycle:120 CMD: READ, SEQNUM: 854562898, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:120 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@120: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d370 Cycle:120 CMD: READ, SEQNUM: 854562899, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:121 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:121 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:121 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:121 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:121 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:121 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:121 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:121 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:121 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:121 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:121 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:121 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:121 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@121: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230caa0 Cycle:121 CMD: READ, SEQNUM: 854562892, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:121 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@121: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230cb50 Cycle:121 CMD: READ, SEQNUM: 854562893, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:121 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@121: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230cc00 Cycle:121 CMD: READ, SEQNUM: 854562894, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:121 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@121: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230ccb0 Cycle:121 CMD: READ, SEQNUM: 854562895, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:122 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:122 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:122 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:122 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:122 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:122 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:122 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:122 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:122 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@122: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306030 Cycle:122 CMD: READ, SEQNUM: 854562904, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:122 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@122: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300670 Cycle:122 CMD: READ, SEQNUM: 854562905, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:122 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@122: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2300720 Cycle:122 CMD: READ, SEQNUM: 854562906, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:122 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@122: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23050f0 Cycle:122 CMD: READ, SEQNUM: 854562907, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:123 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:123 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:123 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:123 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:123 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:123 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:123 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:123 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:123 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:123 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@123: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d7f0 Cycle:123 CMD: READ, SEQNUM: 854562900, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:123 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@123: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d8a0 Cycle:123 CMD: READ, SEQNUM: 854562901, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:123 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@123: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230d970 Cycle:123 CMD: READ, SEQNUM: 854562902, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:123 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@123: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230da40 Cycle:123 CMD: READ, SEQNUM: 854562903, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:124 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:124 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:124 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:124 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:124 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:124 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:124 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:124 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:124 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@124: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e540 Cycle:124 CMD: READ, SEQNUM: 854562908, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:124 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@124: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e5f0 Cycle:124 CMD: READ, SEQNUM: 854562909, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:124 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@124: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e6a0 Cycle:124 CMD: READ, SEQNUM: 854562910, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:124 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@124: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e750 Cycle:124 CMD: READ, SEQNUM: 854562911, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:125 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:125 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:125 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:125 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:125 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:125 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:125 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:125 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:125 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:125 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@125: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306cd0 Cycle:125 CMD: READ, SEQNUM: 854562912, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:125 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@125: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2306d80 Cycle:125 CMD: READ, SEQNUM: 854562913, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:125 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@125: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f0c0 Cycle:125 CMD: READ, SEQNUM: 854562914, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:125 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@125: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f170 Cycle:125 CMD: READ, SEQNUM: 854562915, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:126 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:126 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:126 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:126 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:126 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:126 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:126 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:126 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:126 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:126 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:126 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:126 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:126 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@126: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2307bb0 Cycle:126 CMD: READ, SEQNUM: 854562916, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:126 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@126: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f0ef0 Cycle:126 CMD: READ, SEQNUM: 854562917, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:126 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@126: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f220 Cycle:126 CMD: READ, SEQNUM: 854562918, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:126 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@126: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f2d0 Cycle:126 CMD: READ, SEQNUM: 854562919, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:127 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:127 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:127 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:127 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:127 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:127 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:127 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:127 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:127 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:127 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:127 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:127 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:127 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@127: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2114960 Cycle:127 CMD: READ, SEQNUM: 854562920, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:127 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@127: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1c90 Cycle:127 CMD: READ, SEQNUM: 854562921, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:127 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@127: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f720 Cycle:127 CMD: READ, SEQNUM: 854562922, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:127 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@127: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f920 Cycle:127 CMD: READ, SEQNUM: 854562923, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:128 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:128 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:128 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:128 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:128 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:128 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:128 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:128 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:128 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:128 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:128 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:128 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:128 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@128: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3860 Cycle:128 CMD: READ, SEQNUM: 854562924, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:128 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@128: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3930 Cycle:128 CMD: READ, SEQNUM: 854562925, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:128 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@128: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2271370 Cycle:128 CMD: READ, SEQNUM: 854562926, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:128 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@128: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23101d0 Cycle:128 CMD: READ, SEQNUM: 854562927, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:129 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:129 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:129 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:129 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:129 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:129 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:129 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:129 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:129 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:129 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:129 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:129 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:129 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@129: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2144750 Cycle:129 CMD: READ, SEQNUM: 854562928, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:129 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@129: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308100 Cycle:129 CMD: READ, SEQNUM: 854562929, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:129 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@129: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23081d0 Cycle:129 CMD: READ, SEQNUM: 854562930, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:129 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@129: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310690 Cycle:129 CMD: READ, SEQNUM: 854562931, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:130 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:130 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:130 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:130 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:130 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:130 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:130 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:130 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:130 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:130 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:130 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:130 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:130 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@130: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22a32f0 Cycle:130 CMD: READ, SEQNUM: 854562932, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:130 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@130: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310c90 Cycle:130 CMD: READ, SEQNUM: 854562933, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:130 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@130: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310d40 Cycle:130 CMD: READ, SEQNUM: 854562934, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:130 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@130: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310df0 Cycle:130 CMD: READ, SEQNUM: 854562935, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:131 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:131 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:131 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:131 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:131 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:131 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:131 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:131 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:131 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:131 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:131 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:131 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:131 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@131: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f5650 Cycle:131 CMD: READ, SEQNUM: 854562936, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:131 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@131: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f54c0 Cycle:131 CMD: READ, SEQNUM: 854562937, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:131 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@131: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310fc0 Cycle:131 CMD: READ, SEQNUM: 854562938, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:131 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@131: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311190 Cycle:131 CMD: READ, SEQNUM: 854562939, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:132 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:132 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:132 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:132 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:132 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:132 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:132 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:132 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:132 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:132 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:132 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:132 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:132 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@132: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b030 Cycle:132 CMD: READ, SEQNUM: 854562940, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:132 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@132: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230b0e0 Cycle:132 CMD: READ, SEQNUM: 854562941, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:132 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@132: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311a20 Cycle:132 CMD: READ, SEQNUM: 854562942, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:132 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@132: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311ad0 Cycle:132 CMD: READ, SEQNUM: 854562943, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:133 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:133 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:133 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:133 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:133 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:133 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:133 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:133 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:133 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:133 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:133 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:133 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:133 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@133: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227bf30 Cycle:133 CMD: READ, SEQNUM: 854562944, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:133 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@133: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x227c000 Cycle:133 CMD: READ, SEQNUM: 854562945, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:133 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@133: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f6e70 Cycle:133 CMD: READ, SEQNUM: 854562946, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:133 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@133: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311f10 Cycle:133 CMD: READ, SEQNUM: 854562947, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:134 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:134 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:134 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:134 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:134 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:134 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:134 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:134 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:134 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:134 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:134 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:134 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:134 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@134: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2285af0 Cycle:134 CMD: READ, SEQNUM: 854562948, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:134 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@134: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8500 Cycle:134 CMD: READ, SEQNUM: 854562949, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:134 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@134: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8370 Cycle:134 CMD: READ, SEQNUM: 854562950, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:134 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@134: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23125e0 Cycle:134 CMD: READ, SEQNUM: 854562951, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:135 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:135 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:135 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:135 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:135 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:135 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:135 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:135 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:135 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:135 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:135 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:135 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:135 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@135: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8f00 Cycle:135 CMD: READ, SEQNUM: 854562952, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:135 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@135: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f88d0 Cycle:135 CMD: READ, SEQNUM: 854562953, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:135 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@135: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f8d70 Cycle:135 CMD: READ, SEQNUM: 854562954, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:135 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@135: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2312ca0 Cycle:135 CMD: READ, SEQNUM: 854562955, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:136 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:136 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:136 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:136 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:136 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:136 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:136 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:136 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:136 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:136 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:136 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:136 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:136 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@136: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2302900 Cycle:136 CMD: READ, SEQNUM: 854562960, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:136 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@136: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228dc90 Cycle:136 CMD: READ, SEQNUM: 854562961, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:136 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@136: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fa520 Cycle:136 CMD: READ, SEQNUM: 854562962, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:136 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@136: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2313a70 Cycle:136 CMD: READ, SEQNUM: 854562963, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:137 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:137 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:137 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:137 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:137 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:137 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:137 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:137 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:137 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:137 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:137 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:137 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:137 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@137: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f9ba0 Cycle:137 CMD: READ, SEQNUM: 854562956, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:137 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@137: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22741a0 Cycle:137 CMD: READ, SEQNUM: 854562957, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:137 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@137: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22749e0 Cycle:137 CMD: READ, SEQNUM: 854562958, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:137 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@137: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23133e0 Cycle:137 CMD: READ, SEQNUM: 854562959, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:138 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:138 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:138 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:138 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:138 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:138 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:138 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:138 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:138 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@138: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305ed0 Cycle:138 CMD: READ, SEQNUM: 854562968, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:138 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@138: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2305f80 Cycle:138 CMD: READ, SEQNUM: 854562969, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:138 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@138: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314970 Cycle:138 CMD: READ, SEQNUM: 854562970, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:138 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@138: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314a20 Cycle:138 CMD: READ, SEQNUM: 854562971, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:139 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:139 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:139 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:139 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:139 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:139 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:139 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:139 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:139 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:139 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@139: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fbfe0 Cycle:139 CMD: READ, SEQNUM: 854562964, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:139 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@139: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fbe90 Cycle:139 CMD: READ, SEQNUM: 854562965, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:139 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@139: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283ad0 Cycle:139 CMD: READ, SEQNUM: 854562966, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:139 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@139: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314110 Cycle:139 CMD: READ, SEQNUM: 854562967, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:140 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:140 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:140 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:140 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:140 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:140 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:140 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:140 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:140 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@140: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fcdc0 Cycle:140 CMD: READ, SEQNUM: 854562972, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:140 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@140: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fce70 Cycle:140 CMD: READ, SEQNUM: 854562973, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:140 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@140: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fcf20 Cycle:140 CMD: READ, SEQNUM: 854562974, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:140 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@140: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314ed0 Cycle:140 CMD: READ, SEQNUM: 854562975, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:141 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:141 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:141 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:141 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:141 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:141 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:141 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:141 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:141 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:141 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@141: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fdbd0 Cycle:141 CMD: READ, SEQNUM: 854562976, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:141 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@141: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230ea90 Cycle:141 CMD: READ, SEQNUM: 854562977, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:141 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@141: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315a30 Cycle:141 CMD: READ, SEQNUM: 854562978, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:141 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@141: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315ae0 Cycle:141 CMD: READ, SEQNUM: 854562979, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:142 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:142 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:142 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:142 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:142 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:142 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:142 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:142 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:142 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:142 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:142 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:142 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:142 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@142: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23096a0 Cycle:142 CMD: READ, SEQNUM: 854562980, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:142 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@142: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e750 Cycle:142 CMD: READ, SEQNUM: 854562981, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:142 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@142: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228ba80 Cycle:142 CMD: READ, SEQNUM: 854562982, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:142 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@142: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fe920 Cycle:142 CMD: READ, SEQNUM: 854562983, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:143 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:143 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:143 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:143 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:143 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:143 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:143 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:143 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:143 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:143 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:143 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:143 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:143 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@143: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22ff6c0 Cycle:143 CMD: READ, SEQNUM: 854562984, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:143 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@143: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2289a20 Cycle:143 CMD: READ, SEQNUM: 854562985, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:143 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@143: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22897f0 Cycle:143 CMD: READ, SEQNUM: 854562986, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:143 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@143: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316550 Cycle:143 CMD: READ, SEQNUM: 854562987, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:144 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:144 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:144 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:144 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:144 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:144 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:144 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:144 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:144 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:144 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:144 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:144 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:144 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@144: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f0fa0 Cycle:144 CMD: READ, SEQNUM: 854562988, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:144 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@144: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316e80 Cycle:144 CMD: READ, SEQNUM: 854562989, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:144 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@144: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316f30 Cycle:144 CMD: READ, SEQNUM: 854562990, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:144 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@144: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230e050 Cycle:144 CMD: READ, SEQNUM: 854562991, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:145 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:145 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:145 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:145 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:145 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:145 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:145 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:145 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:145 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:145 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:145 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:145 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:145 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@145: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230f7d0 Cycle:145 CMD: READ, SEQNUM: 854562992, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:145 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@145: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1d40 Cycle:145 CMD: READ, SEQNUM: 854562993, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:145 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@145: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1e50 Cycle:145 CMD: READ, SEQNUM: 854562994, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:145 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@145: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230edc0 Cycle:145 CMD: READ, SEQNUM: 854562995, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:146 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:146 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:146 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:146 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:146 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:146 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:146 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:146 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:146 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:146 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:146 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:146 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:146 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@146: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa0c0 Cycle:146 CMD: READ, SEQNUM: 854562996, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:146 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@146: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22aa170 Cycle:146 CMD: READ, SEQNUM: 854562997, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:146 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@146: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2317890 Cycle:146 CMD: READ, SEQNUM: 854562998, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:146 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@146: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2317940 Cycle:146 CMD: READ, SEQNUM: 854562999, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:147 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:147 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:147 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:147 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:147 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:147 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:147 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:147 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:147 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:147 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:147 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:147 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:147 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@147: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f2c90 Cycle:147 CMD: READ, SEQNUM: 854563000, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:147 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@147: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2317c60 Cycle:147 CMD: READ, SEQNUM: 854563001, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:147 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@147: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2317d10 Cycle:147 CMD: READ, SEQNUM: 854563002, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:147 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@147: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2317dc0 Cycle:147 CMD: READ, SEQNUM: 854563003, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:148 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:148 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:148 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:148 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:148 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:148 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:148 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:148 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:148 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:148 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:148 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:148 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:148 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@148: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311880 Cycle:148 CMD: READ, SEQNUM: 854563004, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:148 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@148: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311930 Cycle:148 CMD: READ, SEQNUM: 854563005, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:148 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@148: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318610 Cycle:148 CMD: READ, SEQNUM: 854563006, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:148 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@148: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23186c0 Cycle:148 CMD: READ, SEQNUM: 854563007, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:149 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:149 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:149 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:149 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:149 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:149 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:149 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:149 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:149 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:149 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:149 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:149 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:149 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@149: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f5570 Cycle:149 CMD: READ, SEQNUM: 854563008, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:149 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@149: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311070 Cycle:149 CMD: READ, SEQNUM: 854563009, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:149 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@149: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318930 Cycle:149 CMD: READ, SEQNUM: 854563010, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:149 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@149: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318b60 Cycle:149 CMD: READ, SEQNUM: 854563011, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:150 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:150 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:150 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:150 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:150 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:150 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:150 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:150 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:150 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:150 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:150 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:150 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:150 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@150: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f6280 Cycle:150 CMD: READ, SEQNUM: 854563012, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:150 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@150: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x21144a0 Cycle:150 CMD: READ, SEQNUM: 854563013, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:150 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@150: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2277270 Cycle:150 CMD: READ, SEQNUM: 854563014, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:150 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@150: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319230 Cycle:150 CMD: READ, SEQNUM: 854563015, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:151 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:151 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:151 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:151 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:151 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:151 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:151 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:151 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:151 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:151 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:151 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:151 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:151 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@151: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2311dd0 Cycle:151 CMD: READ, SEQNUM: 854563016, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:151 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@151: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7000 Cycle:151 CMD: READ, SEQNUM: 854563017, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:151 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@151: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23196d0 Cycle:151 CMD: READ, SEQNUM: 854563018, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:151 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@151: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319860 Cycle:151 CMD: READ, SEQNUM: 854563019, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:152 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:152 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:152 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:152 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:152 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:152 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:152 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:152 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:152 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:152 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:152 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:152 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:152 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@152: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2312ba0 Cycle:152 CMD: READ, SEQNUM: 854563024, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:152 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@152: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2287980 Cycle:152 CMD: READ, SEQNUM: 854563025, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:152 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@152: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2287a60 Cycle:152 CMD: READ, SEQNUM: 854563026, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:152 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@152: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231a5e0 Cycle:152 CMD: READ, SEQNUM: 854563027, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:153 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:153 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:153 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:153 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:153 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:153 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:153 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:153 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:153 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:153 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:153 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:153 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:153 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@153: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23124d0 Cycle:153 CMD: READ, SEQNUM: 854563020, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:153 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@153: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319d00 Cycle:153 CMD: READ, SEQNUM: 854563021, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:153 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@153: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319db0 Cycle:153 CMD: READ, SEQNUM: 854563022, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:153 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@153: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319f50 Cycle:153 CMD: READ, SEQNUM: 854563023, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:154 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:154 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:154 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:154 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:154 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:154 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:154 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:154 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:154 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@154: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230cb50 Cycle:154 CMD: READ, SEQNUM: 854563032, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:154 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@154: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230cc00 Cycle:154 CMD: READ, SEQNUM: 854563033, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:154 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@154: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b430 Cycle:154 CMD: READ, SEQNUM: 854563034, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:154 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@154: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b4e0 Cycle:154 CMD: READ, SEQNUM: 854563035, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:155 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:155 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:155 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:155 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:155 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:155 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:155 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:155 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:155 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:155 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@155: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228dd40 Cycle:155 CMD: READ, SEQNUM: 854563028, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:155 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@155: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fa6b0 Cycle:155 CMD: READ, SEQNUM: 854563029, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:155 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@155: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231ab10 Cycle:155 CMD: READ, SEQNUM: 854563030, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:155 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@155: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231acd0 Cycle:155 CMD: READ, SEQNUM: 854563031, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:156 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:156 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:156 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:156 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:156 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:156 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:156 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:156 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:156 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@156: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fb1a0 Cycle:156 CMD: READ, SEQNUM: 854563036, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:156 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@156: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fb250 Cycle:156 CMD: READ, SEQNUM: 854563037, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:156 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@156: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fb3e0 Cycle:156 CMD: READ, SEQNUM: 854563038, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:156 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@156: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231bac0 Cycle:156 CMD: READ, SEQNUM: 854563039, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:157 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:157 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:157 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:157 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:157 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:157 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:157 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:157 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:157 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:157 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@157: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2283b80 Cycle:157 CMD: READ, SEQNUM: 854563040, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:157 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@157: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314010 Cycle:157 CMD: READ, SEQNUM: 854563041, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:157 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@157: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315400 Cycle:157 CMD: READ, SEQNUM: 854563042, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:157 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@157: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c600 Cycle:157 CMD: READ, SEQNUM: 854563043, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:158 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:158 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:158 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:158 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:158 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:158 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:158 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:158 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:158 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:158 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:158 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:158 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:158 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@158: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fcf20 Cycle:158 CMD: READ, SEQNUM: 854563044, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:158 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@158: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314d50 Cycle:158 CMD: READ, SEQNUM: 854563045, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:158 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@158: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314e00 Cycle:158 CMD: READ, SEQNUM: 854563046, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:158 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@158: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231ca30 Cycle:158 CMD: READ, SEQNUM: 854563047, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:159 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:159 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:159 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:159 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:159 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:159 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:159 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:159 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:159 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:159 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:159 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:159 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:159 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@159: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fdb20 Cycle:159 CMD: READ, SEQNUM: 854563048, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:159 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@159: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231ced0 Cycle:159 CMD: READ, SEQNUM: 854563049, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:159 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@159: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231cf80 Cycle:159 CMD: READ, SEQNUM: 854563050, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:159 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@159: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231d070 Cycle:159 CMD: READ, SEQNUM: 854563051, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:160 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:160 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:160 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:160 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:160 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:160 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:160 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:160 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:160 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:160 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:160 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:160 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:160 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@160: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x228b6e0 Cycle:160 CMD: READ, SEQNUM: 854563052, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:160 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@160: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fe7b0 Cycle:160 CMD: READ, SEQNUM: 854563053, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:160 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@160: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231d810 Cycle:160 CMD: READ, SEQNUM: 854563054, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:160 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@160: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231d9c0 Cycle:160 CMD: READ, SEQNUM: 854563055, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:161 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:161 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:161 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:161 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:161 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:161 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:161 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:161 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:161 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:161 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:161 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:161 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:161 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@161: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23163d0 Cycle:161 CMD: READ, SEQNUM: 854563056, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:161 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@161: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316480 Cycle:161 CMD: READ, SEQNUM: 854563057, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:161 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@161: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315610 Cycle:161 CMD: READ, SEQNUM: 854563058, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:161 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@161: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231de60 Cycle:161 CMD: READ, SEQNUM: 854563059, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:162 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:162 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:162 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:162 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:162 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:162 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:162 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:162 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:162 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:162 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:162 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:162 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:162 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@162: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f0930 Cycle:162 CMD: READ, SEQNUM: 854563060, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:162 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@162: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f09e0 Cycle:162 CMD: READ, SEQNUM: 854563061, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:162 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@162: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231e450 Cycle:162 CMD: READ, SEQNUM: 854563062, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:162 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@162: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231e500 Cycle:162 CMD: READ, SEQNUM: 854563063, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:163 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:163 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:163 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:163 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:163 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:163 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:163 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:163 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:163 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:163 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:163 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:163 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:163 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@163: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230eca0 Cycle:163 CMD: READ, SEQNUM: 854563064, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:163 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@163: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231e820 Cycle:163 CMD: READ, SEQNUM: 854563065, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:163 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@163: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231e8d0 Cycle:163 CMD: READ, SEQNUM: 854563066, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:163 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@163: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231ea20 Cycle:163 CMD: READ, SEQNUM: 854563067, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:164 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:164 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:164 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:164 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:164 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:164 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:164 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:164 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:164 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:164 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:164 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:164 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:164 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@164: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318470 Cycle:164 CMD: READ, SEQNUM: 854563068, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:164 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@164: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318520 Cycle:164 CMD: READ, SEQNUM: 854563069, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:164 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@164: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f250 Cycle:164 CMD: READ, SEQNUM: 854563070, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:164 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@164: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f300 Cycle:164 CMD: READ, SEQNUM: 854563071, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:165 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:165 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:165 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:165 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:165 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:165 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:165 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:165 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:165 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:165 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:165 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:165 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:165 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@165: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f7d0 Cycle:165 CMD: READ, SEQNUM: 854563072, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:165 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@165: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f880 Cycle:165 CMD: READ, SEQNUM: 854563073, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:165 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@165: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f930 Cycle:165 CMD: READ, SEQNUM: 854563074, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:165 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@165: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f9e0 Cycle:165 CMD: READ, SEQNUM: 854563075, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:166 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:166 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:166 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:166 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:166 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:166 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:166 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:166 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:166 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:166 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:166 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:166 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:166 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@166: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274f60 Cycle:166 CMD: READ, SEQNUM: 854563076, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:166 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@166: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f710 Cycle:166 CMD: READ, SEQNUM: 854563077, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:166 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@166: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274560 Cycle:166 CMD: READ, SEQNUM: 854563078, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:166 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@166: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231fec0 Cycle:166 CMD: READ, SEQNUM: 854563079, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:167 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:167 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:167 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:167 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:167 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:167 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:167 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:167 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:167 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:167 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:167 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:167 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:167 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@167: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320630 Cycle:167 CMD: READ, SEQNUM: 854563080, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:167 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@167: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23206e0 Cycle:167 CMD: READ, SEQNUM: 854563081, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:167 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@167: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320790 Cycle:167 CMD: READ, SEQNUM: 854563082, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:167 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@167: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320840 Cycle:167 CMD: READ, SEQNUM: 854563083, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:168 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:168 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:168 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:168 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:168 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:168 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:168 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:168 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:168 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:168 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:168 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:168 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:168 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@168: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23213a0 Cycle:168 CMD: READ, SEQNUM: 854563088, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:168 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@168: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321450 Cycle:168 CMD: READ, SEQNUM: 854563089, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:168 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@168: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321500 Cycle:168 CMD: READ, SEQNUM: 854563090, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:168 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@168: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23215b0 Cycle:168 CMD: READ, SEQNUM: 854563091, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:169 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:169 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:169 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:169 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:169 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:169 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:169 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:169 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:169 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:169 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:169 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:169 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:169 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@169: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320ce0 Cycle:169 CMD: READ, SEQNUM: 854563084, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:169 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@169: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320d90 Cycle:169 CMD: READ, SEQNUM: 854563085, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:169 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@169: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320e40 Cycle:169 CMD: READ, SEQNUM: 854563086, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:169 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@169: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320ef0 Cycle:169 CMD: READ, SEQNUM: 854563087, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:170 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:170 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:170 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:170 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:170 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:170 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:170 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:170 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:170 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@170: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314760 Cycle:170 CMD: READ, SEQNUM: 854563096, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:170 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@170: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2314810 Cycle:170 CMD: READ, SEQNUM: 854563097, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:170 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@170: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23148c0 Cycle:170 CMD: READ, SEQNUM: 854563098, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:170 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@170: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23223b0 Cycle:170 CMD: READ, SEQNUM: 854563099, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:171 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:171 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:171 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:171 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:171 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:171 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:171 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:171 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:171 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:171 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@171: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321ae0 Cycle:171 CMD: READ, SEQNUM: 854563092, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:171 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@171: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321b90 Cycle:171 CMD: READ, SEQNUM: 854563093, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:171 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@171: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321c40 Cycle:171 CMD: READ, SEQNUM: 854563094, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:171 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@171: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2321cf0 Cycle:171 CMD: READ, SEQNUM: 854563095, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:172 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:172 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:172 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:172 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:172 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:172 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:172 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:172 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:172 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@172: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23228a0 Cycle:172 CMD: READ, SEQNUM: 854563100, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:172 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@172: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322950 Cycle:172 CMD: READ, SEQNUM: 854563101, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:172 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@172: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322a00 Cycle:172 CMD: READ, SEQNUM: 854563102, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:172 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@172: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322ab0 Cycle:172 CMD: READ, SEQNUM: 854563103, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:173 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:173 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:173 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:173 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:173 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:173 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:173 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:173 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:173 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:173 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@173: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323420 Cycle:173 CMD: READ, SEQNUM: 854563104, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:173 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@173: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23234d0 Cycle:173 CMD: READ, SEQNUM: 854563105, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:173 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@173: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323580 Cycle:173 CMD: READ, SEQNUM: 854563106, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:173 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@173: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323630 Cycle:173 CMD: READ, SEQNUM: 854563107, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:174 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:174 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:174 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:174 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:174 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:174 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:174 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:174 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:174 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:174 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:174 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:174 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:174 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@174: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316a60 Cycle:174 CMD: READ, SEQNUM: 854563108, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:174 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@174: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316b10 Cycle:174 CMD: READ, SEQNUM: 854563109, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:174 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@174: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316bc0 Cycle:174 CMD: READ, SEQNUM: 854563110, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:174 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@174: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323a40 Cycle:174 CMD: READ, SEQNUM: 854563111, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:175 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:175 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:175 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:175 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:175 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:175 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:175 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:175 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:175 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:175 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:175 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:175 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:175 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@175: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323ee0 Cycle:175 CMD: READ, SEQNUM: 854563112, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:175 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@175: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323f90 Cycle:175 CMD: READ, SEQNUM: 854563113, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:175 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@175: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2324040 Cycle:175 CMD: READ, SEQNUM: 854563114, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:175 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@175: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23240f0 Cycle:175 CMD: READ, SEQNUM: 854563115, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:176 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:176 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:176 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:176 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:176 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:176 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:176 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:176 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:176 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:176 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:176 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:176 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:176 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@176: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23247b0 Cycle:176 CMD: READ, SEQNUM: 854563116, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:176 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@176: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2324860 Cycle:176 CMD: READ, SEQNUM: 854563117, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:176 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@176: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2324910 Cycle:176 CMD: READ, SEQNUM: 854563118, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:176 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@176: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23249c0 Cycle:176 CMD: READ, SEQNUM: 854563119, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:177 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:177 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:177 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:177 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:177 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:177 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:177 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:177 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:177 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:177 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:177 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:177 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:177 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@177: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c1e0 Cycle:177 CMD: READ, SEQNUM: 854563120, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:177 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@177: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c290 Cycle:177 CMD: READ, SEQNUM: 854563121, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:177 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@177: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c340 Cycle:177 CMD: READ, SEQNUM: 854563122, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:177 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@177: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2324e70 Cycle:177 CMD: READ, SEQNUM: 854563123, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:178 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:178 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:178 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:178 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:178 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:178 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:178 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:178 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:178 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:178 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:178 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:178 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:178 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@178: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7b40 Cycle:178 CMD: READ, SEQNUM: 854563124, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:178 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@178: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7bf0 Cycle:178 CMD: READ, SEQNUM: 854563125, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:178 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@178: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f7ca0 Cycle:178 CMD: READ, SEQNUM: 854563126, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:178 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@178: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325320 Cycle:178 CMD: READ, SEQNUM: 854563127, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:179 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:179 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:179 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:179 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:179 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:179 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:179 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:179 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:179 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:179 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:179 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:179 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:179 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@179: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23257d0 Cycle:179 CMD: READ, SEQNUM: 854563128, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:179 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@179: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325880 Cycle:179 CMD: READ, SEQNUM: 854563129, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:179 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@179: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325930 Cycle:179 CMD: READ, SEQNUM: 854563130, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:179 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@179: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23259e0 Cycle:179 CMD: READ, SEQNUM: 854563131, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:180 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:180 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:180 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:180 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:180 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:180 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:180 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:180 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:180 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:180 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:180 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:180 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:180 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@180: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f040 Cycle:180 CMD: READ, SEQNUM: 854563132, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:180 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@180: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f0f0 Cycle:180 CMD: READ, SEQNUM: 854563133, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:180 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@180: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231f1a0 Cycle:180 CMD: READ, SEQNUM: 854563134, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:180 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@180: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326120 Cycle:180 CMD: READ, SEQNUM: 854563135, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:181 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:181 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:181 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:181 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:181 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:181 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:181 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:181 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:181 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:181 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:181 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:181 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:181 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@181: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23265d0 Cycle:181 CMD: READ, SEQNUM: 854563136, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:181 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@181: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326680 Cycle:181 CMD: READ, SEQNUM: 854563137, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:181 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@181: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326730 Cycle:181 CMD: READ, SEQNUM: 854563138, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:181 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@181: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23267e0 Cycle:181 CMD: READ, SEQNUM: 854563139, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:182 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:182 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:182 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:182 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:182 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:182 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:182 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:182 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:182 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:182 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:182 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:182 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:182 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@182: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326c80 Cycle:182 CMD: READ, SEQNUM: 854563140, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:182 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@182: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326d30 Cycle:182 CMD: READ, SEQNUM: 854563141, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:182 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@182: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326de0 Cycle:182 CMD: READ, SEQNUM: 854563142, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:182 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@182: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326e90 Cycle:182 CMD: READ, SEQNUM: 854563143, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:183 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:183 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:183 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:183 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:183 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:183 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:183 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:183 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:183 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:183 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:183 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:183 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:183 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@183: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327340 Cycle:183 CMD: READ, SEQNUM: 854563144, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:183 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@183: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23273f0 Cycle:183 CMD: READ, SEQNUM: 854563145, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:183 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@183: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23274a0 Cycle:183 CMD: READ, SEQNUM: 854563146, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:183 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@183: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327550 Cycle:183 CMD: READ, SEQNUM: 854563147, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:184 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:184 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:184 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:184 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:184 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:184 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:184 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:184 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:184 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:184 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:184 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:184 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:184 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@184: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328070 Cycle:184 CMD: READ, SEQNUM: 854563152, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:184 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@184: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328120 Cycle:184 CMD: READ, SEQNUM: 854563153, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:184 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@184: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23281d0 Cycle:184 CMD: READ, SEQNUM: 854563154, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:184 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@184: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328280 Cycle:184 CMD: READ, SEQNUM: 854563155, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:185 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:185 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:185 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:185 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:185 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:185 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:185 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:185 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:185 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:185 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:185 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:185 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:185 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@185: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327a00 Cycle:185 CMD: READ, SEQNUM: 854563148, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:185 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@185: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327ab0 Cycle:185 CMD: READ, SEQNUM: 854563149, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:185 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@185: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327b60 Cycle:185 CMD: READ, SEQNUM: 854563150, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:185 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@185: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327c10 Cycle:185 CMD: READ, SEQNUM: 854563151, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:186 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:186 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:186 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:186 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:186 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:186 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:186 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:186 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:186 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@186: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320ef0 Cycle:186 CMD: READ, SEQNUM: 854563160, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:186 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@186: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b2d0 Cycle:186 CMD: READ, SEQNUM: 854563161, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:186 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@186: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b380 Cycle:186 CMD: READ, SEQNUM: 854563162, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:186 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@186: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f4620 Cycle:186 CMD: READ, SEQNUM: 854563163, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:187 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:187 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:187 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:187 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:187 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:187 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:187 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:187 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:187 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:187 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@187: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328770 Cycle:187 CMD: READ, SEQNUM: 854563156, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:187 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@187: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328820 Cycle:187 CMD: READ, SEQNUM: 854563157, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:187 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@187: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23288d0 Cycle:187 CMD: READ, SEQNUM: 854563158, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:187 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@187: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2328980 Cycle:187 CMD: READ, SEQNUM: 854563159, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:188 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:188 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:188 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:188 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:188 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:188 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:188 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:188 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:188 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@188: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23294f0 Cycle:188 CMD: READ, SEQNUM: 854563164, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:188 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@188: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23295a0 Cycle:188 CMD: READ, SEQNUM: 854563165, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:188 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@188: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329650 Cycle:188 CMD: READ, SEQNUM: 854563166, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:188 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@188: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329700 Cycle:188 CMD: READ, SEQNUM: 854563167, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:189 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:189 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:189 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:189 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:189 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:189 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:189 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:189 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:189 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:189 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@189: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232a060 Cycle:189 CMD: READ, SEQNUM: 854563168, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:189 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@189: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232a110 Cycle:189 CMD: READ, SEQNUM: 854563169, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:189 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@189: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232a1c0 Cycle:189 CMD: READ, SEQNUM: 854563170, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:189 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@189: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232a270 Cycle:189 CMD: READ, SEQNUM: 854563171, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:190 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:190 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:190 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:190 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:190 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:190 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:190 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:190 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:190 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:190 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:190 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:190 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:190 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@190: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322950 Cycle:190 CMD: READ, SEQNUM: 854563172, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:190 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@190: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322a00 Cycle:190 CMD: READ, SEQNUM: 854563173, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:190 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@190: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2322ab0 Cycle:190 CMD: READ, SEQNUM: 854563174, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:190 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@190: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232a690 Cycle:190 CMD: READ, SEQNUM: 854563175, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:191 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:191 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:191 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:191 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:191 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:191 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:191 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:191 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:191 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:191 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:191 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:191 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:191 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@191: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ab00 Cycle:191 CMD: READ, SEQNUM: 854563176, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:191 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@191: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232abb0 Cycle:191 CMD: READ, SEQNUM: 854563177, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:191 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@191: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ac60 Cycle:191 CMD: READ, SEQNUM: 854563178, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:191 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@191: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ad30 Cycle:191 CMD: READ, SEQNUM: 854563179, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:192 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:192 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:192 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:192 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:192 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:192 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:192 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:192 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:192 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:192 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:192 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:192 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:192 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@192: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232b3b0 Cycle:192 CMD: READ, SEQNUM: 854563180, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:192 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@192: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232b460 Cycle:192 CMD: READ, SEQNUM: 854563181, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:192 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@192: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232b510 Cycle:192 CMD: READ, SEQNUM: 854563182, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:192 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@192: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232b5e0 Cycle:192 CMD: READ, SEQNUM: 854563183, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:193 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:193 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:193 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:193 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:193 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:193 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:193 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:193 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:193 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:193 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:193 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:193 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:193 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@193: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323000 Cycle:193 CMD: READ, SEQNUM: 854563184, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:193 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@193: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23230b0 Cycle:193 CMD: READ, SEQNUM: 854563185, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:193 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@193: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323160 Cycle:193 CMD: READ, SEQNUM: 854563186, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:193 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@193: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ba50 Cycle:193 CMD: READ, SEQNUM: 854563187, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:194 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:194 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:194 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:194 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:194 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:194 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:194 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:194 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:194 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:194 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:194 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:194 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:194 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@194: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301600 Cycle:194 CMD: READ, SEQNUM: 854563188, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:194 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@194: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23016b0 Cycle:194 CMD: READ, SEQNUM: 854563189, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:194 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@194: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2301760 Cycle:194 CMD: READ, SEQNUM: 854563190, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:194 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@194: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232bf20 Cycle:194 CMD: READ, SEQNUM: 854563191, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:195 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:195 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:195 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:195 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:195 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:195 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:195 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:195 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:195 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:195 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:195 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:195 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:195 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@195: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232c390 Cycle:195 CMD: READ, SEQNUM: 854563192, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:195 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@195: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232c440 Cycle:195 CMD: READ, SEQNUM: 854563193, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:195 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@195: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232c4f0 Cycle:195 CMD: READ, SEQNUM: 854563194, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:195 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@195: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232c5a0 Cycle:195 CMD: READ, SEQNUM: 854563195, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:196 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:196 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:196 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:196 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:196 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:196 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:196 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:196 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:196 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:196 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:196 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:196 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:196 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@196: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325f10 Cycle:196 CMD: READ, SEQNUM: 854563196, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:196 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@196: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325fc0 Cycle:196 CMD: READ, SEQNUM: 854563197, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:196 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@196: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2326070 Cycle:196 CMD: READ, SEQNUM: 854563198, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:196 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@196: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232cc80 Cycle:196 CMD: READ, SEQNUM: 854563199, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:197 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:197 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:197 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:197 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:197 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:197 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:197 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:197 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:197 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:197 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:197 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:197 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:197 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@197: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d0f0 Cycle:197 CMD: READ, SEQNUM: 854563200, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:197 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@197: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d1a0 Cycle:197 CMD: READ, SEQNUM: 854563201, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:197 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@197: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d250 Cycle:197 CMD: READ, SEQNUM: 854563202, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:197 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@197: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d320 Cycle:197 CMD: READ, SEQNUM: 854563203, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:198 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:198 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:198 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:198 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:198 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:198 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:198 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:198 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:198 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:198 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:198 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:198 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:198 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@198: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d790 Cycle:198 CMD: READ, SEQNUM: 854563204, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:198 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@198: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d840 Cycle:198 CMD: READ, SEQNUM: 854563205, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:198 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@198: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d8f0 Cycle:198 CMD: READ, SEQNUM: 854563206, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:198 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@198: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232d9c0 Cycle:198 CMD: READ, SEQNUM: 854563207, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:199 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:199 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:199 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:199 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:199 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:199 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:199 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:199 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:199 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:199 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:199 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:199 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:199 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@199: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232de30 Cycle:199 CMD: READ, SEQNUM: 854563208, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:199 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@199: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232dee0 Cycle:199 CMD: READ, SEQNUM: 854563209, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:199 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@199: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232df90 Cycle:199 CMD: READ, SEQNUM: 854563210, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:199 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@199: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232e060 Cycle:199 CMD: READ, SEQNUM: 854563211, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:200 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:200 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:200 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:200 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:200 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:200 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:200 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:200 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:200 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:200 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:200 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:200 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:200 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@200: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232eb20 Cycle:200 CMD: READ, SEQNUM: 854563216, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:200 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@200: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ebd0 Cycle:200 CMD: READ, SEQNUM: 854563217, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:200 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@200: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ec80 Cycle:200 CMD: READ, SEQNUM: 854563218, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:200 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@200: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ed50 Cycle:200 CMD: READ, SEQNUM: 854563219, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:201 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:201 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:201 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:201 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:201 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:201 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:201 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:201 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:201 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:201 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:201 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:201 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:201 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@201: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232e4d0 Cycle:201 CMD: READ, SEQNUM: 854563212, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:201 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@201: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232e580 Cycle:201 CMD: READ, SEQNUM: 854563213, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:201 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@201: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232e650 Cycle:201 CMD: READ, SEQNUM: 854563214, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:201 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@201: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232e720 Cycle:201 CMD: READ, SEQNUM: 854563215, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:202 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:202 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:202 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:202 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:202 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:202 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:202 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:202 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:202 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@202: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327c10 Cycle:202 CMD: READ, SEQNUM: 854563224, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:202 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@202: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320d90 Cycle:202 CMD: READ, SEQNUM: 854563225, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:202 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@202: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2320e40 Cycle:202 CMD: READ, SEQNUM: 854563226, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:202 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@202: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232fa90 Cycle:202 CMD: READ, SEQNUM: 854563227, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:203 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:203 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:203 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:203 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:203 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:203 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:203 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:203 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:203 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:203 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@203: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f200 Cycle:203 CMD: READ, SEQNUM: 854563220, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:203 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@203: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f2b0 Cycle:203 CMD: READ, SEQNUM: 854563221, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:203 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@203: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f360 Cycle:203 CMD: READ, SEQNUM: 854563222, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:203 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@203: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f410 Cycle:203 CMD: READ, SEQNUM: 854563223, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:204 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:204 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:204 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:204 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:204 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:204 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:204 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:204 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:204 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@204: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b380 Cycle:204 CMD: READ, SEQNUM: 854563228, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:204 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@204: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232fec0 Cycle:204 CMD: READ, SEQNUM: 854563229, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:204 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@204: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232ff70 Cycle:204 CMD: READ, SEQNUM: 854563230, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:204 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@204: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330020 Cycle:204 CMD: READ, SEQNUM: 854563231, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:205 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:205 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:205 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:205 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:205 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:205 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:205 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:205 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:205 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:205 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@205: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329af0 Cycle:205 CMD: READ, SEQNUM: 854563232, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:205 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@205: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330740 Cycle:205 CMD: READ, SEQNUM: 854563233, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:205 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@205: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23307f0 Cycle:205 CMD: READ, SEQNUM: 854563234, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:205 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@205: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23308a0 Cycle:205 CMD: READ, SEQNUM: 854563235, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:206 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:206 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:206 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:206 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:206 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:206 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:206 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:206 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:206 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:206 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:206 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:206 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:206 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@206: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230fef0 Cycle:206 CMD: READ, SEQNUM: 854563236, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:206 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@206: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330cf0 Cycle:206 CMD: READ, SEQNUM: 854563237, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:206 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@206: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330da0 Cycle:206 CMD: READ, SEQNUM: 854563238, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:206 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@206: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330e50 Cycle:206 CMD: READ, SEQNUM: 854563239, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:207 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:207 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:207 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:207 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:207 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:207 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:207 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:207 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:207 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:207 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:207 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:207 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:207 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@207: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331240 Cycle:207 CMD: READ, SEQNUM: 854563240, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:207 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@207: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23312f0 Cycle:207 CMD: READ, SEQNUM: 854563241, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:207 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@207: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23313a0 Cycle:207 CMD: READ, SEQNUM: 854563242, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:207 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@207: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331450 Cycle:207 CMD: READ, SEQNUM: 854563243, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:208 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:208 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:208 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:208 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:208 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:208 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:208 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:208 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:208 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:208 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:208 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:208 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:208 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@208: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2274a90 Cycle:208 CMD: READ, SEQNUM: 854563244, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:208 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@208: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2313260 Cycle:208 CMD: READ, SEQNUM: 854563245, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:208 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@208: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2313310 Cycle:208 CMD: READ, SEQNUM: 854563246, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:208 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@208: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329000 Cycle:208 CMD: READ, SEQNUM: 854563247, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:209 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:209 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:209 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:209 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:209 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:209 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:209 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:209 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:209 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:209 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:209 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:209 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:209 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@209: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329c40 Cycle:209 CMD: READ, SEQNUM: 854563248, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:209 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@209: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329cf0 Cycle:209 CMD: READ, SEQNUM: 854563249, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:209 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@209: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329da0 Cycle:209 CMD: READ, SEQNUM: 854563250, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:209 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@209: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332260 Cycle:209 CMD: READ, SEQNUM: 854563251, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:210 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:210 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:210 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:210 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:210 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:210 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:210 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:210 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:210 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:210 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:210 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:210 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:210 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@210: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23083c0 Cycle:210 CMD: READ, SEQNUM: 854563252, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:210 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@210: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2308470 Cycle:210 CMD: READ, SEQNUM: 854563253, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:210 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@210: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332870 Cycle:210 CMD: READ, SEQNUM: 854563254, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:210 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@210: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332940 Cycle:210 CMD: READ, SEQNUM: 854563255, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:211 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:211 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:211 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:211 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:211 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:211 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:211 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:211 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:211 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:211 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:211 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:211 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:211 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@211: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332c50 Cycle:211 CMD: READ, SEQNUM: 854563256, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:211 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@211: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332d00 Cycle:211 CMD: READ, SEQNUM: 854563257, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:211 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@211: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332db0 Cycle:211 CMD: READ, SEQNUM: 854563258, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:211 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@211: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2332e60 Cycle:211 CMD: READ, SEQNUM: 854563259, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:212 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:212 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:212 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:212 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:212 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:212 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:212 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:212 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:212 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:212 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:212 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:212 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:212 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@212: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232cb00 Cycle:212 CMD: READ, SEQNUM: 854563260, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:212 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@212: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232cbb0 Cycle:212 CMD: READ, SEQNUM: 854563261, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:212 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@212: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333620 Cycle:212 CMD: READ, SEQNUM: 854563262, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:212 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@212: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23336d0 Cycle:212 CMD: READ, SEQNUM: 854563263, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:213 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:213 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:213 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:213 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:213 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:213 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:213 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:213 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:213 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:213 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:213 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:213 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:213 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@213: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333a10 Cycle:213 CMD: READ, SEQNUM: 854563264, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:213 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@213: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333ac0 Cycle:213 CMD: READ, SEQNUM: 854563265, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:213 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@213: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333b70 Cycle:213 CMD: READ, SEQNUM: 854563266, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:213 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@213: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333c20 Cycle:213 CMD: READ, SEQNUM: 854563267, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:214 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:214 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:214 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:214 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:214 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:214 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:214 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:214 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:214 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:214 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:214 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:214 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:214 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@214: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22fe860 Cycle:214 CMD: READ, SEQNUM: 854563268, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:214 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@214: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23340e0 Cycle:214 CMD: READ, SEQNUM: 854563269, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:214 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@214: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334190 Cycle:214 CMD: READ, SEQNUM: 854563270, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:214 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@214: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334280 Cycle:214 CMD: READ, SEQNUM: 854563271, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:215 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:215 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:215 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:215 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:215 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:215 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:215 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:215 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:215 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:215 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:215 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:215 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:215 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@215: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2325540 Cycle:215 CMD: READ, SEQNUM: 854563272, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:215 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@215: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23156c0 Cycle:215 CMD: READ, SEQNUM: 854563273, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:215 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@215: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315770 Cycle:215 CMD: READ, SEQNUM: 854563274, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:215 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@215: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334970 Cycle:215 CMD: READ, SEQNUM: 854563275, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:216 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:216 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:216 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:216 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:216 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:216 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:216 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:216 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:216 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:216 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:216 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:216 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:216 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@216: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23244a0 Cycle:216 CMD: READ, SEQNUM: 854563280, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:216 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@216: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335620 Cycle:216 CMD: READ, SEQNUM: 854563281, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:216 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@216: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23356d0 Cycle:216 CMD: READ, SEQNUM: 854563282, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:216 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@216: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335780 Cycle:216 CMD: READ, SEQNUM: 854563283, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:217 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:217 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:217 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:217 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:217 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:217 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:217 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:217 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:217 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:217 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:217 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:217 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:217 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@217: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f1080 Cycle:217 CMD: READ, SEQNUM: 854563276, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:217 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@217: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334e30 Cycle:217 CMD: READ, SEQNUM: 854563277, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:217 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@217: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334ee0 Cycle:217 CMD: READ, SEQNUM: 854563278, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:217 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@217: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335050 Cycle:217 CMD: READ, SEQNUM: 854563279, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:218 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:218 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:218 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:218 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:218 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:218 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:218 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:218 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:218 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@218: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327ab0 Cycle:218 CMD: READ, SEQNUM: 854563288, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:218 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@218: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2327b60 Cycle:218 CMD: READ, SEQNUM: 854563289, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:218 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@218: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336680 Cycle:218 CMD: READ, SEQNUM: 854563290, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:218 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@218: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336730 Cycle:218 CMD: READ, SEQNUM: 854563291, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:219 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:219 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:219 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:219 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:219 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:219 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:219 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:219 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:219 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:219 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@219: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335cf0 Cycle:219 CMD: READ, SEQNUM: 854563284, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:219 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@219: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335da0 Cycle:219 CMD: READ, SEQNUM: 854563285, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:219 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@219: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335e50 Cycle:219 CMD: READ, SEQNUM: 854563286, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:219 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@219: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335f00 Cycle:219 CMD: READ, SEQNUM: 854563287, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:220 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:220 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:220 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:220 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:220 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:220 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:220 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:220 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:220 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@220: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231fdb0 Cycle:220 CMD: READ, SEQNUM: 854563292, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:220 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@220: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2316d20 Cycle:220 CMD: READ, SEQNUM: 854563293, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:220 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@220: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336a90 Cycle:220 CMD: READ, SEQNUM: 854563294, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:220 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@220: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336bf0 Cycle:220 CMD: READ, SEQNUM: 854563295, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:221 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:221 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:221 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:221 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:221 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:221 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:221 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:221 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:221 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:221 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@221: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f410 Cycle:221 CMD: READ, SEQNUM: 854563296, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:221 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@221: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23189e0 Cycle:221 CMD: READ, SEQNUM: 854563297, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:221 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@221: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2318a90 Cycle:221 CMD: READ, SEQNUM: 854563298, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:221 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@221: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2337750 Cycle:221 CMD: READ, SEQNUM: 854563299, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:222 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:222 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:222 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:222 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:222 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:222 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:222 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:222 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:222 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:222 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:222 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:222 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:222 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@222: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232b030 Cycle:222 CMD: READ, SEQNUM: 854563300, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:222 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@222: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319000 Cycle:222 CMD: READ, SEQNUM: 854563301, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:222 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@222: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319130 Cycle:222 CMD: READ, SEQNUM: 854563302, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:222 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@222: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2337c60 Cycle:222 CMD: READ, SEQNUM: 854563303, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:223 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:223 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:223 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:223 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:223 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:223 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:223 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:223 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:223 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:223 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:223 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:223 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:223 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@223: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319780 Cycle:223 CMD: READ, SEQNUM: 854563304, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:223 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@223: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338120 Cycle:223 CMD: READ, SEQNUM: 854563305, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:223 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@223: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23381d0 Cycle:223 CMD: READ, SEQNUM: 854563306, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:223 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@223: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338280 Cycle:223 CMD: READ, SEQNUM: 854563307, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:224 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:224 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:224 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:224 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:224 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:224 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:224 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:224 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:224 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:224 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:224 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:224 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:224 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@224: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2319e60 Cycle:224 CMD: READ, SEQNUM: 854563308, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:224 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@224: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338a10 Cycle:224 CMD: READ, SEQNUM: 854563309, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:224 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@224: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338ac0 Cycle:224 CMD: READ, SEQNUM: 854563310, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:224 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@224: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338b70 Cycle:224 CMD: READ, SEQNUM: 854563311, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:225 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:225 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:225 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:225 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:225 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:225 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:225 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:225 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:225 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:225 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:225 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:225 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:225 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@225: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330320 Cycle:225 CMD: READ, SEQNUM: 854563312, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:225 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@225: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23303d0 Cycle:225 CMD: READ, SEQNUM: 854563313, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:225 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@225: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330480 Cycle:225 CMD: READ, SEQNUM: 854563314, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:225 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@225: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23390f0 Cycle:225 CMD: READ, SEQNUM: 854563315, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:226 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:226 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:226 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:226 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:226 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:226 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:226 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:226 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:226 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:226 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:226 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:226 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:226 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@226: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230ef40 Cycle:226 CMD: READ, SEQNUM: 854563316, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:226 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@226: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x230eff0 Cycle:226 CMD: READ, SEQNUM: 854563317, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:226 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@226: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2339680 Cycle:226 CMD: READ, SEQNUM: 854563318, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:226 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@226: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2339730 Cycle:226 CMD: READ, SEQNUM: 854563319, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:227 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:227 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:227 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:227 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:227 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:227 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:227 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:227 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:227 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:227 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:227 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:227 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:227 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@227: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231abf0 Cycle:227 CMD: READ, SEQNUM: 854563320, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:227 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@227: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2339980 Cycle:227 CMD: READ, SEQNUM: 854563321, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:227 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@227: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2339a30 Cycle:227 CMD: READ, SEQNUM: 854563322, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:227 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@227: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2339b80 Cycle:227 CMD: READ, SEQNUM: 854563323, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:228 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:228 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:228 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:228 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:228 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:228 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:228 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:228 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:228 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:228 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:228 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:228 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:228 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@228: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23334a0 Cycle:228 CMD: READ, SEQNUM: 854563324, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:228 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@228: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2333550 Cycle:228 CMD: READ, SEQNUM: 854563325, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:228 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@228: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233a380 Cycle:228 CMD: READ, SEQNUM: 854563326, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:228 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@228: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233a430 Cycle:228 CMD: READ, SEQNUM: 854563327, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:229 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:229 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:229 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:229 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:229 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:229 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:229 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:229 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:229 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:229 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:229 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:229 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:229 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@229: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233a9a0 Cycle:229 CMD: READ, SEQNUM: 854563328, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:229 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@229: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233aa50 Cycle:229 CMD: READ, SEQNUM: 854563329, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:229 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@229: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ab00 Cycle:229 CMD: READ, SEQNUM: 854563330, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:229 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@229: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233abb0 Cycle:229 CMD: READ, SEQNUM: 854563331, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:230 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:230 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:230 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:230 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:230 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:230 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:230 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:230 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:230 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:230 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:230 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:230 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:230 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@230: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b0a0 Cycle:230 CMD: READ, SEQNUM: 854563332, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:230 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@230: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331b30 Cycle:230 CMD: READ, SEQNUM: 854563333, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:230 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@230: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331be0 Cycle:230 CMD: READ, SEQNUM: 854563334, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:230 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@230: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b150 Cycle:230 CMD: READ, SEQNUM: 854563335, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:231 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:231 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:231 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:231 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:231 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:231 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:231 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:231 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:231 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:231 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:231 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:231 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:231 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@231: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b500 Cycle:231 CMD: READ, SEQNUM: 854563336, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:231 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@231: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b5b0 Cycle:231 CMD: READ, SEQNUM: 854563337, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:231 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@231: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b660 Cycle:231 CMD: READ, SEQNUM: 854563338, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:231 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@231: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233b710 Cycle:231 CMD: READ, SEQNUM: 854563339, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:232 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:232 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:232 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:232 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:232 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:232 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:232 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:232 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:232 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:232 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:232 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:232 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:232 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@232: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2334740 Cycle:232 CMD: READ, SEQNUM: 854563344, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:232 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@232: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23347f0 Cycle:232 CMD: READ, SEQNUM: 854563345, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:232 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@232: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23348a0 Cycle:232 CMD: READ, SEQNUM: 854563346, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:232 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@232: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233c450 Cycle:232 CMD: READ, SEQNUM: 854563347, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:233 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:233 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:233 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:233 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:233 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:233 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:233 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:233 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:233 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:233 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:233 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:233 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:233 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@233: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231d8c0 Cycle:233 CMD: READ, SEQNUM: 854563340, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:233 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@233: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233bbc0 Cycle:233 CMD: READ, SEQNUM: 854563341, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:233 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@233: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233bc70 Cycle:233 CMD: READ, SEQNUM: 854563342, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:233 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@233: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233bd60 Cycle:233 CMD: READ, SEQNUM: 854563343, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:234 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:234 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:234 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:234 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:234 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:234 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:234 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:234 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:234 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@234: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f930 Cycle:234 CMD: READ, SEQNUM: 854563352, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:234 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@234: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x232f9e0 Cycle:234 CMD: READ, SEQNUM: 854563353, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:234 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@234: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d2b0 Cycle:234 CMD: READ, SEQNUM: 854563354, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:234 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@234: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d360 Cycle:234 CMD: READ, SEQNUM: 854563355, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:235 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:235 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:235 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:235 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:235 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:235 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:235 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:235 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:235 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:235 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@235: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233c8f0 Cycle:235 CMD: READ, SEQNUM: 854563348, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:235 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@235: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233c9a0 Cycle:235 CMD: READ, SEQNUM: 854563349, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:235 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@235: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ca50 Cycle:235 CMD: READ, SEQNUM: 854563350, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:235 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@235: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233cb00 Cycle:235 CMD: READ, SEQNUM: 854563351, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:236 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:236 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:236 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:236 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:236 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:236 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:236 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:236 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:236 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@236: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x22f3a10 Cycle:236 CMD: READ, SEQNUM: 854563356, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:236 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@236: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2310040 Cycle:236 CMD: READ, SEQNUM: 854563357, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:236 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@236: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d740 Cycle:236 CMD: READ, SEQNUM: 854563358, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:236 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@236: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d8d0 Cycle:236 CMD: READ, SEQNUM: 854563359, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:237 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:237 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:237 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:237 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:237 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:237 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:237 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:237 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:237 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:237 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@237: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2335f00 Cycle:237 CMD: READ, SEQNUM: 854563360, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:237 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@237: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e410 Cycle:237 CMD: READ, SEQNUM: 854563361, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:237 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@237: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e4c0 Cycle:237 CMD: READ, SEQNUM: 854563362, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:237 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@237: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e570 Cycle:237 CMD: READ, SEQNUM: 854563363, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:238 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:238 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:238 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:238 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:238 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:238 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:238 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:238 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:238 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:238 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:238 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:238 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:238 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@238: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331840 Cycle:238 CMD: READ, SEQNUM: 854563364, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:238 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@238: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e8d0 Cycle:238 CMD: READ, SEQNUM: 854563365, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:238 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@238: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e980 Cycle:238 CMD: READ, SEQNUM: 854563366, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:238 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@238: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ea30 Cycle:238 CMD: READ, SEQNUM: 854563367, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:239 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:239 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:239 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:239 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:239 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:239 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:239 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:239 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:239 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:239 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:239 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:239 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:239 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@239: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ed50 Cycle:239 CMD: READ, SEQNUM: 854563368, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:239 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@239: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ee00 Cycle:239 CMD: READ, SEQNUM: 854563369, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:239 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@239: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233eeb0 Cycle:239 CMD: READ, SEQNUM: 854563370, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:239 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@239: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ef60 Cycle:239 CMD: READ, SEQNUM: 854563371, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:240 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:240 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:240 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:240 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:240 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:240 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:240 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:240 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:240 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:240 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:240 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:240 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:240 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@240: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233f660 Cycle:240 CMD: READ, SEQNUM: 854563372, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:240 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@240: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233f710 Cycle:240 CMD: READ, SEQNUM: 854563373, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:240 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@240: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233f7c0 Cycle:240 CMD: READ, SEQNUM: 854563374, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:240 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@240: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233f870 Cycle:240 CMD: READ, SEQNUM: 854563375, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:241 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:241 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:241 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:241 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:241 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:241 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:241 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:241 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:241 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:241 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:241 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:241 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:241 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@241: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2337330 Cycle:241 CMD: READ, SEQNUM: 854563376, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:241 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@241: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23373e0 Cycle:241 CMD: READ, SEQNUM: 854563377, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:241 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@241: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2337490 Cycle:241 CMD: READ, SEQNUM: 854563378, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:241 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@241: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233fcf0 Cycle:241 CMD: READ, SEQNUM: 854563379, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:242 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:242 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:242 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:242 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:242 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:242 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:242 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:242 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:242 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:242 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:242 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:242 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:242 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@242: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315890 Cycle:242 CMD: READ, SEQNUM: 854563380, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:242 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@242: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2315940 Cycle:242 CMD: READ, SEQNUM: 854563381, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:242 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@242: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2340280 Cycle:242 CMD: READ, SEQNUM: 854563382, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:242 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@242: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2340330 Cycle:242 CMD: READ, SEQNUM: 854563383, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:243 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:243 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:243 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:243 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:243 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:243 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:243 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:243 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:243 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:243 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:243 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:243 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:243 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@243: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331900 Cycle:243 CMD: READ, SEQNUM: 854563384, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:243 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@243: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23406f0 Cycle:243 CMD: READ, SEQNUM: 854563385, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:243 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@243: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23407a0 Cycle:243 CMD: READ, SEQNUM: 854563386, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:243 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@243: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2340880 Cycle:243 CMD: READ, SEQNUM: 854563387, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:244 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:244 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:244 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:244 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:244 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:244 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:244 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:244 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:244 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:244 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:244 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:244 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:244 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@244: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233a1e0 Cycle:244 CMD: READ, SEQNUM: 854563388, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:244 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@244: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233a290 Cycle:244 CMD: READ, SEQNUM: 854563389, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:244 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@244: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23410b0 Cycle:244 CMD: READ, SEQNUM: 854563390, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:244 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@244: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341160 Cycle:244 CMD: READ, SEQNUM: 854563391, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:245 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:245 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:245 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:245 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:245 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:245 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:245 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:245 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:245 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:245 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:245 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:245 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:245 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@245: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341640 Cycle:245 CMD: READ, SEQNUM: 854563392, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:245 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@245: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23416f0 Cycle:245 CMD: READ, SEQNUM: 854563393, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:245 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@245: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23417a0 Cycle:245 CMD: READ, SEQNUM: 854563394, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:245 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@245: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341850 Cycle:245 CMD: READ, SEQNUM: 854563395, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:246 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:246 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:246 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:246 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:246 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:246 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:246 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:246 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:246 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:246 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:246 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:246 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:246 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@246: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341d50 Cycle:246 CMD: READ, SEQNUM: 854563396, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:246 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@246: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341e00 Cycle:246 CMD: READ, SEQNUM: 854563397, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:246 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@246: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341eb0 Cycle:246 CMD: READ, SEQNUM: 854563398, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:246 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@246: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341f60 Cycle:246 CMD: READ, SEQNUM: 854563399, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:247 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:247 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:247 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:247 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:247 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:247 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:247 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:247 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:247 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:247 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:247 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:247 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:247 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@247: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342400 Cycle:247 CMD: READ, SEQNUM: 854563400, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:247 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@247: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23424b0 Cycle:247 CMD: READ, SEQNUM: 854563401, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:247 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@247: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342560 Cycle:247 CMD: READ, SEQNUM: 854563402, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:247 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@247: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342610 Cycle:247 CMD: READ, SEQNUM: 854563403, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:248 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:248 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:248 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:248 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:248 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:248 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:248 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:248 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:248 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:248 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:248 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:248 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:248 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@248: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343280 Cycle:248 CMD: READ, SEQNUM: 854563408, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:248 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@248: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343330 Cycle:248 CMD: READ, SEQNUM: 854563409, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:248 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@248: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23433e0 Cycle:248 CMD: READ, SEQNUM: 854563410, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:248 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@248: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343490 Cycle:248 CMD: READ, SEQNUM: 854563411, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:249 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:249 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:249 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:249 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:249 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:249 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:249 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:249 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:249 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:249 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:249 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:249 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:249 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@249: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342b20 Cycle:249 CMD: READ, SEQNUM: 854563404, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:249 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@249: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342bd0 Cycle:249 CMD: READ, SEQNUM: 854563405, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:249 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@249: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342c80 Cycle:249 CMD: READ, SEQNUM: 854563406, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:249 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@249: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342d30 Cycle:249 CMD: READ, SEQNUM: 854563407, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:250 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:250 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:250 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:250 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:250 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:250 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:250 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:250 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:250 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@250: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23441f0 Cycle:250 CMD: READ, SEQNUM: 854563416, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:250 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@250: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23442a0 Cycle:250 CMD: READ, SEQNUM: 854563417, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:250 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@250: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233ae90 Cycle:250 CMD: READ, SEQNUM: 854563418, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:250 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@250: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233af40 Cycle:250 CMD: READ, SEQNUM: 854563419, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:251 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:251 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:251 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:251 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:251 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:251 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:251 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:251 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:251 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:251 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@251: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343970 Cycle:251 CMD: READ, SEQNUM: 854563412, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:251 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@251: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343a20 Cycle:251 CMD: READ, SEQNUM: 854563413, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:251 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@251: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343ad0 Cycle:251 CMD: READ, SEQNUM: 854563414, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:251 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@251: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343b80 Cycle:251 CMD: READ, SEQNUM: 854563415, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:252 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:252 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:252 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:252 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:252 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:252 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:252 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:252 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:252 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@252: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344720 Cycle:252 CMD: READ, SEQNUM: 854563420, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:252 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@252: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23447d0 Cycle:252 CMD: READ, SEQNUM: 854563421, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:252 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@252: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344880 Cycle:252 CMD: READ, SEQNUM: 854563422, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:252 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@252: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344930 Cycle:252 CMD: READ, SEQNUM: 854563423, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:253 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:253 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:253 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:253 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:253 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:253 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:253 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:253 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:253 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:253 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@253: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23452a0 Cycle:253 CMD: READ, SEQNUM: 854563424, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:253 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@253: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345350 Cycle:253 CMD: READ, SEQNUM: 854563425, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:253 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@253: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345400 Cycle:253 CMD: READ, SEQNUM: 854563426, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:253 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@253: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23454b0 Cycle:253 CMD: READ, SEQNUM: 854563427, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:254 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:254 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:254 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:254 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:254 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:254 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:254 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:254 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:254 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:254 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:254 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:254 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:254 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@254: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338770 Cycle:254 CMD: READ, SEQNUM: 854563428, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:254 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@254: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2338820 Cycle:254 CMD: READ, SEQNUM: 854563429, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:254 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@254: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23388d0 Cycle:254 CMD: READ, SEQNUM: 854563430, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:254 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@254: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23458a0 Cycle:254 CMD: READ, SEQNUM: 854563431, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:255 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:255 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:255 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:255 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:255 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:255 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:255 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:255 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:255 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:255 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:255 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:255 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:255 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@255: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345d50 Cycle:255 CMD: READ, SEQNUM: 854563432, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:255 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@255: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345e00 Cycle:255 CMD: READ, SEQNUM: 854563433, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:255 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@255: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345eb0 Cycle:255 CMD: READ, SEQNUM: 854563434, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:255 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@255: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345f60 Cycle:255 CMD: READ, SEQNUM: 854563435, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:256 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:256 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:256 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:256 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:256 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:256 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:256 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:256 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:256 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:256 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:256 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:256 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:256 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@256: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2346660 Cycle:256 CMD: READ, SEQNUM: 854563436, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:256 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@256: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2346710 Cycle:256 CMD: READ, SEQNUM: 854563437, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:256 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@256: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23467c0 Cycle:256 CMD: READ, SEQNUM: 854563438, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:256 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@256: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2346870 Cycle:256 CMD: READ, SEQNUM: 854563439, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:257 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:257 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:257 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:257 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:257 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:257 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:257 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:257 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:257 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:257 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:257 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:257 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:257 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@257: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233dff0 Cycle:257 CMD: READ, SEQNUM: 854563440, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:257 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@257: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e0a0 Cycle:257 CMD: READ, SEQNUM: 854563441, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:257 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@257: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e150 Cycle:257 CMD: READ, SEQNUM: 854563442, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:257 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@257: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2346d20 Cycle:257 CMD: READ, SEQNUM: 854563443, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:258 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:258 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:258 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:258 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:258 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:258 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:258 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:258 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:258 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:258 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:258 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:258 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:258 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@258: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c3f0 Cycle:258 CMD: READ, SEQNUM: 854563444, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:258 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@258: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c4a0 Cycle:258 CMD: READ, SEQNUM: 854563445, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:258 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@258: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231c550 Cycle:258 CMD: READ, SEQNUM: 854563446, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:258 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@258: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347250 Cycle:258 CMD: READ, SEQNUM: 854563447, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:259 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:259 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:259 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:259 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:259 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:259 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:259 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:259 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:259 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:259 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:259 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:259 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:259 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@259: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347800 Cycle:259 CMD: READ, SEQNUM: 854563448, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:259 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@259: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23478b0 Cycle:259 CMD: READ, SEQNUM: 854563449, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:259 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@259: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347960 Cycle:259 CMD: READ, SEQNUM: 854563450, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:259 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@259: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347a10 Cycle:259 CMD: READ, SEQNUM: 854563451, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:260 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:260 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:260 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:260 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:260 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:260 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:260 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:260 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:260 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:260 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:260 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:260 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:260 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@260: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2340ea0 Cycle:260 CMD: READ, SEQNUM: 854563452, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:260 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@260: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2340f50 Cycle:260 CMD: READ, SEQNUM: 854563453, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:260 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@260: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2341000 Cycle:260 CMD: READ, SEQNUM: 854563454, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:260 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@260: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23480c0 Cycle:260 CMD: READ, SEQNUM: 854563455, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:261 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:261 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:261 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:261 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:261 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:261 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:261 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:261 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:261 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:261 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:261 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:261 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:261 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@261: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348570 Cycle:261 CMD: READ, SEQNUM: 854563456, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:261 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@261: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348620 Cycle:261 CMD: READ, SEQNUM: 854563457, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:261 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@261: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23486d0 Cycle:261 CMD: READ, SEQNUM: 854563458, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:261 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@261: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348780 Cycle:261 CMD: READ, SEQNUM: 854563459, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:262 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:262 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:262 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:262 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:262 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:262 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:262 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:262 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:262 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:262 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:262 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:262 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:262 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@262: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348c20 Cycle:262 CMD: READ, SEQNUM: 854563460, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:262 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@262: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348cd0 Cycle:262 CMD: READ, SEQNUM: 854563461, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:262 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@262: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348d80 Cycle:262 CMD: READ, SEQNUM: 854563462, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:262 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@262: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2348e30 Cycle:262 CMD: READ, SEQNUM: 854563463, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:263 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:263 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:263 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:263 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:263 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:263 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:263 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:263 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:263 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:263 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:263 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:263 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:263 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@263: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23492e0 Cycle:263 CMD: READ, SEQNUM: 854563464, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:263 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@263: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349390 Cycle:263 CMD: READ, SEQNUM: 854563465, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:263 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@263: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349440 Cycle:263 CMD: READ, SEQNUM: 854563466, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:263 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@263: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23494f0 Cycle:263 CMD: READ, SEQNUM: 854563467, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:264 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:264 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:264 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:264 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:264 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:264 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:264 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:264 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:264 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:264 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:264 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:264 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:264 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@264: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a020 Cycle:264 CMD: READ, SEQNUM: 854563472, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:264 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@264: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a2e0 Cycle:264 CMD: READ, SEQNUM: 854563473, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:264 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@264: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a5a0 Cycle:264 CMD: READ, SEQNUM: 854563474, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:264 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@264: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a860 Cycle:264 CMD: READ, SEQNUM: 854563475, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:265 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:265 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:265 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:265 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:265 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:265 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:265 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:265 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:265 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:265 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:265 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:265 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:265 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@265: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23499a0 Cycle:265 CMD: READ, SEQNUM: 854563468, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:265 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@265: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349a50 Cycle:265 CMD: READ, SEQNUM: 854563469, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:265 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@265: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349b00 Cycle:265 CMD: READ, SEQNUM: 854563470, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:265 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@265: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349bb0 Cycle:265 CMD: READ, SEQNUM: 854563471, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:266 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:266 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:266 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:266 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:266 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:266 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:266 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:266 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:266 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@266: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342d30 Cycle:266 CMD: READ, SEQNUM: 854563480, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:266 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@266: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d150 Cycle:266 CMD: READ, SEQNUM: 854563481, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:266 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@266: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233d200 Cycle:266 CMD: READ, SEQNUM: 854563482, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:266 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@266: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234be20 Cycle:266 CMD: READ, SEQNUM: 854563483, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:267 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:267 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:267 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:267 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:267 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:267 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:267 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:267 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:267 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:267 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@267: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x21950a0 Cycle:267 CMD: READ, SEQNUM: 854563476, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:267 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@267: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343490 Cycle:267 CMD: READ, SEQNUM: 854563477, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:267 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@267: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2195150 Cycle:267 CMD: READ, SEQNUM: 854563478, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:267 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@267: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2195200 Cycle:267 CMD: READ, SEQNUM: 854563479, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:268 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:268 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:268 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:268 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:268 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:268 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:268 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:268 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:268 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@268: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233af40 Cycle:268 CMD: READ, SEQNUM: 854563484, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:268 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@268: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219af30 Cycle:268 CMD: READ, SEQNUM: 854563485, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:268 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@268: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219b000 Cycle:268 CMD: READ, SEQNUM: 854563486, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:268 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@268: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x21966b0 Cycle:268 CMD: READ, SEQNUM: 854563487, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:269 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:269 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:269 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:269 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:269 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:269 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:269 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:269 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:269 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:269 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@269: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343970 Cycle:269 CMD: READ, SEQNUM: 854563488, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:269 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@269: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343a20 Cycle:269 CMD: READ, SEQNUM: 854563489, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:269 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@269: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2343af0 Cycle:269 CMD: READ, SEQNUM: 854563490, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:269 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@269: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c290 Cycle:269 CMD: READ, SEQNUM: 854563491, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:270 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:270 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:270 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:270 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:270 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:270 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:270 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:270 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:270 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:270 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:270 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:270 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:270 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@270: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23447d0 Cycle:270 CMD: READ, SEQNUM: 854563492, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:270 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@270: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344880 Cycle:270 CMD: READ, SEQNUM: 854563493, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:270 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@270: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344930 Cycle:270 CMD: READ, SEQNUM: 854563494, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:270 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@270: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c630 Cycle:270 CMD: READ, SEQNUM: 854563495, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:271 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:271 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:271 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:271 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:271 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:271 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:271 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:271 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:271 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:271 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:271 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:271 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:271 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@271: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234caa0 Cycle:271 CMD: READ, SEQNUM: 854563496, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:271 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@271: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234cb50 Cycle:271 CMD: READ, SEQNUM: 854563497, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:271 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@271: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234cc00 Cycle:271 CMD: READ, SEQNUM: 854563498, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:271 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@271: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ccd0 Cycle:271 CMD: READ, SEQNUM: 854563499, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:272 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:272 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:272 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:272 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:272 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:272 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:272 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:272 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:272 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:272 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:272 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:272 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:272 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@272: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d560 Cycle:272 CMD: READ, SEQNUM: 854563500, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:272 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@272: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d610 Cycle:272 CMD: READ, SEQNUM: 854563501, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:272 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@272: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d6e0 Cycle:272 CMD: READ, SEQNUM: 854563502, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:272 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@272: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336470 Cycle:272 CMD: READ, SEQNUM: 854563503, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:273 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:273 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:273 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:273 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:273 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:273 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:273 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:273 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:273 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:273 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:273 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:273 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:273 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@273: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344e80 Cycle:273 CMD: READ, SEQNUM: 854563504, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:273 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@273: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344f30 Cycle:273 CMD: READ, SEQNUM: 854563505, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:273 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@273: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2344fe0 Cycle:273 CMD: READ, SEQNUM: 854563506, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:273 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@273: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d9d0 Cycle:273 CMD: READ, SEQNUM: 854563507, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:274 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:274 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:274 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:274 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:274 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:274 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:274 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:274 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:274 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:274 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:274 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:274 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:274 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@274: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2323210 Cycle:274 CMD: READ, SEQNUM: 854563508, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:274 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@274: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23232c0 Cycle:274 CMD: READ, SEQNUM: 854563509, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:274 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@274: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234de70 Cycle:274 CMD: READ, SEQNUM: 854563510, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:274 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@274: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234df20 Cycle:274 CMD: READ, SEQNUM: 854563511, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:275 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:275 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:275 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:275 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:275 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:275 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:275 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:275 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:275 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:275 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:275 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:275 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:275 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@275: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234e300 Cycle:275 CMD: READ, SEQNUM: 854563512, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:275 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@275: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234e3b0 Cycle:275 CMD: READ, SEQNUM: 854563513, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:275 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@275: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234e460 Cycle:275 CMD: READ, SEQNUM: 854563514, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:275 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@275: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234e510 Cycle:275 CMD: READ, SEQNUM: 854563515, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:276 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:276 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:276 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:276 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:276 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:276 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:276 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:276 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:276 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:276 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:276 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:276 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:276 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@276: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347eb0 Cycle:276 CMD: READ, SEQNUM: 854563516, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:276 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@276: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2347f60 Cycle:276 CMD: READ, SEQNUM: 854563517, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:276 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@276: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ebd0 Cycle:276 CMD: READ, SEQNUM: 854563518, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:276 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@276: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ec80 Cycle:276 CMD: READ, SEQNUM: 854563519, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:277 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:277 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:277 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:277 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:277 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:277 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:277 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:277 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:277 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:277 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:277 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:277 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:277 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@277: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f060 Cycle:277 CMD: READ, SEQNUM: 854563520, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:277 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@277: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f110 Cycle:277 CMD: READ, SEQNUM: 854563521, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:277 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@277: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f1c0 Cycle:277 CMD: READ, SEQNUM: 854563522, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:277 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@277: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f290 Cycle:277 CMD: READ, SEQNUM: 854563523, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:278 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:278 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:278 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:278 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:278 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:278 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:278 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:278 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:278 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:278 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:278 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:278 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:278 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@278: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f700 Cycle:278 CMD: READ, SEQNUM: 854563524, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:278 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@278: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f7b0 Cycle:278 CMD: READ, SEQNUM: 854563525, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:278 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@278: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f860 Cycle:278 CMD: READ, SEQNUM: 854563526, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:278 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@278: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234f930 Cycle:278 CMD: READ, SEQNUM: 854563527, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:279 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:279 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:279 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:279 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:279 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:279 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:279 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:279 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:279 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:279 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:279 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:279 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:279 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@279: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234fda0 Cycle:279 CMD: READ, SEQNUM: 854563528, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:279 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@279: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234fe50 Cycle:279 CMD: READ, SEQNUM: 854563529, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:279 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@279: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ff20 Cycle:279 CMD: READ, SEQNUM: 854563530, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:279 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@279: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234fff0 Cycle:279 CMD: READ, SEQNUM: 854563531, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:280 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:280 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:280 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:280 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:280 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:280 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:280 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:280 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:280 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:280 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:280 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:280 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:280 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@280: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350a80 Cycle:280 CMD: READ, SEQNUM: 854563536, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:280 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@280: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350b30 Cycle:280 CMD: READ, SEQNUM: 854563537, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:280 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@280: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350c00 Cycle:280 CMD: READ, SEQNUM: 854563538, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:280 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@280: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350cd0 Cycle:280 CMD: READ, SEQNUM: 854563539, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:281 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:281 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:281 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:281 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:281 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:281 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:281 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:281 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:281 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:281 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:281 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:281 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:281 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@281: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350430 Cycle:281 CMD: READ, SEQNUM: 854563532, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:281 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@281: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23504e0 Cycle:281 CMD: READ, SEQNUM: 854563533, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:281 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@281: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23505b0 Cycle:281 CMD: READ, SEQNUM: 854563534, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:281 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@281: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350680 Cycle:281 CMD: READ, SEQNUM: 854563535, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:282 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:282 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:282 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:282 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:282 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:282 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:282 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:282 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:282 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@282: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349bb0 Cycle:282 CMD: READ, SEQNUM: 854563544, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:282 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@282: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342bd0 Cycle:282 CMD: READ, SEQNUM: 854563545, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:282 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@282: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2342c80 Cycle:282 CMD: READ, SEQNUM: 854563546, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:282 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@282: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351540 Cycle:282 CMD: READ, SEQNUM: 854563547, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:283 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:283 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:283 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:283 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:283 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:283 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:283 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:283 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:283 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:283 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@283: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23431c0 Cycle:283 CMD: READ, SEQNUM: 854563540, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:283 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@283: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350f20 Cycle:283 CMD: READ, SEQNUM: 854563541, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:283 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@283: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2350fd0 Cycle:283 CMD: READ, SEQNUM: 854563542, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:283 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@283: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351080 Cycle:283 CMD: READ, SEQNUM: 854563543, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:284 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:284 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:284 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:284 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:284 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:284 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:284 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:284 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:284 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@284: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351860 Cycle:284 CMD: READ, SEQNUM: 854563548, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:284 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@284: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351910 Cycle:284 CMD: READ, SEQNUM: 854563549, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:284 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@284: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23519c0 Cycle:284 CMD: READ, SEQNUM: 854563550, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:284 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@284: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351a70 Cycle:284 CMD: READ, SEQNUM: 854563551, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:285 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:285 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:285 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:285 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:285 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:285 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:285 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:285 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:285 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:285 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@285: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2194100 Cycle:285 CMD: READ, SEQNUM: 854563552, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:285 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@285: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352490 Cycle:285 CMD: READ, SEQNUM: 854563553, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:285 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@285: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352540 Cycle:285 CMD: READ, SEQNUM: 854563554, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:285 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@285: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23525f0 Cycle:285 CMD: READ, SEQNUM: 854563555, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:286 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:286 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:286 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:286 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:286 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:286 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:286 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:286 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:286 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:286 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:286 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:286 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:286 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@286: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23462e0 Cycle:286 CMD: READ, SEQNUM: 854563556, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:286 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@286: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352a50 Cycle:286 CMD: READ, SEQNUM: 854563557, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:286 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@286: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352b00 Cycle:286 CMD: READ, SEQNUM: 854563558, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:286 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@286: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352bb0 Cycle:286 CMD: READ, SEQNUM: 854563559, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:287 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:287 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:287 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:287 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:287 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:287 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:287 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:287 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:287 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:287 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:287 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:287 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:287 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@287: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233c340 Cycle:287 CMD: READ, SEQNUM: 854563560, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:287 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@287: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352e90 Cycle:287 CMD: READ, SEQNUM: 854563561, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:287 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@287: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352f40 Cycle:287 CMD: READ, SEQNUM: 854563562, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:287 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@287: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23530b0 Cycle:287 CMD: READ, SEQNUM: 854563563, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:288 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:288 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:288 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:288 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:288 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:288 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:288 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:288 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:288 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:288 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:288 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:288 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:288 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@288: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23537f0 Cycle:288 CMD: READ, SEQNUM: 854563564, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:288 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@288: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23538a0 Cycle:288 CMD: READ, SEQNUM: 854563565, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:288 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@288: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2353950 Cycle:288 CMD: READ, SEQNUM: 854563566, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:288 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@288: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2353a00 Cycle:288 CMD: READ, SEQNUM: 854563567, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:289 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:289 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:289 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:289 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:289 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:289 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:289 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:289 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:289 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:289 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:289 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:289 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:289 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@289: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219c530 Cycle:289 CMD: READ, SEQNUM: 854563568, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:289 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@289: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219c5e0 Cycle:289 CMD: READ, SEQNUM: 854563569, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:289 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@289: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219c690 Cycle:289 CMD: READ, SEQNUM: 854563570, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:289 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@289: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2353f00 Cycle:289 CMD: READ, SEQNUM: 854563571, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:290 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:290 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:290 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:290 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:290 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:290 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:290 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:290 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:290 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:290 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:290 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:290 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:290 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@290: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329ee0 Cycle:290 CMD: READ, SEQNUM: 854563572, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:290 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@290: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2329f90 Cycle:290 CMD: READ, SEQNUM: 854563573, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:290 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@290: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23544f0 Cycle:290 CMD: READ, SEQNUM: 854563574, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:290 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@290: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23545a0 Cycle:290 CMD: READ, SEQNUM: 854563575, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:291 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:291 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:291 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:291 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:291 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:291 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:291 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:291 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:291 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:291 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:291 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:291 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:291 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@291: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23463a0 Cycle:291 CMD: READ, SEQNUM: 854563576, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:291 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@291: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2354920 Cycle:291 CMD: READ, SEQNUM: 854563577, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:291 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@291: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23549d0 Cycle:291 CMD: READ, SEQNUM: 854563578, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:291 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@291: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2354a80 Cycle:291 CMD: READ, SEQNUM: 854563579, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:292 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:292 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:292 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:292 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:292 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:292 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:292 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:292 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:292 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:292 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:292 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:292 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:292 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@292: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ea50 Cycle:292 CMD: READ, SEQNUM: 854563580, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:292 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@292: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234eb00 Cycle:292 CMD: READ, SEQNUM: 854563581, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:292 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@292: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23552e0 Cycle:292 CMD: READ, SEQNUM: 854563582, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:292 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@292: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355390 Cycle:292 CMD: READ, SEQNUM: 854563583, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:293 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:293 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:293 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:293 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:293 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:293 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:293 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:293 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:293 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:293 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:293 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:293 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:293 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@293: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23558a0 Cycle:293 CMD: READ, SEQNUM: 854563584, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:293 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@293: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355950 Cycle:293 CMD: READ, SEQNUM: 854563585, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:293 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@293: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355a00 Cycle:293 CMD: READ, SEQNUM: 854563586, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:293 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@293: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355ab0 Cycle:293 CMD: READ, SEQNUM: 854563587, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:294 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:294 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:294 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:294 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:294 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:294 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:294 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:294 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:294 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:294 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:294 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:294 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:294 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@294: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2346f80 Cycle:294 CMD: READ, SEQNUM: 854563588, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:294 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@294: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d350 Cycle:294 CMD: READ, SEQNUM: 854563589, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:294 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@294: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234d400 Cycle:294 CMD: READ, SEQNUM: 854563590, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:294 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@294: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356030 Cycle:294 CMD: READ, SEQNUM: 854563591, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:295 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:295 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:295 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:295 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:295 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:295 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:295 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:295 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:295 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:295 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:295 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:295 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:295 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@295: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356460 Cycle:295 CMD: READ, SEQNUM: 854563592, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:295 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@295: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356510 Cycle:295 CMD: READ, SEQNUM: 854563593, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:295 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@295: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23565c0 Cycle:295 CMD: READ, SEQNUM: 854563594, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:295 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@295: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356670 Cycle:295 CMD: READ, SEQNUM: 854563595, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:296 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:296 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:296 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:296 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:296 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:296 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:296 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:296 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:296 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:296 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:296 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:296 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:296 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@296: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23571f0 Cycle:296 CMD: READ, SEQNUM: 854563600, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:296 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@296: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23572a0 Cycle:296 CMD: READ, SEQNUM: 854563601, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:296 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@296: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357350 Cycle:296 CMD: READ, SEQNUM: 854563602, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:296 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@296: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357400 Cycle:296 CMD: READ, SEQNUM: 854563603, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:297 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:297 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:297 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:297 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:297 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:297 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:297 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:297 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:297 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:297 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:297 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:297 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:297 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@297: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356b40 Cycle:297 CMD: READ, SEQNUM: 854563596, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:297 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@297: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356bf0 Cycle:297 CMD: READ, SEQNUM: 854563597, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:297 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@297: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356ca0 Cycle:297 CMD: READ, SEQNUM: 854563598, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:297 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@297: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356d50 Cycle:297 CMD: READ, SEQNUM: 854563599, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:298 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:298 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:298 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:298 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:298 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:298 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:298 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:298 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:298 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@298: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349a30 Cycle:298 CMD: READ, SEQNUM: 854563608, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:298 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@298: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2349ae0 Cycle:298 CMD: READ, SEQNUM: 854563609, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:298 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@298: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2358290 Cycle:298 CMD: READ, SEQNUM: 854563610, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:298 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@298: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2358340 Cycle:298 CMD: READ, SEQNUM: 854563611, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:299 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:299 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:299 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:299 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:299 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:299 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:299 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:299 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:299 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:299 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@299: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357910 Cycle:299 CMD: READ, SEQNUM: 854563604, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:299 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@299: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23579c0 Cycle:299 CMD: READ, SEQNUM: 854563605, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:299 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@299: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357a70 Cycle:299 CMD: READ, SEQNUM: 854563606, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:299 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@299: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357b20 Cycle:299 CMD: READ, SEQNUM: 854563607, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:300 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:300 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:300 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:300 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:300 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:300 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:300 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:300 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:300 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@300: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b8c0 Cycle:300 CMD: READ, SEQNUM: 854563612, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:300 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@300: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b970 Cycle:300 CMD: READ, SEQNUM: 854563613, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:300 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@300: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23586c0 Cycle:300 CMD: READ, SEQNUM: 854563614, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:300 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@300: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2358850 Cycle:300 CMD: READ, SEQNUM: 854563615, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:301 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:301 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:301 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:301 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:301 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:301 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:301 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:301 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:301 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:301 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@301: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351080 Cycle:301 CMD: READ, SEQNUM: 854563616, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:301 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@301: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359390 Cycle:301 CMD: READ, SEQNUM: 854563617, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:301 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@301: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359440 Cycle:301 CMD: READ, SEQNUM: 854563618, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:301 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@301: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23594f0 Cycle:301 CMD: READ, SEQNUM: 854563619, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:302 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:302 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:302 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:302 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:302 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:302 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:302 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:302 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:302 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:302 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:302 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:302 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:302 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@302: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234cfd0 Cycle:302 CMD: READ, SEQNUM: 854563620, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:302 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@302: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359870 Cycle:302 CMD: READ, SEQNUM: 854563621, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:302 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@302: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359920 Cycle:302 CMD: READ, SEQNUM: 854563622, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:302 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@302: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23599d0 Cycle:302 CMD: READ, SEQNUM: 854563623, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:303 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:303 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:303 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:303 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:303 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:303 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:303 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:303 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:303 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:303 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:303 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:303 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:303 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@303: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359dc0 Cycle:303 CMD: READ, SEQNUM: 854563624, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:303 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@303: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359e70 Cycle:303 CMD: READ, SEQNUM: 854563625, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:303 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@303: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359f20 Cycle:303 CMD: READ, SEQNUM: 854563626, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:303 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@303: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359fd0 Cycle:303 CMD: READ, SEQNUM: 854563627, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:304 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:304 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:304 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:304 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:304 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:304 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:304 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:304 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:304 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:304 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:304 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:304 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:304 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@304: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a630 Cycle:304 CMD: READ, SEQNUM: 854563628, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:304 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@304: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a6e0 Cycle:304 CMD: READ, SEQNUM: 854563629, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:304 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@304: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a790 Cycle:304 CMD: READ, SEQNUM: 854563630, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:304 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@304: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a840 Cycle:304 CMD: READ, SEQNUM: 854563631, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:305 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:305 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:305 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:305 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:305 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:305 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:305 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:305 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:305 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:305 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:305 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:305 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:305 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@305: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352070 Cycle:305 CMD: READ, SEQNUM: 854563632, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:305 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@305: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352120 Cycle:305 CMD: READ, SEQNUM: 854563633, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:305 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@305: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23521d0 Cycle:305 CMD: READ, SEQNUM: 854563634, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:305 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@305: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235ad10 Cycle:305 CMD: READ, SEQNUM: 854563635, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:306 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:306 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:306 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:306 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:306 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:306 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:306 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:306 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:306 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:306 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:306 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:306 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:306 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@306: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23305c0 Cycle:306 CMD: READ, SEQNUM: 854563636, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:306 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@306: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2330670 Cycle:306 CMD: READ, SEQNUM: 854563637, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:306 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@306: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b300 Cycle:306 CMD: READ, SEQNUM: 854563638, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:306 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@306: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b3b0 Cycle:306 CMD: READ, SEQNUM: 854563639, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:307 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:307 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:307 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:307 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:307 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:307 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:307 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:307 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:307 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:307 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:307 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:307 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:307 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@307: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b650 Cycle:307 CMD: READ, SEQNUM: 854563640, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:307 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@307: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b700 Cycle:307 CMD: READ, SEQNUM: 854563641, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:307 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@307: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b7b0 Cycle:307 CMD: READ, SEQNUM: 854563642, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:307 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@307: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235b860 Cycle:307 CMD: READ, SEQNUM: 854563643, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:308 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:308 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:308 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:308 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:308 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:308 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:308 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:308 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:308 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:308 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:308 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:308 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:308 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@308: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355140 Cycle:308 CMD: READ, SEQNUM: 854563644, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:308 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@308: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23551f0 Cycle:308 CMD: READ, SEQNUM: 854563645, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:308 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@308: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c060 Cycle:308 CMD: READ, SEQNUM: 854563646, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:308 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@308: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c110 Cycle:308 CMD: READ, SEQNUM: 854563647, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:309 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:309 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:309 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:309 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:309 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:309 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:309 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:309 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:309 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:309 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:309 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:309 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:309 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@309: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c450 Cycle:309 CMD: READ, SEQNUM: 854563648, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:309 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@309: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c500 Cycle:309 CMD: READ, SEQNUM: 854563649, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:309 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@309: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c5b0 Cycle:309 CMD: READ, SEQNUM: 854563650, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:309 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@309: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235c660 Cycle:309 CMD: READ, SEQNUM: 854563651, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:310 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:310 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:310 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:310 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:310 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:310 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:310 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:310 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:310 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:310 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:310 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:310 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:310 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@310: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2336b40 Cycle:310 CMD: READ, SEQNUM: 854563652, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:310 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@310: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235caf0 Cycle:310 CMD: READ, SEQNUM: 854563653, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:310 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@310: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235cba0 Cycle:310 CMD: READ, SEQNUM: 854563654, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:310 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@310: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235cc50 Cycle:310 CMD: READ, SEQNUM: 854563655, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:311 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:311 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:311 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:311 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:311 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:311 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:311 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:311 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:311 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:311 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:311 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:311 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:311 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@311: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d210 Cycle:311 CMD: READ, SEQNUM: 854563656, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:311 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@311: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d2c0 Cycle:311 CMD: READ, SEQNUM: 854563657, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:311 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@311: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d370 Cycle:311 CMD: READ, SEQNUM: 854563658, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:311 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@311: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d420 Cycle:311 CMD: READ, SEQNUM: 854563659, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:312 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:312 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:312 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:312 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:312 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:312 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:312 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:312 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:312 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:312 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:312 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:312 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:312 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@312: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235dfb0 Cycle:312 CMD: READ, SEQNUM: 854563664, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:312 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@312: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e060 Cycle:312 CMD: READ, SEQNUM: 854563665, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:312 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@312: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e110 Cycle:312 CMD: READ, SEQNUM: 854563666, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:312 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@312: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e1c0 Cycle:312 CMD: READ, SEQNUM: 854563667, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:313 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:313 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:313 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:313 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:313 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:313 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:313 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:313 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:313 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:313 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:313 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:313 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:313 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@313: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d910 Cycle:313 CMD: READ, SEQNUM: 854563660, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:313 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@313: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d9c0 Cycle:313 CMD: READ, SEQNUM: 854563661, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:313 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@313: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235da70 Cycle:313 CMD: READ, SEQNUM: 854563662, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:313 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@313: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235db20 Cycle:313 CMD: READ, SEQNUM: 854563663, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:314 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:314 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:314 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:314 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:314 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:314 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:314 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:314 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:314 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@314: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23513e0 Cycle:314 CMD: READ, SEQNUM: 854563672, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:314 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@314: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2351490 Cycle:314 CMD: READ, SEQNUM: 854563673, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:314 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@314: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355e20 Cycle:314 CMD: READ, SEQNUM: 854563674, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:314 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@314: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2355ed0 Cycle:314 CMD: READ, SEQNUM: 854563675, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:315 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:315 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:315 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:315 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:315 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:315 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:315 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:315 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:315 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:315 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@315: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e700 Cycle:315 CMD: READ, SEQNUM: 854563668, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:315 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@315: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e7b0 Cycle:315 CMD: READ, SEQNUM: 854563669, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:315 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@315: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e860 Cycle:315 CMD: READ, SEQNUM: 854563670, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:315 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@315: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e910 Cycle:315 CMD: READ, SEQNUM: 854563671, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:316 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:316 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:316 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:316 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:316 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:316 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:316 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:316 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:316 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@316: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331e50 Cycle:316 CMD: READ, SEQNUM: 854563676, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:316 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@316: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2331d40 Cycle:316 CMD: READ, SEQNUM: 854563677, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:316 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@316: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235f510 Cycle:316 CMD: READ, SEQNUM: 854563678, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:316 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@316: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235f680 Cycle:316 CMD: READ, SEQNUM: 854563679, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:317 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:317 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:317 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:317 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:317 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:317 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:317 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:317 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:317 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:317 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@317: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2357b20 Cycle:317 CMD: READ, SEQNUM: 854563680, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:317 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@317: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23601c0 Cycle:317 CMD: READ, SEQNUM: 854563681, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:317 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@317: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360270 Cycle:317 CMD: READ, SEQNUM: 854563682, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:317 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@317: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360320 Cycle:317 CMD: READ, SEQNUM: 854563683, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:318 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:318 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:318 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:318 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:318 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:318 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:318 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:318 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:318 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:318 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:318 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:318 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:318 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@318: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360590 Cycle:318 CMD: READ, SEQNUM: 854563684, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:318 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@318: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2358770 Cycle:318 CMD: READ, SEQNUM: 854563685, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:318 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@318: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x231b970 Cycle:318 CMD: READ, SEQNUM: 854563686, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:318 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@318: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360760 Cycle:318 CMD: READ, SEQNUM: 854563687, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:319 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:319 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:319 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:319 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:319 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:319 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:319 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:319 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:319 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:319 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:319 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:319 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:319 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@319: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360c00 Cycle:319 CMD: READ, SEQNUM: 854563688, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:319 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@319: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360cb0 Cycle:319 CMD: READ, SEQNUM: 854563689, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:319 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@319: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360d60 Cycle:319 CMD: READ, SEQNUM: 854563690, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:319 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@319: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360e10 Cycle:319 CMD: READ, SEQNUM: 854563691, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:320 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:320 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:320 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:320 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:320 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:320 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:320 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:320 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:320 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:320 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:320 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:320 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:320 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@320: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a530 Cycle:320 CMD: READ, SEQNUM: 854563692, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:320 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@320: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23614b0 Cycle:320 CMD: READ, SEQNUM: 854563693, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:320 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@320: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2361560 Cycle:320 CMD: READ, SEQNUM: 854563694, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:320 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@320: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2361610 Cycle:320 CMD: READ, SEQNUM: 854563695, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:321 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:321 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:321 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:321 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:321 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:321 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:321 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:321 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:321 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:321 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:321 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:321 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:321 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@321: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2358f70 Cycle:321 CMD: READ, SEQNUM: 854563696, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:321 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@321: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359020 Cycle:321 CMD: READ, SEQNUM: 854563697, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:321 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@321: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23590d0 Cycle:321 CMD: READ, SEQNUM: 854563698, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:321 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@321: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2361bc0 Cycle:321 CMD: READ, SEQNUM: 854563699, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:322 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:322 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:322 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:322 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:322 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:322 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:322 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:322 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:322 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:322 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:322 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:322 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:322 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@322: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2337540 Cycle:322 CMD: READ, SEQNUM: 854563700, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:322 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@322: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23375f0 Cycle:322 CMD: READ, SEQNUM: 854563701, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:322 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@322: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23376a0 Cycle:322 CMD: READ, SEQNUM: 854563702, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:322 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@322: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362340 Cycle:322 CMD: READ, SEQNUM: 854563703, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:323 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:323 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:323 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:323 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:323 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:323 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:323 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:323 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:323 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:323 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:323 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:323 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:323 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@323: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23627e0 Cycle:323 CMD: READ, SEQNUM: 854563704, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:323 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@323: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362890 Cycle:323 CMD: READ, SEQNUM: 854563705, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:323 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@323: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362940 Cycle:323 CMD: READ, SEQNUM: 854563706, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:323 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@323: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23629f0 Cycle:323 CMD: READ, SEQNUM: 854563707, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:324 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:324 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:324 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:324 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:324 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:324 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:324 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:324 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:324 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:324 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:324 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:324 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:324 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@324: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235be50 Cycle:324 CMD: READ, SEQNUM: 854563708, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:324 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@324: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235bf00 Cycle:324 CMD: READ, SEQNUM: 854563709, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:324 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@324: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235bfb0 Cycle:324 CMD: READ, SEQNUM: 854563710, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:324 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@324: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363080 Cycle:324 CMD: READ, SEQNUM: 854563711, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:325 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:325 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:325 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:325 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:325 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:325 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:325 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:325 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:325 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:325 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:325 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:325 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:325 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@325: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363530 Cycle:325 CMD: READ, SEQNUM: 854563712, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:325 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@325: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23635e0 Cycle:325 CMD: READ, SEQNUM: 854563713, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:325 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@325: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363690 Cycle:325 CMD: READ, SEQNUM: 854563714, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:325 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@325: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363740 Cycle:325 CMD: READ, SEQNUM: 854563715, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:326 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:326 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:326 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:326 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:326 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:326 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:326 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:326 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:326 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:326 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:326 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:326 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:326 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@326: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363bd0 Cycle:326 CMD: READ, SEQNUM: 854563716, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:326 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@326: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363c80 Cycle:326 CMD: READ, SEQNUM: 854563717, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:326 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@326: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363d30 Cycle:326 CMD: READ, SEQNUM: 854563718, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:326 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@326: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2363de0 Cycle:326 CMD: READ, SEQNUM: 854563719, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:327 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:327 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:327 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:327 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:327 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:327 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:327 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:327 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:327 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:327 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:327 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:327 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:327 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@327: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364290 Cycle:327 CMD: READ, SEQNUM: 854563720, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:327 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@327: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364340 Cycle:327 CMD: READ, SEQNUM: 854563721, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:327 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@327: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23643f0 Cycle:327 CMD: READ, SEQNUM: 854563722, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:327 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@327: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23644a0 Cycle:327 CMD: READ, SEQNUM: 854563723, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:328 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:328 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:328 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:328 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:328 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:328 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:328 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:328 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:328 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:328 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:328 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:328 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:328 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@328: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364ff0 Cycle:328 CMD: READ, SEQNUM: 854563728, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:328 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@328: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23650a0 Cycle:328 CMD: READ, SEQNUM: 854563729, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:328 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@328: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2365150 Cycle:328 CMD: READ, SEQNUM: 854563730, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:328 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@328: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2365200 Cycle:328 CMD: READ, SEQNUM: 854563731, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:329 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:329 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:329 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:329 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:329 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:329 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:329 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:329 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:329 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:329 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:329 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:329 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:329 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@329: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364950 Cycle:329 CMD: READ, SEQNUM: 854563724, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:329 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@329: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364a00 Cycle:329 CMD: READ, SEQNUM: 854563725, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:329 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@329: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364ab0 Cycle:329 CMD: READ, SEQNUM: 854563726, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:329 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@329: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364b60 Cycle:329 CMD: READ, SEQNUM: 854563727, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:330 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:330 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:330 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:330 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:330 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:330 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:330 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:330 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:330 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@330: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235db20 Cycle:330 CMD: READ, SEQNUM: 854563736, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:330 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@330: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356bf0 Cycle:330 CMD: READ, SEQNUM: 854563737, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:330 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@330: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2356ca0 Cycle:330 CMD: READ, SEQNUM: 854563738, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:330 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@330: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2365f10 Cycle:330 CMD: READ, SEQNUM: 854563739, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:331 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:331 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:331 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:331 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:331 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:331 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:331 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:331 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:331 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:331 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@331: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23656b0 Cycle:331 CMD: READ, SEQNUM: 854563732, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:331 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@331: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2365760 Cycle:331 CMD: READ, SEQNUM: 854563733, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:331 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@331: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2365810 Cycle:331 CMD: READ, SEQNUM: 854563734, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:331 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@331: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23658c0 Cycle:331 CMD: READ, SEQNUM: 854563735, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:332 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:332 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:332 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:332 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:332 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:332 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:332 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:332 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:332 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@332: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366400 Cycle:332 CMD: READ, SEQNUM: 854563740, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:332 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@332: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23664b0 Cycle:332 CMD: READ, SEQNUM: 854563741, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:332 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@332: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366560 Cycle:332 CMD: READ, SEQNUM: 854563742, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:332 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@332: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366610 Cycle:332 CMD: READ, SEQNUM: 854563743, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:333 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:333 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:333 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:333 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:333 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:333 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:333 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:333 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:333 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:333 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@333: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366f80 Cycle:333 CMD: READ, SEQNUM: 854563744, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:333 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@333: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367030 Cycle:333 CMD: READ, SEQNUM: 854563745, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:333 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@333: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23670e0 Cycle:333 CMD: READ, SEQNUM: 854563746, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:333 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@333: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367190 Cycle:333 CMD: READ, SEQNUM: 854563747, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:334 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:334 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:334 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:334 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:334 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:334 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:334 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:334 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:334 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:334 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:334 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:334 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:334 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@334: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a320 Cycle:334 CMD: READ, SEQNUM: 854563748, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:334 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@334: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a3d0 Cycle:334 CMD: READ, SEQNUM: 854563749, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:334 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@334: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235a480 Cycle:334 CMD: READ, SEQNUM: 854563750, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:334 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@334: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367570 Cycle:334 CMD: READ, SEQNUM: 854563751, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:335 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:335 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:335 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:335 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:335 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:335 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:335 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:335 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:335 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:335 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:335 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:335 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:335 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@335: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367a20 Cycle:335 CMD: READ, SEQNUM: 854563752, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:335 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@335: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367ad0 Cycle:335 CMD: READ, SEQNUM: 854563753, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:335 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@335: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367b80 Cycle:335 CMD: READ, SEQNUM: 854563754, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:335 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@335: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2367c30 Cycle:335 CMD: READ, SEQNUM: 854563755, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:336 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:336 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:336 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:336 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:336 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:336 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:336 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:336 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:336 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:336 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:336 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:336 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:336 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@336: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2368530 Cycle:336 CMD: READ, SEQNUM: 854563756, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:336 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@336: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23685e0 Cycle:336 CMD: READ, SEQNUM: 854563757, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:336 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@336: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2368690 Cycle:336 CMD: READ, SEQNUM: 854563758, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:336 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@336: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235f110 Cycle:336 CMD: READ, SEQNUM: 854563759, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:337 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:337 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:337 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:337 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:337 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:337 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:337 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:337 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:337 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:337 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:337 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:337 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:337 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@337: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235fda0 Cycle:337 CMD: READ, SEQNUM: 854563760, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:337 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@337: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235fe50 Cycle:337 CMD: READ, SEQNUM: 854563761, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:337 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@337: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235ff00 Cycle:337 CMD: READ, SEQNUM: 854563762, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:337 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@337: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23689d0 Cycle:337 CMD: READ, SEQNUM: 854563763, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:338 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:338 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:338 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:338 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:338 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:338 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:338 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:338 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:338 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:338 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:338 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:338 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:338 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@338: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e200 Cycle:338 CMD: READ, SEQNUM: 854563764, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:338 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@338: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e2b0 Cycle:338 CMD: READ, SEQNUM: 854563765, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:338 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@338: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x233e360 Cycle:338 CMD: READ, SEQNUM: 854563766, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:338 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@338: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2368e60 Cycle:338 CMD: READ, SEQNUM: 854563767, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:339 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:339 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:339 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:339 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:339 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:339 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:339 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:339 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:339 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:339 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:339 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:339 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:339 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@339: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23692d0 Cycle:339 CMD: READ, SEQNUM: 854563768, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:339 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@339: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2369380 Cycle:339 CMD: READ, SEQNUM: 854563769, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:339 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@339: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2369430 Cycle:339 CMD: READ, SEQNUM: 854563770, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:339 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@339: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23694e0 Cycle:339 CMD: READ, SEQNUM: 854563771, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:340 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:340 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:340 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:340 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:340 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:340 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:340 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:340 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:340 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:340 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:340 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:340 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:340 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@340: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362e70 Cycle:340 CMD: READ, SEQNUM: 854563772, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:340 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@340: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362f20 Cycle:340 CMD: READ, SEQNUM: 854563773, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:340 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@340: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2362fd0 Cycle:340 CMD: READ, SEQNUM: 854563774, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:340 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@340: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2369b70 Cycle:340 CMD: READ, SEQNUM: 854563775, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:341 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:341 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:341 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:341 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:341 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:341 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:341 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:341 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:341 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:341 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:341 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:341 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:341 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@341: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a020 Cycle:341 CMD: READ, SEQNUM: 854563776, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:341 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@341: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a0d0 Cycle:341 CMD: READ, SEQNUM: 854563777, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:341 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@341: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a180 Cycle:341 CMD: READ, SEQNUM: 854563778, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:341 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@341: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a230 Cycle:341 CMD: READ, SEQNUM: 854563779, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:342 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:342 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:342 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:342 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:342 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:342 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:342 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:342 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:342 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:342 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:342 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:342 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:342 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@342: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a6e0 Cycle:342 CMD: READ, SEQNUM: 854563780, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:342 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@342: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a790 Cycle:342 CMD: READ, SEQNUM: 854563781, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:342 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@342: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a840 Cycle:342 CMD: READ, SEQNUM: 854563782, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:342 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@342: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236a8f0 Cycle:342 CMD: READ, SEQNUM: 854563783, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:343 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:343 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:343 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:343 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:343 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:343 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:343 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:343 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:343 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:343 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:343 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:343 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:343 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@343: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ada0 Cycle:343 CMD: READ, SEQNUM: 854563784, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:343 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@343: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ae50 Cycle:343 CMD: READ, SEQNUM: 854563785, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:343 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@343: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236af00 Cycle:343 CMD: READ, SEQNUM: 854563786, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:343 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@343: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236afb0 Cycle:343 CMD: READ, SEQNUM: 854563787, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:344 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:344 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:344 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:344 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:344 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:344 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:344 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:344 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:344 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:344 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:344 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:344 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:344 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@344: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236bae0 Cycle:344 CMD: READ, SEQNUM: 854563792, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:344 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@344: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236bb90 Cycle:344 CMD: READ, SEQNUM: 854563793, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:344 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@344: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236bc40 Cycle:344 CMD: READ, SEQNUM: 854563794, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:344 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@344: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236bcf0 Cycle:344 CMD: READ, SEQNUM: 854563795, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:345 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:345 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:345 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:345 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:345 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:345 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:345 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:345 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:345 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:345 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:345 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:345 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:345 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@345: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b460 Cycle:345 CMD: READ, SEQNUM: 854563788, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:345 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@345: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b510 Cycle:345 CMD: READ, SEQNUM: 854563789, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:345 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@345: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b5c0 Cycle:345 CMD: READ, SEQNUM: 854563790, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:345 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@345: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b670 Cycle:345 CMD: READ, SEQNUM: 854563791, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:346 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:346 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:346 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:346 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:346 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:346 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:346 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:346 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:346 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@346: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364b60 Cycle:346 CMD: READ, SEQNUM: 854563800, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:346 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@346: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235d9c0 Cycle:346 CMD: READ, SEQNUM: 854563801, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:346 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@346: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ca70 Cycle:346 CMD: READ, SEQNUM: 854563802, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:346 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@346: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236cb20 Cycle:346 CMD: READ, SEQNUM: 854563803, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:347 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:347 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:347 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:347 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:347 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:347 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:347 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:347 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:347 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:347 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@347: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236c1e0 Cycle:347 CMD: READ, SEQNUM: 854563796, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:347 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@347: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236c290 Cycle:347 CMD: READ, SEQNUM: 854563797, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:347 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@347: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236c340 Cycle:347 CMD: READ, SEQNUM: 854563798, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:347 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@347: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236c3f0 Cycle:347 CMD: READ, SEQNUM: 854563799, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:348 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:348 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:348 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:348 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:348 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:348 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:348 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:348 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:348 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@348: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236cf40 Cycle:348 CMD: READ, SEQNUM: 854563804, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:348 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@348: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236cff0 Cycle:348 CMD: READ, SEQNUM: 854563805, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:348 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@348: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d0a0 Cycle:348 CMD: READ, SEQNUM: 854563806, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:348 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@348: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d150 Cycle:348 CMD: READ, SEQNUM: 854563807, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:349 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:349 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:349 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:349 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:349 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:349 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:349 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:349 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:349 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:349 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@349: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236dac0 Cycle:349 CMD: READ, SEQNUM: 854563808, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:349 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@349: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236db70 Cycle:349 CMD: READ, SEQNUM: 854563809, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:349 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@349: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236dc20 Cycle:349 CMD: READ, SEQNUM: 854563810, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:349 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@349: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236dcd0 Cycle:349 CMD: READ, SEQNUM: 854563811, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:350 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:350 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:350 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:350 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:350 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:350 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:350 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:350 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:350 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:350 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:350 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:350 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:350 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@350: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23664b0 Cycle:350 CMD: READ, SEQNUM: 854563812, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:350 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@350: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366560 Cycle:350 CMD: READ, SEQNUM: 854563813, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:350 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@350: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366610 Cycle:350 CMD: READ, SEQNUM: 854563814, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:350 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@350: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236e100 Cycle:350 CMD: READ, SEQNUM: 854563815, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:351 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:351 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:351 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:351 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:351 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:351 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:351 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:351 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:351 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:351 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:351 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:351 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:351 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@351: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236e570 Cycle:351 CMD: READ, SEQNUM: 854563816, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:351 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@351: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236e620 Cycle:351 CMD: READ, SEQNUM: 854563817, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:351 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@351: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236e6f0 Cycle:351 CMD: READ, SEQNUM: 854563818, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:351 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@351: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236e7c0 Cycle:351 CMD: READ, SEQNUM: 854563819, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:352 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:352 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:352 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:352 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:352 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:352 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:352 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:352 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:352 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:352 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:352 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:352 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:352 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@352: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ee10 Cycle:352 CMD: READ, SEQNUM: 854563820, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:352 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@352: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236eec0 Cycle:352 CMD: READ, SEQNUM: 854563821, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:352 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@352: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ef90 Cycle:352 CMD: READ, SEQNUM: 854563822, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:352 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@352: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236f060 Cycle:352 CMD: READ, SEQNUM: 854563823, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:353 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:353 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:353 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:353 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:353 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:353 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:353 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:353 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:353 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:353 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:353 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:353 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:353 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@353: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366b60 Cycle:353 CMD: READ, SEQNUM: 854563824, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:353 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@353: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366c10 Cycle:353 CMD: READ, SEQNUM: 854563825, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:353 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@353: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366cc0 Cycle:353 CMD: READ, SEQNUM: 854563826, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:353 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@353: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236f4a0 Cycle:353 CMD: READ, SEQNUM: 854563827, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:354 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:354 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:354 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:354 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:354 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:354 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:354 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:354 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:354 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:354 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:354 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:354 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:354 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@354: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345090 Cycle:354 CMD: READ, SEQNUM: 854563828, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:354 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@354: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2345140 Cycle:354 CMD: READ, SEQNUM: 854563829, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:354 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@354: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23451f0 Cycle:354 CMD: READ, SEQNUM: 854563830, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:354 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@354: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236f970 Cycle:354 CMD: READ, SEQNUM: 854563831, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:355 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:355 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:355 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:355 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:355 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:355 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:355 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:355 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:355 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:355 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:355 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:355 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:355 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@355: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236fdd0 Cycle:355 CMD: READ, SEQNUM: 854563832, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:355 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@355: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236fe80 Cycle:355 CMD: READ, SEQNUM: 854563833, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:355 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@355: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ff30 Cycle:355 CMD: READ, SEQNUM: 854563834, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:355 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@355: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ffe0 Cycle:355 CMD: READ, SEQNUM: 854563835, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:356 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:356 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:356 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:356 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:356 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:356 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:356 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:356 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:356 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:356 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:356 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:356 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:356 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@356: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2369960 Cycle:356 CMD: READ, SEQNUM: 854563836, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:356 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@356: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2369a10 Cycle:356 CMD: READ, SEQNUM: 854563837, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:356 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@356: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23706a0 Cycle:356 CMD: READ, SEQNUM: 854563838, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:356 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@356: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370750 Cycle:356 CMD: READ, SEQNUM: 854563839, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:357 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:357 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:357 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:357 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:357 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:357 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:357 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:357 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:357 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:357 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:357 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:357 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:357 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@357: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370d40 Cycle:357 CMD: READ, SEQNUM: 854563840, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:357 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@357: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370df0 Cycle:357 CMD: READ, SEQNUM: 854563841, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:357 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@357: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370ec0 Cycle:357 CMD: READ, SEQNUM: 854563842, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:357 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@357: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370f90 Cycle:357 CMD: READ, SEQNUM: 854563843, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:358 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:358 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:358 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:358 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:358 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:358 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:358 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:358 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:358 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:358 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:358 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:358 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:358 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@358: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371410 Cycle:358 CMD: READ, SEQNUM: 854563844, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:358 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@358: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2368320 Cycle:358 CMD: READ, SEQNUM: 854563845, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:358 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@358: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23683d0 Cycle:358 CMD: READ, SEQNUM: 854563846, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:358 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@358: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23714c0 Cycle:358 CMD: READ, SEQNUM: 854563847, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:359 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:359 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:359 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:359 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:359 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:359 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:359 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:359 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:359 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:359 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:359 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:359 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:359 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@359: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371870 Cycle:359 CMD: READ, SEQNUM: 854563848, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:359 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@359: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371920 Cycle:359 CMD: READ, SEQNUM: 854563849, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:359 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@359: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23719f0 Cycle:359 CMD: READ, SEQNUM: 854563850, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:359 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@359: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371ac0 Cycle:359 CMD: READ, SEQNUM: 854563851, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:360 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:360 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:360 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:360 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:360 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:360 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:360 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:360 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:360 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:360 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:360 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:360 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:360 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@360: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372240 Cycle:360 CMD: READ, SEQNUM: 854563856, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:360 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@360: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23722f0 Cycle:360 CMD: READ, SEQNUM: 854563857, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:360 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@360: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23723a0 Cycle:360 CMD: READ, SEQNUM: 854563858, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:360 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@360: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372450 Cycle:360 CMD: READ, SEQNUM: 854563859, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:361 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:361 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:361 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:361 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:361 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:361 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:361 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:361 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:361 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:361 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:361 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:361 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:361 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@361: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371f00 Cycle:361 CMD: READ, SEQNUM: 854563852, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:361 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@361: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371e40 Cycle:361 CMD: READ, SEQNUM: 854563853, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:361 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@361: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371cd0 Cycle:361 CMD: READ, SEQNUM: 854563854, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:361 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@361: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371fb0 Cycle:361 CMD: READ, SEQNUM: 854563855, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:362 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:362 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:362 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:362 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:362 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:362 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:362 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:362 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:362 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@362: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364a00 Cycle:362 CMD: READ, SEQNUM: 854563864, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:362 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@362: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2364ab0 Cycle:362 CMD: READ, SEQNUM: 854563865, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:362 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@362: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23733a0 Cycle:362 CMD: READ, SEQNUM: 854563866, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:362 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@362: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2373450 Cycle:362 CMD: READ, SEQNUM: 854563867, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:363 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:363 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:363 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:363 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:363 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:363 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:363 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:363 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:363 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:363 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@363: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372990 Cycle:363 CMD: READ, SEQNUM: 854563860, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:363 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@363: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372a40 Cycle:363 CMD: READ, SEQNUM: 854563861, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:363 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@363: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372af0 Cycle:363 CMD: READ, SEQNUM: 854563862, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:363 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@363: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2372ba0 Cycle:363 CMD: READ, SEQNUM: 854563863, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:364 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:364 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:364 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:364 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:364 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:364 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:364 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:364 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:364 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@364: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23737b0 Cycle:364 CMD: READ, SEQNUM: 854563868, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:364 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@364: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2373860 Cycle:364 CMD: READ, SEQNUM: 854563869, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:364 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@364: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2373910 Cycle:364 CMD: READ, SEQNUM: 854563870, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:364 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@364: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23739c0 Cycle:364 CMD: READ, SEQNUM: 854563871, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:365 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:365 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:365 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:365 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:365 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:365 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:365 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:365 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:365 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:365 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@365: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d570 Cycle:365 CMD: READ, SEQNUM: 854563872, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:365 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@365: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23743b0 Cycle:365 CMD: READ, SEQNUM: 854563873, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:365 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@365: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374460 Cycle:365 CMD: READ, SEQNUM: 854563874, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:365 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@365: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374540 Cycle:365 CMD: READ, SEQNUM: 854563875, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:366 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:366 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:366 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:366 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:366 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:366 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:366 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:366 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:366 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:366 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:366 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:366 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:366 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@366: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d150 Cycle:366 CMD: READ, SEQNUM: 854563876, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:366 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@366: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23749e0 Cycle:366 CMD: READ, SEQNUM: 854563877, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:366 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@366: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374a90 Cycle:366 CMD: READ, SEQNUM: 854563878, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:366 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@366: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374b40 Cycle:366 CMD: READ, SEQNUM: 854563879, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:367 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:367 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:367 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:367 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:367 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:367 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:367 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:367 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:367 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:367 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:367 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:367 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:367 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@367: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374de0 Cycle:367 CMD: READ, SEQNUM: 854563880, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:367 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@367: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374ed0 Cycle:367 CMD: READ, SEQNUM: 854563881, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:367 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@367: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374f80 Cycle:367 CMD: READ, SEQNUM: 854563882, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:367 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@367: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375030 Cycle:367 CMD: READ, SEQNUM: 854563883, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:368 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:368 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:368 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:368 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:368 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:368 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:368 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:368 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:368 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:368 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:368 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:368 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:368 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@368: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375810 Cycle:368 CMD: READ, SEQNUM: 854563884, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:368 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@368: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23758c0 Cycle:368 CMD: READ, SEQNUM: 854563885, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:368 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@368: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375970 Cycle:368 CMD: READ, SEQNUM: 854563886, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:368 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@368: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375a20 Cycle:368 CMD: READ, SEQNUM: 854563887, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:369 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:369 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:369 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:369 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:369 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:369 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:369 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:369 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:369 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:369 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:369 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:369 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:369 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@369: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d6a0 Cycle:369 CMD: READ, SEQNUM: 854563888, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:369 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@369: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d750 Cycle:369 CMD: READ, SEQNUM: 854563889, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:369 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@369: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d800 Cycle:369 CMD: READ, SEQNUM: 854563890, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:369 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@369: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375ff0 Cycle:369 CMD: READ, SEQNUM: 854563891, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:370 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:370 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:370 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:370 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:370 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:370 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:370 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:370 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:370 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:370 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:370 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:370 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:370 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@370: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2199a10 Cycle:370 CMD: READ, SEQNUM: 854563892, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:370 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@370: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2376520 Cycle:370 CMD: READ, SEQNUM: 854563893, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:370 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@370: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23765d0 Cycle:370 CMD: READ, SEQNUM: 854563894, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:370 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@370: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2376680 Cycle:370 CMD: READ, SEQNUM: 854563895, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:371 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:371 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:371 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:371 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:371 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:371 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:371 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:371 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:371 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:371 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:371 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:371 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:371 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@371: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2376880 Cycle:371 CMD: READ, SEQNUM: 854563896, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:371 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@371: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2376930 Cycle:371 CMD: READ, SEQNUM: 854563897, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:371 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@371: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23769e0 Cycle:371 CMD: READ, SEQNUM: 854563898, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:371 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@371: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2376a90 Cycle:371 CMD: READ, SEQNUM: 854563899, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:372 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:372 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:372 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:372 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:372 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:372 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:372 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:372 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:372 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:372 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:372 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:372 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:372 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@372: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2370540 Cycle:372 CMD: READ, SEQNUM: 854563900, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:372 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@372: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23705f0 Cycle:372 CMD: READ, SEQNUM: 854563901, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:372 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@372: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377330 Cycle:372 CMD: READ, SEQNUM: 854563902, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:372 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@372: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23773e0 Cycle:372 CMD: READ, SEQNUM: 854563903, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:373 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:373 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:373 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:373 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:373 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:373 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:373 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:373 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:373 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:373 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:373 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:373 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:373 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@373: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377700 Cycle:373 CMD: READ, SEQNUM: 854563904, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:373 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@373: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23777b0 Cycle:373 CMD: READ, SEQNUM: 854563905, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:373 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@373: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377860 Cycle:373 CMD: READ, SEQNUM: 854563906, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:373 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@373: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377910 Cycle:373 CMD: READ, SEQNUM: 854563907, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:374 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:374 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:374 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:374 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:374 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:374 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:374 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:374 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:374 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:374 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:374 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:374 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:374 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@374: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377dd0 Cycle:374 CMD: READ, SEQNUM: 854563908, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:374 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@374: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377e80 Cycle:374 CMD: READ, SEQNUM: 854563909, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:374 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@374: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377f30 Cycle:374 CMD: READ, SEQNUM: 854563910, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:374 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@374: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377fe0 Cycle:374 CMD: READ, SEQNUM: 854563911, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:375 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:375 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:375 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:375 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:375 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:375 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:375 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:375 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:375 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:375 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:375 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:375 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:375 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@375: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23784b0 Cycle:375 CMD: READ, SEQNUM: 854563912, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:375 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@375: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378560 Cycle:375 CMD: READ, SEQNUM: 854563913, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:375 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@375: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378610 Cycle:375 CMD: READ, SEQNUM: 854563914, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:375 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@375: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23786c0 Cycle:375 CMD: READ, SEQNUM: 854563915, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:376 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:376 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:376 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:376 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:376 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:376 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:376 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:376 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:376 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:376 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:376 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:376 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:376 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@376: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379250 Cycle:376 CMD: READ, SEQNUM: 854563920, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:376 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@376: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379300 Cycle:376 CMD: READ, SEQNUM: 854563921, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:376 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@376: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23793b0 Cycle:376 CMD: READ, SEQNUM: 854563922, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:376 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@376: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379460 Cycle:376 CMD: READ, SEQNUM: 854563923, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:377 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:377 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:377 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:377 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:377 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:377 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:377 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:377 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:377 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:377 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:377 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:377 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:377 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@377: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378bf0 Cycle:377 CMD: READ, SEQNUM: 854563916, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:377 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@377: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378ca0 Cycle:377 CMD: READ, SEQNUM: 854563917, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:377 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@377: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378d50 Cycle:377 CMD: READ, SEQNUM: 854563918, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:377 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@377: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378e00 Cycle:377 CMD: READ, SEQNUM: 854563919, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:378 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:378 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:378 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:378 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:378 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:378 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:378 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:378 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:378 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@378: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371ef0 Cycle:378 CMD: READ, SEQNUM: 854563928, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:378 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@378: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371fa0 Cycle:378 CMD: READ, SEQNUM: 854563929, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:378 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@378: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2371200 Cycle:378 CMD: READ, SEQNUM: 854563930, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:378 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@378: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237a530 Cycle:378 CMD: READ, SEQNUM: 854563931, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:379 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:379 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:379 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:379 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:379 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:379 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:379 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:379 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:379 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:379 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@379: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379960 Cycle:379 CMD: READ, SEQNUM: 854563924, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:379 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@379: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379a10 Cycle:379 CMD: READ, SEQNUM: 854563925, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:379 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@379: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379ac0 Cycle:379 CMD: READ, SEQNUM: 854563926, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:379 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@379: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379b70 Cycle:379 CMD: READ, SEQNUM: 854563927, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:380 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:380 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:380 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:380 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:380 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:380 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:380 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:380 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:380 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@380: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237a810 Cycle:380 CMD: READ, SEQNUM: 854563932, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:380 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@380: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237a8c0 Cycle:380 CMD: READ, SEQNUM: 854563933, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:380 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@380: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237a970 Cycle:380 CMD: READ, SEQNUM: 854563934, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:380 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@380: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237aa20 Cycle:380 CMD: READ, SEQNUM: 854563935, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:381 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:381 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:381 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:381 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:381 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:381 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:381 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:381 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:381 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:381 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@381: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d490 Cycle:381 CMD: READ, SEQNUM: 854563936, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:381 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@381: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b360 Cycle:381 CMD: READ, SEQNUM: 854563937, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:381 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@381: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b410 Cycle:381 CMD: READ, SEQNUM: 854563938, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:381 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@381: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b4c0 Cycle:381 CMD: READ, SEQNUM: 854563939, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:382 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:382 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:382 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:382 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:382 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:382 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:382 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:382 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:382 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:382 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:382 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:382 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:382 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@382: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236ea90 Cycle:382 CMD: READ, SEQNUM: 854563940, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:382 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@382: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b8b0 Cycle:382 CMD: READ, SEQNUM: 854563941, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:382 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@382: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b960 Cycle:382 CMD: READ, SEQNUM: 854563942, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:382 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@382: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237ba10 Cycle:382 CMD: READ, SEQNUM: 854563943, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:383 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:383 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:383 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:383 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:383 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:383 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:383 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:383 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:383 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:383 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:383 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:383 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:383 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@383: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237bd60 Cycle:383 CMD: READ, SEQNUM: 854563944, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:383 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@383: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237be10 Cycle:383 CMD: READ, SEQNUM: 854563945, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:383 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@383: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237bec0 Cycle:383 CMD: READ, SEQNUM: 854563946, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:383 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@383: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237bf70 Cycle:383 CMD: READ, SEQNUM: 854563947, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:384 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:384 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:384 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:384 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:384 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:384 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:384 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:384 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:384 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:384 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:384 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:384 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:384 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@384: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375710 Cycle:384 CMD: READ, SEQNUM: 854563948, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:384 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@384: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c670 Cycle:384 CMD: READ, SEQNUM: 854563949, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:384 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@384: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c720 Cycle:384 CMD: READ, SEQNUM: 854563950, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:384 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@384: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c7d0 Cycle:384 CMD: READ, SEQNUM: 854563951, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:385 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:385 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:385 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:385 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:385 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:385 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:385 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:385 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:385 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:385 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:385 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:385 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:385 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@385: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2373f90 Cycle:385 CMD: READ, SEQNUM: 854563952, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:385 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@385: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374040 Cycle:385 CMD: READ, SEQNUM: 854563953, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:385 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@385: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23740f0 Cycle:385 CMD: READ, SEQNUM: 854563954, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:385 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@385: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237cd70 Cycle:385 CMD: READ, SEQNUM: 854563955, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:386 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:386 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:386 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:386 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:386 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:386 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:386 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:386 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:386 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:386 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:386 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:386 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:386 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@386: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2352310 Cycle:386 CMD: READ, SEQNUM: 854563956, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:386 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@386: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23523c0 Cycle:386 CMD: READ, SEQNUM: 854563957, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:386 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@386: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237d340 Cycle:386 CMD: READ, SEQNUM: 854563958, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:386 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@386: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237d3f0 Cycle:386 CMD: READ, SEQNUM: 854563959, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:387 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:387 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:387 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:387 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:387 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:387 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:387 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:387 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:387 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:387 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:387 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:387 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:387 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@387: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375ee0 Cycle:387 CMD: READ, SEQNUM: 854563960, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:387 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@387: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237d6d0 Cycle:387 CMD: READ, SEQNUM: 854563961, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:387 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@387: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237d780 Cycle:387 CMD: READ, SEQNUM: 854563962, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:387 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@387: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237d870 Cycle:387 CMD: READ, SEQNUM: 854563963, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:388 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:388 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:388 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:388 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:388 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:388 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:388 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:388 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:388 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:388 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:388 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:388 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:388 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@388: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23771b0 Cycle:388 CMD: READ, SEQNUM: 854563964, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:388 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@388: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2377260 Cycle:388 CMD: READ, SEQNUM: 854563965, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:388 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@388: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e090 Cycle:388 CMD: READ, SEQNUM: 854563966, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:388 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@388: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e140 Cycle:388 CMD: READ, SEQNUM: 854563967, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:389 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:389 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:389 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:389 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:389 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:389 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:389 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:389 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:389 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:389 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:389 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:389 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:389 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@389: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e4a0 Cycle:389 CMD: READ, SEQNUM: 854563968, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:389 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@389: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e550 Cycle:389 CMD: READ, SEQNUM: 854563969, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:389 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@389: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e600 Cycle:389 CMD: READ, SEQNUM: 854563970, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:389 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@389: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237e6b0 Cycle:389 CMD: READ, SEQNUM: 854563971, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:390 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:390 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:390 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:390 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:390 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:390 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:390 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:390 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:390 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:390 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:390 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:390 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:390 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@390: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360680 Cycle:390 CMD: READ, SEQNUM: 854563972, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:390 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@390: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237eb10 Cycle:390 CMD: READ, SEQNUM: 854563973, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:390 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@390: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237ebc0 Cycle:390 CMD: READ, SEQNUM: 854563974, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:390 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@390: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237ece0 Cycle:390 CMD: READ, SEQNUM: 854563975, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:391 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:391 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:391 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:391 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:391 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:391 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:391 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:391 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:391 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:391 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:391 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:391 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:391 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@391: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f1a0 Cycle:391 CMD: READ, SEQNUM: 854563976, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:391 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@391: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f250 Cycle:391 CMD: READ, SEQNUM: 854563977, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:391 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@391: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f300 Cycle:391 CMD: READ, SEQNUM: 854563978, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:391 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@391: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f3b0 Cycle:391 CMD: READ, SEQNUM: 854563979, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:392 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:392 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:392 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:392 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:392 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:392 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:392 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:392 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:392 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:392 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:392 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:392 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:392 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@392: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235e620 Cycle:392 CMD: READ, SEQNUM: 854563984, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:392 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@392: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237fff0 Cycle:392 CMD: READ, SEQNUM: 854563985, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:392 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@392: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23800a0 Cycle:392 CMD: READ, SEQNUM: 854563986, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:392 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@392: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2380150 Cycle:392 CMD: READ, SEQNUM: 854563987, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:393 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:393 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:393 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:393 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:393 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:393 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:393 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:393 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:393 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:393 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:393 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:393 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:393 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@393: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f920 Cycle:393 CMD: READ, SEQNUM: 854563980, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:393 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@393: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f9d0 Cycle:393 CMD: READ, SEQNUM: 854563981, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:393 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@393: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237fa80 Cycle:393 CMD: READ, SEQNUM: 854563982, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:393 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@393: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237fb30 Cycle:393 CMD: READ, SEQNUM: 854563983, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:394 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:394 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:394 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:394 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:394 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:394 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:394 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:394 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:394 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@394: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b510 Cycle:394 CMD: READ, SEQNUM: 854563992, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:394 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@394: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236b5c0 Cycle:394 CMD: READ, SEQNUM: 854563993, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:394 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@394: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23810b0 Cycle:394 CMD: READ, SEQNUM: 854563994, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:394 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@394: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381160 Cycle:394 CMD: READ, SEQNUM: 854563995, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:395 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:395 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:395 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:395 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:395 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:395 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:395 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:395 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:395 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:395 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@395: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2380760 Cycle:395 CMD: READ, SEQNUM: 854563988, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:395 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@395: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2380810 Cycle:395 CMD: READ, SEQNUM: 854563989, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:395 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@395: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23808c0 Cycle:395 CMD: READ, SEQNUM: 854563990, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:395 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@395: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2380970 Cycle:395 CMD: READ, SEQNUM: 854563991, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:396 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:396 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:396 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:396 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:396 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:396 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:396 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:396 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:396 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@396: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23712b0 Cycle:396 CMD: READ, SEQNUM: 854563996, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:396 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@396: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381540 Cycle:396 CMD: READ, SEQNUM: 854563997, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:396 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@396: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23815f0 Cycle:396 CMD: READ, SEQNUM: 854563998, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:396 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@396: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381720 Cycle:396 CMD: READ, SEQNUM: 854563999, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:397 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:397 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:397 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:397 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:397 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:397 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:397 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:397 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:397 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:397 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@397: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2379b70 Cycle:397 CMD: READ, SEQNUM: 854564000, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:397 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@397: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382260 Cycle:397 CMD: READ, SEQNUM: 854564001, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:397 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@397: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382310 Cycle:397 CMD: READ, SEQNUM: 854564002, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:397 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@397: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23823c0 Cycle:397 CMD: READ, SEQNUM: 854564003, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:398 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:398 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:398 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:398 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:398 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:398 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:398 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:398 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:398 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:398 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:398 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:398 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:398 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@398: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2375500 Cycle:398 CMD: READ, SEQNUM: 854564004, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:398 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@398: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23826f0 Cycle:398 CMD: READ, SEQNUM: 854564005, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:398 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@398: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23827a0 Cycle:398 CMD: READ, SEQNUM: 854564006, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:398 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@398: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382850 Cycle:398 CMD: READ, SEQNUM: 854564007, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:399 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:399 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:399 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:399 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:399 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:399 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:399 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:399 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:399 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:399 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:399 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:399 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:399 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@399: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382b60 Cycle:399 CMD: READ, SEQNUM: 854564008, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:399 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@399: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382c10 Cycle:399 CMD: READ, SEQNUM: 854564009, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:399 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@399: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382cc0 Cycle:399 CMD: READ, SEQNUM: 854564010, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:399 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@399: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382d70 Cycle:399 CMD: READ, SEQNUM: 854564011, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:400 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:400 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:400 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:400 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:400 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:400 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:400 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:400 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:400 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:400 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:400 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:400 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:400 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@400: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23838c0 Cycle:400 CMD: READ, SEQNUM: 854564012, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:400 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@400: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2383970 Cycle:400 CMD: READ, SEQNUM: 854564013, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:400 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@400: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2383a20 Cycle:400 CMD: READ, SEQNUM: 854564014, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:400 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@400: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237a320 Cycle:400 CMD: READ, SEQNUM: 854564015, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:401 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:401 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:401 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:401 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:401 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:401 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:401 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:401 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:401 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:401 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:401 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:401 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:401 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@401: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237af40 Cycle:401 CMD: READ, SEQNUM: 854564016, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:401 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@401: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237aff0 Cycle:401 CMD: READ, SEQNUM: 854564017, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:401 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@401: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b0a0 Cycle:401 CMD: READ, SEQNUM: 854564018, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:401 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@401: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2383d70 Cycle:401 CMD: READ, SEQNUM: 854564019, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:402 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:402 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:402 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:402 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:402 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:402 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:402 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:402 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:402 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:402 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:402 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:402 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:402 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@402: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359180 Cycle:402 CMD: READ, SEQNUM: 854564020, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:402 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@402: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2359230 Cycle:402 CMD: READ, SEQNUM: 854564021, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:402 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@402: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23592e0 Cycle:402 CMD: READ, SEQNUM: 854564022, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:402 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@402: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384250 Cycle:402 CMD: READ, SEQNUM: 854564023, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:403 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:403 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:403 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:403 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:403 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:403 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:403 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:403 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:403 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:403 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:403 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:403 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:403 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@403: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23846c0 Cycle:403 CMD: READ, SEQNUM: 854564024, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:403 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@403: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384770 Cycle:403 CMD: READ, SEQNUM: 854564025, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:403 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@403: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384820 Cycle:403 CMD: READ, SEQNUM: 854564026, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:403 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@403: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23848d0 Cycle:403 CMD: READ, SEQNUM: 854564027, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:404 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:404 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:404 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:404 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:404 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:404 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:404 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:404 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:404 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:404 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:404 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:404 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:404 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@404: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237de80 Cycle:404 CMD: READ, SEQNUM: 854564028, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:404 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@404: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237df30 Cycle:404 CMD: READ, SEQNUM: 854564029, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:404 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@404: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237dfe0 Cycle:404 CMD: READ, SEQNUM: 854564030, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:404 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@404: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384f60 Cycle:404 CMD: READ, SEQNUM: 854564031, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:405 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:405 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:405 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:405 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:405 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:405 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:405 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:405 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:405 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:405 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:405 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:405 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:405 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@405: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385410 Cycle:405 CMD: READ, SEQNUM: 854564032, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:405 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@405: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23854c0 Cycle:405 CMD: READ, SEQNUM: 854564033, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:405 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@405: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385570 Cycle:405 CMD: READ, SEQNUM: 854564034, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:405 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@405: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385620 Cycle:405 CMD: READ, SEQNUM: 854564035, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:406 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:406 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:406 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:406 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:406 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:406 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:406 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:406 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:406 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:406 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:406 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:406 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:406 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@406: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385a90 Cycle:406 CMD: READ, SEQNUM: 854564036, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:406 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@406: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385b40 Cycle:406 CMD: READ, SEQNUM: 854564037, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:406 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@406: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385bf0 Cycle:406 CMD: READ, SEQNUM: 854564038, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:406 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@406: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2385ca0 Cycle:406 CMD: READ, SEQNUM: 854564039, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:407 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:407 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:407 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:407 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:407 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:407 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:407 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:407 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:407 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:407 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:407 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:407 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:407 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@407: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386150 Cycle:407 CMD: READ, SEQNUM: 854564040, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:407 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@407: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386200 Cycle:407 CMD: READ, SEQNUM: 854564041, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:407 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@407: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23862b0 Cycle:407 CMD: READ, SEQNUM: 854564042, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:407 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@407: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386360 Cycle:407 CMD: READ, SEQNUM: 854564043, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:408 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:408 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:408 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:408 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:408 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:408 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:408 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:408 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:408 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:408 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:408 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:408 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:408 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@408: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386e30 Cycle:408 CMD: READ, SEQNUM: 854564048, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:408 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@408: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386ee0 Cycle:408 CMD: READ, SEQNUM: 854564049, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:408 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@408: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386f90 Cycle:408 CMD: READ, SEQNUM: 854564050, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:408 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@408: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387040 Cycle:408 CMD: READ, SEQNUM: 854564051, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:409 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:409 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:409 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:409 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:409 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:409 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:409 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:409 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:409 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:409 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:409 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:409 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:409 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@409: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23867c0 Cycle:409 CMD: READ, SEQNUM: 854564044, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:409 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@409: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386870 Cycle:409 CMD: READ, SEQNUM: 854564045, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:409 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@409: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386920 Cycle:409 CMD: READ, SEQNUM: 854564046, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:409 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@409: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23869d0 Cycle:409 CMD: READ, SEQNUM: 854564047, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:410 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:410 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:410 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:410 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:410 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:410 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:410 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:410 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:410 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@410: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237fb30 Cycle:410 CMD: READ, SEQNUM: 854564056, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:410 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@410: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378ca0 Cycle:410 CMD: READ, SEQNUM: 854564057, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:410 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@410: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378d50 Cycle:410 CMD: READ, SEQNUM: 854564058, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:410 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@410: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387d30 Cycle:410 CMD: READ, SEQNUM: 854564059, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:411 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:411 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:411 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:411 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:411 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:411 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:411 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:411 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:411 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:411 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@411: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387500 Cycle:411 CMD: READ, SEQNUM: 854564052, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:411 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@411: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23875b0 Cycle:411 CMD: READ, SEQNUM: 854564053, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:411 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@411: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387660 Cycle:411 CMD: READ, SEQNUM: 854564054, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:411 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@411: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387710 Cycle:411 CMD: READ, SEQNUM: 854564055, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:412 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:412 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:412 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:412 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:412 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:412 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:412 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:412 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:412 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@412: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23881d0 Cycle:412 CMD: READ, SEQNUM: 854564060, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:412 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@412: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388280 Cycle:412 CMD: READ, SEQNUM: 854564061, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:412 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@412: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388330 Cycle:412 CMD: READ, SEQNUM: 854564062, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:412 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@412: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23883e0 Cycle:412 CMD: READ, SEQNUM: 854564063, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:413 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:413 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:413 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:413 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:413 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:413 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:413 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:413 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:413 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:413 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@413: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388d50 Cycle:413 CMD: READ, SEQNUM: 854564064, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:413 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@413: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388e00 Cycle:413 CMD: READ, SEQNUM: 854564065, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:413 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@413: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388eb0 Cycle:413 CMD: READ, SEQNUM: 854564066, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:413 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@413: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388f60 Cycle:413 CMD: READ, SEQNUM: 854564067, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:414 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:414 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:414 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:414 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:414 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:414 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:414 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:414 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:414 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:414 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:414 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:414 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:414 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@414: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c360 Cycle:414 CMD: READ, SEQNUM: 854564068, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:414 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@414: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c410 Cycle:414 CMD: READ, SEQNUM: 854564069, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:414 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@414: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237c4c0 Cycle:414 CMD: READ, SEQNUM: 854564070, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:414 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@414: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389340 Cycle:414 CMD: READ, SEQNUM: 854564071, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:415 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:415 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:415 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:415 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:415 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:415 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:415 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:415 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:415 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:415 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:415 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:415 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:415 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@415: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389830 Cycle:415 CMD: READ, SEQNUM: 854564072, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:415 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@415: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23898e0 Cycle:415 CMD: READ, SEQNUM: 854564073, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:415 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@415: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389990 Cycle:415 CMD: READ, SEQNUM: 854564074, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:415 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@415: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389a40 Cycle:415 CMD: READ, SEQNUM: 854564075, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:416 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:416 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:416 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:416 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:416 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:416 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:416 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:416 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:416 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:416 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:416 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:416 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:416 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@416: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238a0f0 Cycle:416 CMD: READ, SEQNUM: 854564076, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:416 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@416: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238a1a0 Cycle:416 CMD: READ, SEQNUM: 854564077, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:416 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@416: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238a250 Cycle:416 CMD: READ, SEQNUM: 854564078, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:416 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@416: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238a300 Cycle:416 CMD: READ, SEQNUM: 854564079, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:417 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:417 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:417 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:417 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:417 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:417 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:417 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:417 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:417 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:417 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:417 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:417 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:417 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@417: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381e40 Cycle:417 CMD: READ, SEQNUM: 854564080, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:417 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@417: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381ef0 Cycle:417 CMD: READ, SEQNUM: 854564081, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:417 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@417: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2381fa0 Cycle:417 CMD: READ, SEQNUM: 854564082, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:417 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@417: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238a830 Cycle:417 CMD: READ, SEQNUM: 854564083, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:418 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:418 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:418 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:418 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:418 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:418 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:418 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:418 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:418 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:418 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:418 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:418 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:418 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@418: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235ffb0 Cycle:418 CMD: READ, SEQNUM: 854564084, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:418 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@418: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360060 Cycle:418 CMD: READ, SEQNUM: 854564085, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:418 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@418: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2360110 Cycle:418 CMD: READ, SEQNUM: 854564086, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:418 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@418: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238acd0 Cycle:418 CMD: READ, SEQNUM: 854564087, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:419 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:419 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:419 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:419 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:419 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:419 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:419 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:419 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:419 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:419 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:419 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:419 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:419 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@419: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b180 Cycle:419 CMD: READ, SEQNUM: 854564088, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:419 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@419: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b230 Cycle:419 CMD: READ, SEQNUM: 854564089, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:419 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@419: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b2e0 Cycle:419 CMD: READ, SEQNUM: 854564090, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:419 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@419: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b390 Cycle:419 CMD: READ, SEQNUM: 854564091, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:420 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:420 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:420 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:420 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:420 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:420 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:420 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:420 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:420 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:420 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:420 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:420 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:420 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@420: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384d50 Cycle:420 CMD: READ, SEQNUM: 854564092, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:420 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@420: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384e00 Cycle:420 CMD: READ, SEQNUM: 854564093, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:420 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@420: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384eb0 Cycle:420 CMD: READ, SEQNUM: 854564094, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:420 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@420: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ba50 Cycle:420 CMD: READ, SEQNUM: 854564095, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:421 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:421 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:421 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:421 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:421 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:421 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:421 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:421 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:421 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:421 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:421 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:421 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:421 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@421: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c110 Cycle:421 CMD: READ, SEQNUM: 854564096, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:421 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@421: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c1c0 Cycle:421 CMD: READ, SEQNUM: 854564097, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:421 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@421: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c270 Cycle:421 CMD: READ, SEQNUM: 854564098, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:421 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@421: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c320 Cycle:421 CMD: READ, SEQNUM: 854564099, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:422 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:422 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:422 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:422 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:422 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:422 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:422 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:422 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:422 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:422 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:422 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:422 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:422 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@422: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c810 Cycle:422 CMD: READ, SEQNUM: 854564100, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:422 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@422: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23836b0 Cycle:422 CMD: READ, SEQNUM: 854564101, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:422 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@422: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2383760 Cycle:422 CMD: READ, SEQNUM: 854564102, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:422 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@422: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2383810 Cycle:422 CMD: READ, SEQNUM: 854564103, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:423 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:423 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:423 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:423 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:423 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:423 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:423 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:423 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:423 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:423 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:423 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:423 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:423 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@423: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238cc80 Cycle:423 CMD: READ, SEQNUM: 854564104, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:423 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@423: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238cd30 Cycle:423 CMD: READ, SEQNUM: 854564105, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:423 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@423: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238cde0 Cycle:423 CMD: READ, SEQNUM: 854564106, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:423 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@423: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ce90 Cycle:423 CMD: READ, SEQNUM: 854564107, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:424 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:424 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:424 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:424 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:424 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:424 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:424 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:424 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:424 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:424 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:424 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:424 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:424 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@424: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238d990 Cycle:424 CMD: READ, SEQNUM: 854564112, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:424 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@424: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238da40 Cycle:424 CMD: READ, SEQNUM: 854564113, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:424 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@424: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238db10 Cycle:424 CMD: READ, SEQNUM: 854564114, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:424 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@424: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238dbe0 Cycle:424 CMD: READ, SEQNUM: 854564115, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:425 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:425 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:425 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:425 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:425 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:425 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:425 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:425 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:425 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:425 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:425 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:425 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:425 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@425: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238d340 Cycle:425 CMD: READ, SEQNUM: 854564108, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:425 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@425: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238d3f0 Cycle:425 CMD: READ, SEQNUM: 854564109, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:425 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@425: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238d4c0 Cycle:425 CMD: READ, SEQNUM: 854564110, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:425 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@425: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238d590 Cycle:425 CMD: READ, SEQNUM: 854564111, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:426 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:426 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:426 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:426 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:426 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:426 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:426 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:426 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:426 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@426: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23869d0 Cycle:426 CMD: READ, SEQNUM: 854564120, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:426 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@426: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237f9d0 Cycle:426 CMD: READ, SEQNUM: 854564121, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:426 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@426: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e8f0 Cycle:426 CMD: READ, SEQNUM: 854564122, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:426 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@426: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e9a0 Cycle:426 CMD: READ, SEQNUM: 854564123, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:427 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:427 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:427 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:427 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:427 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:427 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:427 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:427 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:427 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:427 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@427: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e060 Cycle:427 CMD: READ, SEQNUM: 854564116, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:427 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@427: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e110 Cycle:427 CMD: READ, SEQNUM: 854564117, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:427 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@427: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e1c0 Cycle:427 CMD: READ, SEQNUM: 854564118, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:427 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@427: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e270 Cycle:427 CMD: READ, SEQNUM: 854564119, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:428 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:428 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:428 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:428 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:428 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:428 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:428 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:428 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:428 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@428: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238edc0 Cycle:428 CMD: READ, SEQNUM: 854564124, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:428 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@428: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ee70 Cycle:428 CMD: READ, SEQNUM: 854564125, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:428 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@428: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ef40 Cycle:428 CMD: READ, SEQNUM: 854564126, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:428 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@428: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f010 Cycle:428 CMD: READ, SEQNUM: 854564127, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:429 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:429 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:429 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:429 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:429 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:429 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:429 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:429 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:429 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:429 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@429: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f910 Cycle:429 CMD: READ, SEQNUM: 854564128, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:429 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@429: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f9c0 Cycle:429 CMD: READ, SEQNUM: 854564129, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:429 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@429: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238fa70 Cycle:429 CMD: READ, SEQNUM: 854564130, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:429 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@429: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238fb20 Cycle:429 CMD: READ, SEQNUM: 854564131, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:430 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:430 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:430 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:430 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:430 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:430 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:430 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:430 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:430 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:430 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:430 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:430 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:430 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@430: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388280 Cycle:430 CMD: READ, SEQNUM: 854564132, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:430 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@430: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388330 Cycle:430 CMD: READ, SEQNUM: 854564133, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:430 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@430: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ff30 Cycle:430 CMD: READ, SEQNUM: 854564134, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:430 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@430: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ffe0 Cycle:430 CMD: READ, SEQNUM: 854564135, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:431 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:431 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:431 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:431 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:431 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:431 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:431 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:431 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:431 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:431 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:431 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:431 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:431 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@431: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23903c0 Cycle:431 CMD: READ, SEQNUM: 854564136, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:431 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@431: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390470 Cycle:431 CMD: READ, SEQNUM: 854564137, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:431 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@431: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390540 Cycle:431 CMD: READ, SEQNUM: 854564138, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:431 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@431: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390610 Cycle:431 CMD: READ, SEQNUM: 854564139, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:432 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:432 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:432 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:432 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:432 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:432 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:432 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:432 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:432 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:432 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:432 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:432 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:432 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@432: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390c50 Cycle:432 CMD: READ, SEQNUM: 854564140, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:432 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@432: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390d00 Cycle:432 CMD: READ, SEQNUM: 854564141, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:432 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@432: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390dd0 Cycle:432 CMD: READ, SEQNUM: 854564142, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:432 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@432: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2390ea0 Cycle:432 CMD: READ, SEQNUM: 854564143, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:433 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:433 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:433 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:433 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:433 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:433 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:433 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:433 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:433 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:433 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:433 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:433 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:433 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@433: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388930 Cycle:433 CMD: READ, SEQNUM: 854564144, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:433 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@433: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23889e0 Cycle:433 CMD: READ, SEQNUM: 854564145, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:433 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@433: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388a90 Cycle:433 CMD: READ, SEQNUM: 854564146, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:433 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@433: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23912e0 Cycle:433 CMD: READ, SEQNUM: 854564147, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:434 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:434 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:434 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:434 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:434 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:434 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:434 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:434 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:434 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:434 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:434 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:434 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:434 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@434: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366d70 Cycle:434 CMD: READ, SEQNUM: 854564148, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:434 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@434: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2366e20 Cycle:434 CMD: READ, SEQNUM: 854564149, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:434 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@434: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391790 Cycle:434 CMD: READ, SEQNUM: 854564150, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:434 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@434: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391840 Cycle:434 CMD: READ, SEQNUM: 854564151, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:435 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:435 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:435 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:435 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:435 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:435 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:435 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:435 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:435 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:435 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:435 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:435 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:435 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@435: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391c20 Cycle:435 CMD: READ, SEQNUM: 854564152, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:435 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@435: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391cd0 Cycle:435 CMD: READ, SEQNUM: 854564153, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:435 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@435: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391d80 Cycle:435 CMD: READ, SEQNUM: 854564154, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:435 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@435: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2391e30 Cycle:435 CMD: READ, SEQNUM: 854564155, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:436 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:436 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:436 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:436 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:436 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:436 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:436 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:436 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:436 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:436 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:436 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:436 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:436 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@436: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b840 Cycle:436 CMD: READ, SEQNUM: 854564156, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:436 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@436: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238b8f0 Cycle:436 CMD: READ, SEQNUM: 854564157, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:436 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@436: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23924f0 Cycle:436 CMD: READ, SEQNUM: 854564158, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:436 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@436: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23925a0 Cycle:436 CMD: READ, SEQNUM: 854564159, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:437 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:437 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:437 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:437 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:437 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:437 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:437 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:437 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:437 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:437 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:437 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:437 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:437 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@437: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392980 Cycle:437 CMD: READ, SEQNUM: 854564160, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:437 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@437: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392a30 Cycle:437 CMD: READ, SEQNUM: 854564161, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:437 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@437: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392b00 Cycle:437 CMD: READ, SEQNUM: 854564162, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:437 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@437: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392bd0 Cycle:437 CMD: READ, SEQNUM: 854564163, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:438 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:438 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:438 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:438 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:438 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:438 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:438 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:438 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:438 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:438 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:438 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:438 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:438 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@438: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2384eb0 Cycle:438 CMD: READ, SEQNUM: 854564164, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:438 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@438: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392f50 Cycle:438 CMD: READ, SEQNUM: 854564165, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:438 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@438: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393000 Cycle:438 CMD: READ, SEQNUM: 854564166, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:438 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@438: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23930b0 Cycle:438 CMD: READ, SEQNUM: 854564167, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:439 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:439 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:439 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:439 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:439 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:439 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:439 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:439 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:439 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:439 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:439 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:439 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:439 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@439: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23932b0 Cycle:439 CMD: READ, SEQNUM: 854564168, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:439 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@439: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23933a0 Cycle:439 CMD: READ, SEQNUM: 854564169, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:439 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@439: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393450 Cycle:439 CMD: READ, SEQNUM: 854564170, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:439 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@439: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393500 Cycle:439 CMD: READ, SEQNUM: 854564171, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:440 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:440 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:440 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:440 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:440 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:440 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:440 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:440 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:440 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:440 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:440 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:440 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:440 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@440: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2394140 Cycle:440 CMD: READ, SEQNUM: 854564176, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:440 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@440: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23941f0 Cycle:440 CMD: READ, SEQNUM: 854564177, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:440 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@440: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23942a0 Cycle:440 CMD: READ, SEQNUM: 854564178, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:440 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@440: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2394350 Cycle:440 CMD: READ, SEQNUM: 854564179, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:441 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:441 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:441 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:441 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:441 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:441 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:441 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:441 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:441 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:441 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:441 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:441 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:441 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@441: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393a90 Cycle:441 CMD: READ, SEQNUM: 854564172, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:441 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@441: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393b40 Cycle:441 CMD: READ, SEQNUM: 854564173, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:441 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@441: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393bf0 Cycle:441 CMD: READ, SEQNUM: 854564174, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:441 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@441: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393ca0 Cycle:441 CMD: READ, SEQNUM: 854564175, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:442 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:442 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:442 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:442 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:442 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:442 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:442 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:442 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:442 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@442: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386890 Cycle:442 CMD: READ, SEQNUM: 854564184, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:442 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@442: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395520 Cycle:442 CMD: READ, SEQNUM: 854564185, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:442 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@442: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c600 Cycle:442 CMD: READ, SEQNUM: 854564186, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:442 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@442: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238c6b0 Cycle:442 CMD: READ, SEQNUM: 854564187, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:443 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:443 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:443 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:443 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:443 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:443 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:443 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:443 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:443 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:443 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@443: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2386090 Cycle:443 CMD: READ, SEQNUM: 854564180, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:443 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@443: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23948b0 Cycle:443 CMD: READ, SEQNUM: 854564181, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:443 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@443: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2394960 Cycle:443 CMD: READ, SEQNUM: 854564182, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:443 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@443: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2394ab0 Cycle:443 CMD: READ, SEQNUM: 854564183, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:444 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:444 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:444 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:444 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:444 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:444 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:444 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:444 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:444 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@444: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395710 Cycle:444 CMD: READ, SEQNUM: 854564188, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:444 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@444: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23957c0 Cycle:444 CMD: READ, SEQNUM: 854564189, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:444 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@444: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395870 Cycle:444 CMD: READ, SEQNUM: 854564190, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:444 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@444: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395920 Cycle:444 CMD: READ, SEQNUM: 854564191, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:445 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:445 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:445 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:445 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:445 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:445 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:445 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:445 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:445 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:445 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@445: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f410 Cycle:445 CMD: READ, SEQNUM: 854564192, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:445 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@445: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396310 Cycle:445 CMD: READ, SEQNUM: 854564193, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:445 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@445: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23963c0 Cycle:445 CMD: READ, SEQNUM: 854564194, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:445 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@445: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396530 Cycle:445 CMD: READ, SEQNUM: 854564195, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:446 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:446 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:446 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:446 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:446 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:446 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:446 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:446 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:446 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:446 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:446 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:446 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:446 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@446: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238ee70 Cycle:446 CMD: READ, SEQNUM: 854564196, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:446 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@446: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387a60 Cycle:446 CMD: READ, SEQNUM: 854564197, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:446 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@446: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2378af0 Cycle:446 CMD: READ, SEQNUM: 854564198, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:446 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@446: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23969f0 Cycle:446 CMD: READ, SEQNUM: 854564199, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:447 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:447 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:447 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:447 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:447 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:447 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:447 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:447 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:447 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:447 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:447 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:447 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:447 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@447: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2387440 Cycle:447 CMD: READ, SEQNUM: 854564200, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:447 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@447: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396de0 Cycle:447 CMD: READ, SEQNUM: 854564201, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:447 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@447: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396e90 Cycle:447 CMD: READ, SEQNUM: 854564202, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:447 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@447: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397040 Cycle:447 CMD: READ, SEQNUM: 854564203, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:448 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:448 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:448 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:448 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:448 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:448 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:448 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:448 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:448 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:448 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:448 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:448 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:448 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@448: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397780 Cycle:448 CMD: READ, SEQNUM: 854564204, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:448 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@448: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397830 Cycle:448 CMD: READ, SEQNUM: 854564205, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:448 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@448: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23978e0 Cycle:448 CMD: READ, SEQNUM: 854564206, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:448 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@448: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397990 Cycle:448 CMD: READ, SEQNUM: 854564207, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:449 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:449 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:449 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:449 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:449 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:449 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:449 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:449 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:449 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:449 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:449 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:449 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:449 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@449: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f4f0 Cycle:449 CMD: READ, SEQNUM: 854564208, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:449 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@449: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f5a0 Cycle:449 CMD: READ, SEQNUM: 854564209, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:449 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@449: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f650 Cycle:449 CMD: READ, SEQNUM: 854564210, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:449 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@449: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397f40 Cycle:449 CMD: READ, SEQNUM: 854564211, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:450 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:450 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:450 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:450 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:450 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:450 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:450 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:450 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:450 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:450 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:450 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:450 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:450 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@450: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d940 Cycle:450 CMD: READ, SEQNUM: 854564212, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:450 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@450: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x236d9f0 Cycle:450 CMD: READ, SEQNUM: 854564213, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:450 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@450: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23984a0 Cycle:450 CMD: READ, SEQNUM: 854564214, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:450 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@450: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2398550 Cycle:450 CMD: READ, SEQNUM: 854564215, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:451 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:451 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:451 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:451 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:451 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:451 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:451 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:451 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:451 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:451 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:451 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:451 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:451 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@451: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389770 Cycle:451 CMD: READ, SEQNUM: 854564216, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:451 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@451: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2398880 Cycle:451 CMD: READ, SEQNUM: 854564217, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:451 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@451: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2398930 Cycle:451 CMD: READ, SEQNUM: 854564218, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:451 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@451: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2398b30 Cycle:451 CMD: READ, SEQNUM: 854564219, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:452 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:452 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:452 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:452 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:452 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:452 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:452 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:452 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:452 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:452 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:452 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:452 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:452 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@452: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392390 Cycle:452 CMD: READ, SEQNUM: 854564220, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:452 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@452: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2392440 Cycle:452 CMD: READ, SEQNUM: 854564221, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:452 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@452: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399290 Cycle:452 CMD: READ, SEQNUM: 854564222, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:452 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@452: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399340 Cycle:452 CMD: READ, SEQNUM: 854564223, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:453 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:453 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:453 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:453 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:453 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:453 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:453 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:453 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:453 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:453 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:453 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:453 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:453 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@453: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23996a0 Cycle:453 CMD: READ, SEQNUM: 854564224, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:453 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@453: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399750 Cycle:453 CMD: READ, SEQNUM: 854564225, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:453 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@453: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399800 Cycle:453 CMD: READ, SEQNUM: 854564226, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:453 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@453: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23998b0 Cycle:453 CMD: READ, SEQNUM: 854564227, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:454 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:454 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:454 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:454 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:454 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:454 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:454 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:454 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:454 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:454 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:454 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:454 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:454 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@454: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399d80 Cycle:454 CMD: READ, SEQNUM: 854564228, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:454 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@454: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399e30 Cycle:454 CMD: READ, SEQNUM: 854564229, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:454 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@454: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399ee0 Cycle:454 CMD: READ, SEQNUM: 854564230, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:454 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@454: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399f90 Cycle:454 CMD: READ, SEQNUM: 854564231, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:455 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:455 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:455 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:455 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:455 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:455 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:455 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:455 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:455 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:455 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:455 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:455 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:455 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@455: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239a470 Cycle:455 CMD: READ, SEQNUM: 854564232, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:455 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@455: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239a520 Cycle:455 CMD: READ, SEQNUM: 854564233, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:455 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@455: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239a5d0 Cycle:455 CMD: READ, SEQNUM: 854564234, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:455 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@455: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239a680 Cycle:455 CMD: READ, SEQNUM: 854564235, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:456 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:456 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:456 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:456 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:456 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:456 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:456 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:456 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:456 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:456 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:456 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:456 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:456 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@456: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b140 Cycle:456 CMD: READ, SEQNUM: 854564240, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:456 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@456: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b1f0 Cycle:456 CMD: READ, SEQNUM: 854564241, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:456 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@456: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b2a0 Cycle:456 CMD: READ, SEQNUM: 854564242, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:456 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@456: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b350 Cycle:456 CMD: READ, SEQNUM: 854564243, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:457 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:457 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:457 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:457 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:457 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:457 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:457 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:457 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:457 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:457 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:457 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:457 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:457 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@457: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ab10 Cycle:457 CMD: READ, SEQNUM: 854564236, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:457 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@457: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239abc0 Cycle:457 CMD: READ, SEQNUM: 854564237, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:457 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@457: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ac70 Cycle:457 CMD: READ, SEQNUM: 854564238, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:457 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@457: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ad20 Cycle:457 CMD: READ, SEQNUM: 854564239, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:458 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:458 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:458 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:458 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:458 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:458 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:458 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:458 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:458 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@458: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e790 Cycle:458 CMD: READ, SEQNUM: 854564248, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:458 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@458: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238e840 Cycle:458 CMD: READ, SEQNUM: 854564249, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:458 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@458: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239c1f0 Cycle:458 CMD: READ, SEQNUM: 854564250, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:458 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@458: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239c2a0 Cycle:458 CMD: READ, SEQNUM: 854564251, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:459 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:459 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:459 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:459 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:459 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:459 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:459 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:459 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:459 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:459 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@459: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b820 Cycle:459 CMD: READ, SEQNUM: 854564244, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:459 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@459: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b8d0 Cycle:459 CMD: READ, SEQNUM: 854564245, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:459 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@459: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239b980 Cycle:459 CMD: READ, SEQNUM: 854564246, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:459 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@459: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ba30 Cycle:459 CMD: READ, SEQNUM: 854564247, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:460 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:460 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:460 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:460 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:460 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:460 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:460 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:460 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:460 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@460: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x235f5c0 Cycle:460 CMD: READ, SEQNUM: 854564252, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:460 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@460: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239c670 Cycle:460 CMD: READ, SEQNUM: 854564253, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:460 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@460: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239c720 Cycle:460 CMD: READ, SEQNUM: 854564254, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:460 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@460: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239c850 Cycle:460 CMD: READ, SEQNUM: 854564255, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:461 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:461 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:461 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:461 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:461 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:461 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:461 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:461 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:461 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:461 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@461: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395d50 Cycle:461 CMD: READ, SEQNUM: 854564256, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:461 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@461: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395e00 Cycle:461 CMD: READ, SEQNUM: 854564257, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:461 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@461: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d2f0 Cycle:461 CMD: READ, SEQNUM: 854564258, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:461 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@461: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d3a0 Cycle:461 CMD: READ, SEQNUM: 854564259, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:462 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:462 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:462 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:462 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:462 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:462 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:462 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:462 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:462 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:462 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:462 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:462 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:462 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@462: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23908d0 Cycle:462 CMD: READ, SEQNUM: 854564260, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:462 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@462: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d840 Cycle:462 CMD: READ, SEQNUM: 854564261, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:462 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@462: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d8f0 Cycle:462 CMD: READ, SEQNUM: 854564262, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:462 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@462: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d9a0 Cycle:462 CMD: READ, SEQNUM: 854564263, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:463 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:463 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:463 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:463 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:463 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:463 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:463 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:463 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:463 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:463 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:463 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:463 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:463 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@463: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239dd20 Cycle:463 CMD: READ, SEQNUM: 854564264, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:463 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@463: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ddd0 Cycle:463 CMD: READ, SEQNUM: 854564265, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:463 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@463: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239de80 Cycle:463 CMD: READ, SEQNUM: 854564266, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:463 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@463: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239df30 Cycle:463 CMD: READ, SEQNUM: 854564267, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:464 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:464 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:464 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:464 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:464 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:464 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:464 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:464 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:464 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:464 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:464 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:464 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:464 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@464: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e7e0 Cycle:464 CMD: READ, SEQNUM: 854564268, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:464 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@464: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e890 Cycle:464 CMD: READ, SEQNUM: 854564269, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:464 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@464: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e940 Cycle:464 CMD: READ, SEQNUM: 854564270, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:464 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@464: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395310 Cycle:464 CMD: READ, SEQNUM: 854564271, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:465 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:465 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:465 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:465 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:465 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:465 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:465 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:465 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:465 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:465 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:465 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:465 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:465 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@465: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395ef0 Cycle:465 CMD: READ, SEQNUM: 854564272, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:465 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@465: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2395fa0 Cycle:465 CMD: READ, SEQNUM: 854564273, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:465 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@465: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396050 Cycle:465 CMD: READ, SEQNUM: 854564274, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:465 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@465: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ecb0 Cycle:465 CMD: READ, SEQNUM: 854564275, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:466 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:466 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:466 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:466 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:466 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:466 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:466 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:466 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:466 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:466 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:466 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:466 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:466 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@466: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2374210 Cycle:466 CMD: READ, SEQNUM: 854564276, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:466 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@466: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23742c0 Cycle:466 CMD: READ, SEQNUM: 854564277, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:466 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@466: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239f2a0 Cycle:466 CMD: READ, SEQNUM: 854564278, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:466 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@466: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239f350 Cycle:466 CMD: READ, SEQNUM: 854564279, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:467 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:467 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:467 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:467 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:467 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:467 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:467 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:467 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:467 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:467 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:467 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:467 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:467 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@467: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397e60 Cycle:467 CMD: READ, SEQNUM: 854564280, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:467 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@467: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239f690 Cycle:467 CMD: READ, SEQNUM: 854564281, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:467 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@467: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239f740 Cycle:467 CMD: READ, SEQNUM: 854564282, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:467 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@467: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239f7f0 Cycle:467 CMD: READ, SEQNUM: 854564283, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:468 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:468 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:468 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:468 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:468 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:468 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:468 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:468 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:468 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:468 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:468 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:468 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:468 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@468: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2399110 Cycle:468 CMD: READ, SEQNUM: 854564284, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:468 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@468: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23991c0 Cycle:468 CMD: READ, SEQNUM: 854564285, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:468 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@468: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a0000 Cycle:468 CMD: READ, SEQNUM: 854564286, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:468 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@468: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a00b0 Cycle:468 CMD: READ, SEQNUM: 854564287, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:469 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:469 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:469 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:469 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:469 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:469 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:469 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:469 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:469 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:469 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:469 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:469 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:469 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@469: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2398a50 Cycle:469 CMD: READ, SEQNUM: 854564288, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:469 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@469: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a03f0 Cycle:469 CMD: READ, SEQNUM: 854564289, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:469 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@469: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a04a0 Cycle:469 CMD: READ, SEQNUM: 854564290, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:469 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@469: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a0550 Cycle:469 CMD: READ, SEQNUM: 854564291, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:470 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:470 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:470 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:470 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:470 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:470 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:470 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:470 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:470 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:470 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:470 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:470 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:470 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@470: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2389c50 Cycle:470 CMD: READ, SEQNUM: 854564292, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:470 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@470: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a0aa0 Cycle:470 CMD: READ, SEQNUM: 854564293, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:470 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@470: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a0b50 Cycle:470 CMD: READ, SEQNUM: 854564294, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:470 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@470: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a0c00 Cycle:470 CMD: READ, SEQNUM: 854564295, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:471 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:471 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:471 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:471 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:471 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:471 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:471 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:471 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:471 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:471 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:471 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:471 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:471 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@471: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239a370 Cycle:471 CMD: READ, SEQNUM: 854564296, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:471 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@471: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1130 Cycle:471 CMD: READ, SEQNUM: 854564297, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:471 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@471: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a11e0 Cycle:471 CMD: READ, SEQNUM: 854564298, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:471 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@471: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1290 Cycle:471 CMD: READ, SEQNUM: 854564299, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:472 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:472 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:472 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:472 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:472 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:472 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:472 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:472 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:472 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:472 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:472 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:472 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:472 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@472: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1ef0 Cycle:472 CMD: READ, SEQNUM: 854564304, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:472 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@472: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1fa0 Cycle:472 CMD: READ, SEQNUM: 854564305, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:472 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@472: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2050 Cycle:472 CMD: READ, SEQNUM: 854564306, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:472 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@472: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2100 Cycle:472 CMD: READ, SEQNUM: 854564307, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:473 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:473 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:473 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:473 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:473 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:473 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:473 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:473 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:473 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:473 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:473 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:473 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:473 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@473: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1830 Cycle:473 CMD: READ, SEQNUM: 854564300, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:473 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@473: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a18e0 Cycle:473 CMD: READ, SEQNUM: 854564301, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:473 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@473: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1990 Cycle:473 CMD: READ, SEQNUM: 854564302, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:473 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@473: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1a40 Cycle:473 CMD: READ, SEQNUM: 854564303, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:474 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:474 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:474 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:474 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:474 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:474 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:474 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:474 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:474 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@474: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393b40 Cycle:474 CMD: READ, SEQNUM: 854564312, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:474 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@474: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2393bf0 Cycle:474 CMD: READ, SEQNUM: 854564313, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:474 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@474: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2fd0 Cycle:474 CMD: READ, SEQNUM: 854564314, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:474 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@474: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3080 Cycle:474 CMD: READ, SEQNUM: 854564315, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:475 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:475 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:475 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:475 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:475 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:475 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:475 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:475 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:475 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:475 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@475: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2620 Cycle:475 CMD: READ, SEQNUM: 854564308, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:475 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@475: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a26d0 Cycle:475 CMD: READ, SEQNUM: 854564309, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:475 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@475: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2780 Cycle:475 CMD: READ, SEQNUM: 854564310, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:475 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@475: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a2830 Cycle:475 CMD: READ, SEQNUM: 854564311, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:476 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:476 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:476 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:476 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:476 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:476 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:476 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:476 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:476 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@476: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a33e0 Cycle:476 CMD: READ, SEQNUM: 854564316, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:476 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@476: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3490 Cycle:476 CMD: READ, SEQNUM: 854564317, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:476 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@476: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3540 Cycle:476 CMD: READ, SEQNUM: 854564318, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:476 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@476: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a35f0 Cycle:476 CMD: READ, SEQNUM: 854564319, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:477 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:477 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:477 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:477 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:477 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:477 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:477 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:477 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:477 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:477 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@477: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4090 Cycle:477 CMD: READ, SEQNUM: 854564320, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:477 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@477: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4140 Cycle:477 CMD: READ, SEQNUM: 854564321, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:477 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@477: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a41f0 Cycle:477 CMD: READ, SEQNUM: 854564322, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:477 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@477: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a42a0 Cycle:477 CMD: READ, SEQNUM: 854564323, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:478 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:478 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:478 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:478 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:478 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:478 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:478 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:478 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:478 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:478 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:478 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:478 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:478 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@478: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397570 Cycle:478 CMD: READ, SEQNUM: 854564324, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:478 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@478: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2397620 Cycle:478 CMD: READ, SEQNUM: 854564325, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:478 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@478: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23976d0 Cycle:478 CMD: READ, SEQNUM: 854564326, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:478 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@478: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4760 Cycle:478 CMD: READ, SEQNUM: 854564327, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:479 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:479 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:479 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:479 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:479 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:479 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:479 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:479 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:479 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:479 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:479 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:479 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:479 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@479: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4c70 Cycle:479 CMD: READ, SEQNUM: 854564328, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:479 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@479: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4d20 Cycle:479 CMD: READ, SEQNUM: 854564329, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:479 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@479: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4dd0 Cycle:479 CMD: READ, SEQNUM: 854564330, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:479 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@479: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a4e80 Cycle:479 CMD: READ, SEQNUM: 854564331, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:480 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:480 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:480 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:480 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:480 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:480 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:480 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:480 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:480 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:480 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:480 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:480 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:480 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@480: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a54e0 Cycle:480 CMD: READ, SEQNUM: 854564332, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:480 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@480: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a5590 Cycle:480 CMD: READ, SEQNUM: 854564333, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:480 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@480: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a5640 Cycle:480 CMD: READ, SEQNUM: 854564334, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:480 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@480: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a56f0 Cycle:480 CMD: READ, SEQNUM: 854564335, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:481 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:481 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:481 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:481 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:481 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:481 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:481 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:481 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:481 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:481 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:481 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:481 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:481 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@481: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ced0 Cycle:481 CMD: READ, SEQNUM: 854564336, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:481 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@481: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239cf80 Cycle:481 CMD: READ, SEQNUM: 854564337, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:481 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@481: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d030 Cycle:481 CMD: READ, SEQNUM: 854564338, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:481 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@481: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a5be0 Cycle:481 CMD: READ, SEQNUM: 854564339, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:482 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:482 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:482 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:482 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:482 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:482 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:482 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:482 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:482 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:482 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:482 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:482 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:482 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@482: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b150 Cycle:482 CMD: READ, SEQNUM: 854564340, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:482 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@482: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b200 Cycle:482 CMD: READ, SEQNUM: 854564341, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:482 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@482: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x237b2b0 Cycle:482 CMD: READ, SEQNUM: 854564342, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:482 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@482: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6050 Cycle:482 CMD: READ, SEQNUM: 854564343, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:483 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:483 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:483 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:483 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:483 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:483 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:483 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:483 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:483 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:483 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:483 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:483 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:483 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@483: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a64f0 Cycle:483 CMD: READ, SEQNUM: 854564344, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:483 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@483: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a65a0 Cycle:483 CMD: READ, SEQNUM: 854564345, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:483 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@483: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6650 Cycle:483 CMD: READ, SEQNUM: 854564346, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:483 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@483: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6700 Cycle:483 CMD: READ, SEQNUM: 854564347, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:484 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:484 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:484 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:484 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:484 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:484 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:484 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:484 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:484 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:484 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:484 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:484 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:484 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@484: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239fdf0 Cycle:484 CMD: READ, SEQNUM: 854564348, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:484 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@484: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239fea0 Cycle:484 CMD: READ, SEQNUM: 854564349, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:484 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@484: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ff50 Cycle:484 CMD: READ, SEQNUM: 854564350, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:484 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@484: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6d60 Cycle:484 CMD: READ, SEQNUM: 854564351, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:485 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:485 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:485 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:485 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:485 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:485 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:485 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:485 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:485 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:485 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:485 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:485 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:485 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@485: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a7420 Cycle:485 CMD: READ, SEQNUM: 854564352, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:485 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@485: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a74d0 Cycle:485 CMD: READ, SEQNUM: 854564353, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:485 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@485: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a7580 Cycle:485 CMD: READ, SEQNUM: 854564354, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:485 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@485: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a7630 Cycle:485 CMD: READ, SEQNUM: 854564355, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:486 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:486 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:486 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:486 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:486 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:486 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:486 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:486 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:486 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:486 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:486 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:486 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:486 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@486: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a7af0 Cycle:486 CMD: READ, SEQNUM: 854564356, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:486 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@486: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e5d0 Cycle:486 CMD: READ, SEQNUM: 854564357, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:486 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@486: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e680 Cycle:486 CMD: READ, SEQNUM: 854564358, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:486 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@486: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239e730 Cycle:486 CMD: READ, SEQNUM: 854564359, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:487 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:487 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:487 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:487 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:487 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:487 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:487 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:487 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:487 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:487 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:487 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:487 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:487 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@487: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a7f60 Cycle:487 CMD: READ, SEQNUM: 854564360, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:487 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@487: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8010 Cycle:487 CMD: READ, SEQNUM: 854564361, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:487 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@487: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a80c0 Cycle:487 CMD: READ, SEQNUM: 854564362, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:487 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@487: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8170 Cycle:487 CMD: READ, SEQNUM: 854564363, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:488 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:488 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:488 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:488 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:488 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:488 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:488 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:488 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:488 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:488 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:488 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:488 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:488 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@488: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8c60 Cycle:488 CMD: READ, SEQNUM: 854564368, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:488 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@488: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8d10 Cycle:488 CMD: READ, SEQNUM: 854564369, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:488 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@488: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8dc0 Cycle:488 CMD: READ, SEQNUM: 854564370, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:488 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@488: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8e70 Cycle:488 CMD: READ, SEQNUM: 854564371, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:489 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:489 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:489 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:489 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:489 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:489 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:489 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:489 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:489 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:489 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:489 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:489 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:489 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@489: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a85e0 Cycle:489 CMD: READ, SEQNUM: 854564364, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:489 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@489: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8690 Cycle:489 CMD: READ, SEQNUM: 854564365, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:489 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@489: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8740 Cycle:489 CMD: READ, SEQNUM: 854564366, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:489 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@489: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a87f0 Cycle:489 CMD: READ, SEQNUM: 854564367, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:490 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:490 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:490 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:490 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:490 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:490 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:490 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:490 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:490 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@490: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a1a40 Cycle:490 CMD: READ, SEQNUM: 854564376, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:490 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@490: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239abc0 Cycle:490 CMD: READ, SEQNUM: 854564377, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:490 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@490: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239ac70 Cycle:490 CMD: READ, SEQNUM: 854564378, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:490 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@490: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a9bb0 Cycle:490 CMD: READ, SEQNUM: 854564379, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:491 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:491 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:491 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:491 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:491 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:491 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:491 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:491 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:491 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:491 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@491: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a9330 Cycle:491 CMD: READ, SEQNUM: 854564372, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:491 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@491: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a93e0 Cycle:491 CMD: READ, SEQNUM: 854564373, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:491 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@491: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a9490 Cycle:491 CMD: READ, SEQNUM: 854564374, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:491 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@491: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a9540 Cycle:491 CMD: READ, SEQNUM: 854564375, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:492 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:492 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:492 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:492 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:492 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:492 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:492 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:492 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:492 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@492: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa050 Cycle:492 CMD: READ, SEQNUM: 854564380, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:492 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@492: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa100 Cycle:492 CMD: READ, SEQNUM: 854564381, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:492 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@492: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa1b0 Cycle:492 CMD: READ, SEQNUM: 854564382, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:492 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@492: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa260 Cycle:492 CMD: READ, SEQNUM: 854564383, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:493 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:493 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:493 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:493 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:493 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:493 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:493 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:493 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:493 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:493 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@493: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aabd0 Cycle:493 CMD: READ, SEQNUM: 854564384, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:493 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@493: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aac80 Cycle:493 CMD: READ, SEQNUM: 854564385, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:493 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@493: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aad30 Cycle:493 CMD: READ, SEQNUM: 854564386, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:493 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@493: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aade0 Cycle:493 CMD: READ, SEQNUM: 854564387, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:494 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:494 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:494 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:494 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:494 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:494 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:494 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:494 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:494 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:494 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:494 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:494 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:494 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@494: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3490 Cycle:494 CMD: READ, SEQNUM: 854564388, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:494 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@494: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3540 Cycle:494 CMD: READ, SEQNUM: 854564389, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:494 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@494: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a35f0 Cycle:494 CMD: READ, SEQNUM: 854564390, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:494 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@494: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ab1b0 Cycle:494 CMD: READ, SEQNUM: 854564391, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:495 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:495 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:495 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:495 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:495 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:495 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:495 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:495 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:495 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:495 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:495 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:495 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:495 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@495: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ab650 Cycle:495 CMD: READ, SEQNUM: 854564392, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:495 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@495: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ab700 Cycle:495 CMD: READ, SEQNUM: 854564393, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:495 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@495: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ab7b0 Cycle:495 CMD: READ, SEQNUM: 854564394, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:495 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@495: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ab860 Cycle:495 CMD: READ, SEQNUM: 854564395, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:496 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:496 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:496 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:496 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:496 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:496 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:496 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:496 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:496 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:496 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:496 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:496 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:496 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@496: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23abf10 Cycle:496 CMD: READ, SEQNUM: 854564396, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:496 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@496: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23abfc0 Cycle:496 CMD: READ, SEQNUM: 854564397, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:496 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@496: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ac070 Cycle:496 CMD: READ, SEQNUM: 854564398, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:496 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@496: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ac120 Cycle:496 CMD: READ, SEQNUM: 854564399, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:497 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:497 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:497 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:497 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:497 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:497 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:497 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:497 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:497 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:497 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:497 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:497 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:497 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@497: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3c00 Cycle:497 CMD: READ, SEQNUM: 854564400, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:497 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@497: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3cb0 Cycle:497 CMD: READ, SEQNUM: 854564401, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:497 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@497: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3d60 Cycle:497 CMD: READ, SEQNUM: 854564402, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:497 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@497: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ac5d0 Cycle:497 CMD: READ, SEQNUM: 854564403, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:498 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:498 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:498 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:498 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:498 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:498 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:498 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:498 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:498 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:498 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:498 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:498 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:498 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@498: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382050 Cycle:498 CMD: READ, SEQNUM: 854564404, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:498 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@498: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2382100 Cycle:498 CMD: READ, SEQNUM: 854564405, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:498 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@498: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23821b0 Cycle:498 CMD: READ, SEQNUM: 854564406, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:498 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@498: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aca80 Cycle:498 CMD: READ, SEQNUM: 854564407, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:499 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:499 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:499 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:499 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:499 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:499 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:499 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:499 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:499 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:499 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:499 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:499 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:499 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@499: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23acf30 Cycle:499 CMD: READ, SEQNUM: 854564408, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:499 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@499: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23acfe0 Cycle:499 CMD: READ, SEQNUM: 854564409, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:499 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@499: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ad090 Cycle:499 CMD: READ, SEQNUM: 854564410, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:499 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@499: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ad140 Cycle:499 CMD: READ, SEQNUM: 854564411, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:500 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:500 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:500 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:500 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:500 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:500 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:500 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:500 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:500 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:500 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:500 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:500 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:500 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@500: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6b50 Cycle:500 CMD: READ, SEQNUM: 854564412, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:500 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@500: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6c00 Cycle:500 CMD: READ, SEQNUM: 854564413, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:500 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@500: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6cb0 Cycle:500 CMD: READ, SEQNUM: 854564414, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:500 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@500: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ad800 Cycle:500 CMD: READ, SEQNUM: 854564415, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:501 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:501 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:501 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:501 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:501 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:501 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:501 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:501 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:501 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:501 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:501 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:501 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:501 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@501: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23adcb0 Cycle:501 CMD: READ, SEQNUM: 854564416, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:501 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@501: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23add60 Cycle:501 CMD: READ, SEQNUM: 854564417, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:501 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@501: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ade30 Cycle:501 CMD: READ, SEQNUM: 854564418, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:501 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@501: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23adf00 Cycle:501 CMD: READ, SEQNUM: 854564419, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:502 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:502 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:502 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:502 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:502 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:502 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:502 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:502 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:502 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:502 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:502 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:502 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:502 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@502: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ae340 Cycle:502 CMD: READ, SEQNUM: 854564420, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:502 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@502: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ae3f0 Cycle:502 CMD: READ, SEQNUM: 854564421, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:502 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@502: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ae4c0 Cycle:502 CMD: READ, SEQNUM: 854564422, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:502 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@502: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ae590 Cycle:502 CMD: READ, SEQNUM: 854564423, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:503 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:503 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:503 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:503 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:503 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:503 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:503 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:503 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:503 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:503 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:503 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:503 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:503 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@503: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ae9d0 Cycle:503 CMD: READ, SEQNUM: 854564424, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:503 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@503: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aea80 Cycle:503 CMD: READ, SEQNUM: 854564425, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:503 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@503: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aeb50 Cycle:503 CMD: READ, SEQNUM: 854564426, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:503 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@503: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aec20 Cycle:503 CMD: READ, SEQNUM: 854564427, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:504 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:504 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:504 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:504 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:504 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:504 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:504 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:504 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:504 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:504 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:504 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:504 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:504 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@504: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af6b0 Cycle:504 CMD: READ, SEQNUM: 854564432, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:504 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@504: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af760 Cycle:504 CMD: READ, SEQNUM: 854564433, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:504 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@504: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af830 Cycle:504 CMD: READ, SEQNUM: 854564434, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:504 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@504: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af900 Cycle:504 CMD: READ, SEQNUM: 854564435, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:505 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:505 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:505 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:505 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:505 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:505 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:505 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:505 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:505 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:505 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:505 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:505 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:505 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@505: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af060 Cycle:505 CMD: READ, SEQNUM: 854564428, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:505 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@505: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af110 Cycle:505 CMD: READ, SEQNUM: 854564429, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:505 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@505: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af1e0 Cycle:505 CMD: READ, SEQNUM: 854564430, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:505 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@505: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23af2b0 Cycle:505 CMD: READ, SEQNUM: 854564431, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:506 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:506 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:506 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:506 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:506 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:506 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:506 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:506 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:506 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@506: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a87f0 Cycle:506 CMD: READ, SEQNUM: 854564440, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:506 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@506: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a18e0 Cycle:506 CMD: READ, SEQNUM: 854564441, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:506 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@506: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a78e0 Cycle:506 CMD: READ, SEQNUM: 854564442, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:506 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@506: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a79b0 Cycle:506 CMD: READ, SEQNUM: 854564443, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:507 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:507 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:507 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:507 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:507 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:507 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:507 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:507 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:507 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:507 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@507: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afd80 Cycle:507 CMD: READ, SEQNUM: 854564436, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:507 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@507: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afe30 Cycle:507 CMD: READ, SEQNUM: 854564437, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:507 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@507: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afee0 Cycle:507 CMD: READ, SEQNUM: 854564438, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:507 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@507: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aff90 Cycle:507 CMD: READ, SEQNUM: 854564439, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:508 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:508 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:508 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:508 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:508 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:508 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:508 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:508 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:508 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@508: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0af0 Cycle:508 CMD: READ, SEQNUM: 854564444, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:508 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@508: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0ba0 Cycle:508 CMD: READ, SEQNUM: 854564445, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:508 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@508: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0c70 Cycle:508 CMD: READ, SEQNUM: 854564446, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:508 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@508: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0d40 Cycle:508 CMD: READ, SEQNUM: 854564447, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:509 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:509 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:509 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:509 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:509 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:509 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:509 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:509 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:509 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:509 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@509: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1640 Cycle:509 CMD: READ, SEQNUM: 854564448, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:509 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@509: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b16f0 Cycle:509 CMD: READ, SEQNUM: 854564449, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:509 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@509: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b17a0 Cycle:509 CMD: READ, SEQNUM: 854564450, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:509 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@509: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1850 Cycle:509 CMD: READ, SEQNUM: 854564451, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:510 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:510 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:510 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:510 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:510 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:510 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:510 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:510 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:510 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:510 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:510 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:510 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:510 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@510: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa100 Cycle:510 CMD: READ, SEQNUM: 854564452, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:510 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@510: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa1b0 Cycle:510 CMD: READ, SEQNUM: 854564453, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:510 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@510: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa260 Cycle:510 CMD: READ, SEQNUM: 854564454, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:510 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@510: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1c80 Cycle:510 CMD: READ, SEQNUM: 854564455, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:511 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:511 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:511 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:511 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:511 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:511 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:511 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:511 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:511 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:511 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:511 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:511 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:511 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@511: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b20f0 Cycle:511 CMD: READ, SEQNUM: 854564456, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:511 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@511: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b21a0 Cycle:511 CMD: READ, SEQNUM: 854564457, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:511 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@511: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2270 Cycle:511 CMD: READ, SEQNUM: 854564458, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:511 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@511: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2340 Cycle:511 CMD: READ, SEQNUM: 854564459, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:512 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:512 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:512 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:512 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:512 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:512 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:512 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:512 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:512 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:512 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:512 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:512 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:512 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@512: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2980 Cycle:512 CMD: READ, SEQNUM: 854564460, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:512 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@512: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2a30 Cycle:512 CMD: READ, SEQNUM: 854564461, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:512 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@512: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2b00 Cycle:512 CMD: READ, SEQNUM: 854564462, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:512 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@512: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b2bd0 Cycle:512 CMD: READ, SEQNUM: 854564463, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:513 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:513 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:513 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:513 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:513 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:513 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:513 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:513 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:513 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:513 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:513 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:513 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:513 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@513: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa7b0 Cycle:513 CMD: READ, SEQNUM: 854564464, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:513 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@513: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa860 Cycle:513 CMD: READ, SEQNUM: 854564465, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:513 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@513: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aa910 Cycle:513 CMD: READ, SEQNUM: 854564466, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:513 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@513: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3010 Cycle:513 CMD: READ, SEQNUM: 854564467, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:514 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:514 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:514 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:514 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:514 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:514 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:514 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:514 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:514 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:514 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:514 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:514 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:514 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@514: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388b40 Cycle:514 CMD: READ, SEQNUM: 854564468, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:514 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@514: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2388bf0 Cycle:514 CMD: READ, SEQNUM: 854564469, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:514 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@514: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b34c0 Cycle:514 CMD: READ, SEQNUM: 854564470, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:514 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@514: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3570 Cycle:514 CMD: READ, SEQNUM: 854564471, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:515 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:515 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:515 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:515 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:515 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:515 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:515 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:515 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:515 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:515 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:515 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:515 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:515 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@515: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3950 Cycle:515 CMD: READ, SEQNUM: 854564472, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:515 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@515: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3a00 Cycle:515 CMD: READ, SEQNUM: 854564473, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:515 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@515: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3ab0 Cycle:515 CMD: READ, SEQNUM: 854564474, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:515 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@515: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b3b60 Cycle:515 CMD: READ, SEQNUM: 854564475, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:516 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:516 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:516 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:516 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:516 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:516 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:516 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:516 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:516 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:516 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:516 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:516 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:516 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@516: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ad5f0 Cycle:516 CMD: READ, SEQNUM: 854564476, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:516 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@516: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ad6a0 Cycle:516 CMD: READ, SEQNUM: 854564477, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:516 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@516: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4160 Cycle:516 CMD: READ, SEQNUM: 854564478, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:516 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@516: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4210 Cycle:516 CMD: READ, SEQNUM: 854564479, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:517 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:517 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:517 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:517 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:517 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:517 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:517 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:517 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:517 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:517 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:517 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:517 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:517 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@517: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4360 Cycle:517 CMD: READ, SEQNUM: 854564480, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:517 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@517: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4410 Cycle:517 CMD: READ, SEQNUM: 854564481, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:517 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@517: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b44c0 Cycle:517 CMD: READ, SEQNUM: 854564482, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:517 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@517: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4570 Cycle:517 CMD: READ, SEQNUM: 854564483, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:518 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:518 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:518 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:518 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:518 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:518 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:518 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:518 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:518 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:518 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:518 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:518 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:518 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@518: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a5f90 Cycle:518 CMD: READ, SEQNUM: 854564484, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:518 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@518: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4ab0 Cycle:518 CMD: READ, SEQNUM: 854564485, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:518 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@518: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4b60 Cycle:518 CMD: READ, SEQNUM: 854564486, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:518 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@518: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4cb0 Cycle:518 CMD: READ, SEQNUM: 854564487, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:519 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:519 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:519 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:519 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:519 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:519 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:519 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:519 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:519 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:519 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:519 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:519 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:519 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@519: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a6430 Cycle:519 CMD: READ, SEQNUM: 854564488, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:519 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@519: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5230 Cycle:519 CMD: READ, SEQNUM: 854564489, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:519 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@519: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b52e0 Cycle:519 CMD: READ, SEQNUM: 854564490, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:519 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@519: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b53b0 Cycle:519 CMD: READ, SEQNUM: 854564491, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:520 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:520 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:520 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:520 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:520 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:520 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:520 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:520 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:520 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:520 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:520 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:520 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:520 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@520: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5fd0 Cycle:520 CMD: READ, SEQNUM: 854564496, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:520 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@520: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b6290 Cycle:520 CMD: READ, SEQNUM: 854564497, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:520 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@520: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b6550 Cycle:520 CMD: READ, SEQNUM: 854564498, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:520 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@520: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b6810 Cycle:520 CMD: READ, SEQNUM: 854564499, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:521 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:521 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:521 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:521 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:521 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:521 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:521 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:521 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:521 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:521 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:521 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:521 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:521 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@521: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5950 Cycle:521 CMD: READ, SEQNUM: 854564492, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:521 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@521: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5a00 Cycle:521 CMD: READ, SEQNUM: 854564493, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:521 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@521: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5ab0 Cycle:521 CMD: READ, SEQNUM: 854564494, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:521 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@521: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5b60 Cycle:521 CMD: READ, SEQNUM: 854564495, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:522 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:522 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:522 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:522 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:522 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:522 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:522 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:522 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:522 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@522: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8690 Cycle:522 CMD: READ, SEQNUM: 854564504, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:522 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@522: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a8740 Cycle:522 CMD: READ, SEQNUM: 854564505, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:522 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@522: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7d90 Cycle:522 CMD: READ, SEQNUM: 854564506, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:522 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@522: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8050 Cycle:522 CMD: READ, SEQNUM: 854564507, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:523 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:523 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:523 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:523 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:523 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:523 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:523 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:523 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:523 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:523 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@523: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a650 Cycle:523 CMD: READ, SEQNUM: 854564500, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:523 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@523: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a700 Cycle:523 CMD: READ, SEQNUM: 854564501, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:523 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@523: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234a7b0 Cycle:523 CMD: READ, SEQNUM: 854564502, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:523 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@523: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7230 Cycle:523 CMD: READ, SEQNUM: 854564503, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:524 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:524 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:524 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:524 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:524 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:524 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:524 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:524 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:524 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@524: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c080 Cycle:524 CMD: READ, SEQNUM: 854564508, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:524 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@524: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c130 Cycle:524 CMD: READ, SEQNUM: 854564509, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:524 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@524: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c1e0 Cycle:524 CMD: READ, SEQNUM: 854564510, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:524 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@524: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234bb20 Cycle:524 CMD: READ, SEQNUM: 854564511, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:525 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:525 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:525 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:525 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:525 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:525 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:525 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:525 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:525 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:525 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@525: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x219c110 Cycle:525 CMD: READ, SEQNUM: 854564512, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:525 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@525: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afd80 Cycle:525 CMD: READ, SEQNUM: 854564513, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:525 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@525: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afe30 Cycle:525 CMD: READ, SEQNUM: 854564514, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:525 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@525: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23afee0 Cycle:525 CMD: READ, SEQNUM: 854564515, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:526 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:526 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:526 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:526 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:526 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:526 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:526 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:526 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:526 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:526 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:526 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:526 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:526 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@526: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a98e0 Cycle:526 CMD: READ, SEQNUM: 854564516, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:526 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@526: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239aa10 Cycle:526 CMD: READ, SEQNUM: 854564517, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:526 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@526: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b86b0 Cycle:526 CMD: READ, SEQNUM: 854564518, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:526 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@526: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8760 Cycle:526 CMD: READ, SEQNUM: 854564519, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:527 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:527 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:527 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:527 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:527 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:527 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:527 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:527 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:527 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:527 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:527 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:527 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:527 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@527: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8ab0 Cycle:527 CMD: READ, SEQNUM: 854564520, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:527 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@527: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8b60 Cycle:527 CMD: READ, SEQNUM: 854564521, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:527 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@527: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8c10 Cycle:527 CMD: READ, SEQNUM: 854564522, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:527 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@527: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b8cc0 Cycle:527 CMD: READ, SEQNUM: 854564523, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:528 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:528 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:528 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:528 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:528 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:528 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:528 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:528 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:528 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:528 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:528 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:528 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:528 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@528: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b9600 Cycle:528 CMD: READ, SEQNUM: 854564524, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:528 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@528: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b96b0 Cycle:528 CMD: READ, SEQNUM: 854564525, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:528 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@528: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b9760 Cycle:528 CMD: READ, SEQNUM: 854564526, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:528 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@528: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0610 Cycle:528 CMD: READ, SEQNUM: 854564527, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:529 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:529 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:529 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:529 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:529 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:529 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:529 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:529 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:529 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:529 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:529 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:529 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:529 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@529: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3aa0 Cycle:529 CMD: READ, SEQNUM: 854564528, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:529 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@529: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1220 Cycle:529 CMD: READ, SEQNUM: 854564529, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:529 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@529: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b12d0 Cycle:529 CMD: READ, SEQNUM: 854564530, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:529 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@529: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b9b40 Cycle:529 CMD: READ, SEQNUM: 854564531, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:530 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:530 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:530 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:530 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:530 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:530 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:530 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:530 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:530 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:530 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:530 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:530 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:530 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@530: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f7b0 Cycle:530 CMD: READ, SEQNUM: 854564532, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:530 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@530: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x238f860 Cycle:530 CMD: READ, SEQNUM: 854564533, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:530 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@530: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba170 Cycle:530 CMD: READ, SEQNUM: 854564534, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:530 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@530: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba220 Cycle:530 CMD: READ, SEQNUM: 854564535, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:531 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:531 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:531 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:531 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:531 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:531 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:531 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:531 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:531 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:531 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:531 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:531 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:531 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@531: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba540 Cycle:531 CMD: READ, SEQNUM: 854564536, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:531 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@531: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba5f0 Cycle:531 CMD: READ, SEQNUM: 854564537, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:531 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@531: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba6a0 Cycle:531 CMD: READ, SEQNUM: 854564538, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:531 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@531: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ba750 Cycle:531 CMD: READ, SEQNUM: 854564539, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:532 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:532 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:532 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:532 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:532 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:532 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:532 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:532 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:532 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:532 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:532 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:532 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:532 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@532: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b4000 Cycle:532 CMD: READ, SEQNUM: 854564540, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:532 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@532: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b40b0 Cycle:532 CMD: READ, SEQNUM: 854564541, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:532 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@532: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bafb0 Cycle:532 CMD: READ, SEQNUM: 854564542, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:532 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@532: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bb060 Cycle:532 CMD: READ, SEQNUM: 854564543, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:533 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:533 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:533 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:533 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:533 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:533 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:533 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:533 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:533 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:533 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:533 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:533 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:533 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@533: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bb380 Cycle:533 CMD: READ, SEQNUM: 854564544, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:533 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@533: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bb430 Cycle:533 CMD: READ, SEQNUM: 854564545, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:533 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@533: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bb4e0 Cycle:533 CMD: READ, SEQNUM: 854564546, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:533 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@533: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bb590 Cycle:533 CMD: READ, SEQNUM: 854564547, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:534 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:534 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:534 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:534 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:534 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:534 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:534 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:534 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:534 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:534 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:534 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:534 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:534 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@534: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bba40 Cycle:534 CMD: READ, SEQNUM: 854564548, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:534 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@534: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bbaf0 Cycle:534 CMD: READ, SEQNUM: 854564549, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:534 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@534: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bbba0 Cycle:534 CMD: READ, SEQNUM: 854564550, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:534 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@534: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bbc50 Cycle:534 CMD: READ, SEQNUM: 854564551, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:535 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:535 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:535 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:535 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:535 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:535 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:535 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:535 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:535 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:535 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:535 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:535 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:535 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@535: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc0e0 Cycle:535 CMD: READ, SEQNUM: 854564552, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:535 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@535: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc190 Cycle:535 CMD: READ, SEQNUM: 854564553, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:535 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@535: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc240 Cycle:535 CMD: READ, SEQNUM: 854564554, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:535 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@535: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc2f0 Cycle:535 CMD: READ, SEQNUM: 854564555, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:536 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:536 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:536 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:536 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:536 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:536 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:536 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:536 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:536 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:536 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:536 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:536 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:536 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@536: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bcdd0 Cycle:536 CMD: READ, SEQNUM: 854564560, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:536 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@536: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bce80 Cycle:536 CMD: READ, SEQNUM: 854564561, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:536 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@536: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bcf30 Cycle:536 CMD: READ, SEQNUM: 854564562, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:536 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@536: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bcfe0 Cycle:536 CMD: READ, SEQNUM: 854564563, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:537 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:537 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:537 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:537 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:537 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:537 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:537 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:537 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:537 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:537 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:537 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:537 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:537 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@537: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc7a0 Cycle:537 CMD: READ, SEQNUM: 854564556, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:537 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@537: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc850 Cycle:537 CMD: READ, SEQNUM: 854564557, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:537 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@537: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc900 Cycle:537 CMD: READ, SEQNUM: 854564558, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:537 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@537: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc9b0 Cycle:537 CMD: READ, SEQNUM: 854564559, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:538 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:538 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:538 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:538 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:538 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:538 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:538 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:538 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:538 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@538: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b04b0 Cycle:538 CMD: READ, SEQNUM: 854564568, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:538 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@538: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b0560 Cycle:538 CMD: READ, SEQNUM: 854564569, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:538 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@538: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bded0 Cycle:538 CMD: READ, SEQNUM: 854564570, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:538 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@538: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bdf80 Cycle:538 CMD: READ, SEQNUM: 854564571, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:539 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:539 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:539 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:539 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:539 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:539 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:539 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:539 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:539 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:539 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@539: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bd4e0 Cycle:539 CMD: READ, SEQNUM: 854564564, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:539 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@539: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bd590 Cycle:539 CMD: READ, SEQNUM: 854564565, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:539 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@539: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bd640 Cycle:539 CMD: READ, SEQNUM: 854564566, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:539 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@539: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bd6f0 Cycle:539 CMD: READ, SEQNUM: 854564567, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:540 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:540 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:540 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:540 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:540 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:540 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:540 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:540 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:540 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@540: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be2c0 Cycle:540 CMD: READ, SEQNUM: 854564572, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:540 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@540: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be370 Cycle:540 CMD: READ, SEQNUM: 854564573, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:540 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@540: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be420 Cycle:540 CMD: READ, SEQNUM: 854564574, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:540 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@540: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be4d0 Cycle:540 CMD: READ, SEQNUM: 854564575, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:541 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:541 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:541 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:541 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:541 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:541 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:541 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:541 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:541 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:541 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@541: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2199490 Cycle:541 CMD: READ, SEQNUM: 854564576, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:541 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@541: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23beee0 Cycle:541 CMD: READ, SEQNUM: 854564577, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:541 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@541: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bef90 Cycle:541 CMD: READ, SEQNUM: 854564578, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:541 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@541: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf040 Cycle:541 CMD: READ, SEQNUM: 854564579, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:542 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:542 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:542 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:542 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:542 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:542 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:542 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:542 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:542 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:542 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:542 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:542 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:542 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@542: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234c1e0 Cycle:542 CMD: READ, SEQNUM: 854564580, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:542 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@542: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf4a0 Cycle:542 CMD: READ, SEQNUM: 854564581, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:542 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@542: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf550 Cycle:542 CMD: READ, SEQNUM: 854564582, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:542 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@542: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf600 Cycle:542 CMD: READ, SEQNUM: 854564583, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:543 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:543 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:543 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:543 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:543 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:543 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:543 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:543 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:543 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:543 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:543 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:543 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:543 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@543: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf8a0 Cycle:543 CMD: READ, SEQNUM: 854564584, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:543 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@543: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bf9b0 Cycle:543 CMD: READ, SEQNUM: 854564585, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:543 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@543: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bfa60 Cycle:543 CMD: READ, SEQNUM: 854564586, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:543 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@543: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bfb10 Cycle:543 CMD: READ, SEQNUM: 854564587, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:544 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:544 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:544 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:544 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:544 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:544 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:544 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:544 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:544 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:544 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:544 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:544 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:544 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@544: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c02d0 Cycle:544 CMD: READ, SEQNUM: 854564588, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:544 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@544: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c0380 Cycle:544 CMD: READ, SEQNUM: 854564589, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:544 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@544: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c0430 Cycle:544 CMD: READ, SEQNUM: 854564590, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:544 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@544: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c04e0 Cycle:544 CMD: READ, SEQNUM: 854564591, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:545 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:545 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:545 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:545 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:545 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:545 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:545 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:545 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:545 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:545 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:545 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:545 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:545 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@545: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2198380 Cycle:545 CMD: READ, SEQNUM: 854564592, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:545 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@545: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2198430 Cycle:545 CMD: READ, SEQNUM: 854564593, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:545 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@545: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c0990 Cycle:545 CMD: READ, SEQNUM: 854564594, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:545 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@545: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c0a40 Cycle:545 CMD: READ, SEQNUM: 854564595, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:546 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:546 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:546 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:546 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:546 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:546 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:546 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:546 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:546 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:546 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:546 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:546 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:546 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@546: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396190 Cycle:546 CMD: READ, SEQNUM: 854564596, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:546 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@546: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2396240 Cycle:546 CMD: READ, SEQNUM: 854564597, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:546 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@546: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c0fb0 Cycle:546 CMD: READ, SEQNUM: 854564598, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:546 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@546: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1060 Cycle:546 CMD: READ, SEQNUM: 854564599, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:547 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:547 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:547 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:547 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:547 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:547 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:547 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:547 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:547 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:547 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:547 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:547 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:547 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@547: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1380 Cycle:547 CMD: READ, SEQNUM: 854564600, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:547 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@547: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c12d0 Cycle:547 CMD: READ, SEQNUM: 854564601, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:547 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@547: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1380 Cycle:547 CMD: READ, SEQNUM: 854564602, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:547 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@547: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1430 Cycle:547 CMD: READ, SEQNUM: 854564603, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:548 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:548 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:548 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:548 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:548 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:548 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:548 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:548 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:548 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:548 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:548 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:548 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:548 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@548: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bae30 Cycle:548 CMD: READ, SEQNUM: 854564604, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:548 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@548: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23baee0 Cycle:548 CMD: READ, SEQNUM: 854564605, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:548 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@548: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1ce0 Cycle:548 CMD: READ, SEQNUM: 854564606, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:548 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@548: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1d90 Cycle:548 CMD: READ, SEQNUM: 854564607, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:549 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:549 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:549 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:549 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:549 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:549 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:549 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:549 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:549 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:549 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:549 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:549 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:549 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@549: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c22e0 Cycle:549 CMD: READ, SEQNUM: 854564608, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:549 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@549: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2390 Cycle:549 CMD: READ, SEQNUM: 854564609, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:549 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@549: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2440 Cycle:549 CMD: READ, SEQNUM: 854564610, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:549 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@549: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c24f0 Cycle:549 CMD: READ, SEQNUM: 854564611, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:550 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:550 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:550 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:550 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:550 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:550 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:550 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:550 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:550 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:550 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:550 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:550 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:550 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@550: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2a30 Cycle:550 CMD: READ, SEQNUM: 854564612, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:550 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@550: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b93f0 Cycle:550 CMD: READ, SEQNUM: 854564613, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:550 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@550: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b94c0 Cycle:550 CMD: READ, SEQNUM: 854564614, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:550 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@550: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2ae0 Cycle:550 CMD: READ, SEQNUM: 854564615, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:551 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:551 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:551 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:551 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:551 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:551 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:551 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:551 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:551 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:551 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:551 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:551 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:551 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@551: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bbfe0 Cycle:551 CMD: READ, SEQNUM: 854564616, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:551 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@551: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2e80 Cycle:551 CMD: READ, SEQNUM: 854564617, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:551 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@551: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2f30 Cycle:551 CMD: READ, SEQNUM: 854564618, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:551 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@551: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2fe0 Cycle:551 CMD: READ, SEQNUM: 854564619, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:552 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:552 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:552 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:552 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:552 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:552 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:552 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:552 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:552 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:552 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:552 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:552 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:552 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@552: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3c30 Cycle:552 CMD: READ, SEQNUM: 854564624, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:552 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@552: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3ce0 Cycle:552 CMD: READ, SEQNUM: 854564625, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:552 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@552: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3d90 Cycle:552 CMD: READ, SEQNUM: 854564626, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:552 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@552: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3e40 Cycle:552 CMD: READ, SEQNUM: 854564627, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:553 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:553 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:553 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:553 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:553 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:553 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:553 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:553 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:553 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:553 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:553 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:553 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:553 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@553: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3580 Cycle:553 CMD: READ, SEQNUM: 854564620, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:553 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@553: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3630 Cycle:553 CMD: READ, SEQNUM: 854564621, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:553 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@553: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c36e0 Cycle:553 CMD: READ, SEQNUM: 854564622, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:553 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@553: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3790 Cycle:553 CMD: READ, SEQNUM: 854564623, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:554 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:554 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:554 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:554 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:554 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:554 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:554 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:554 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:554 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@554: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5a00 Cycle:554 CMD: READ, SEQNUM: 854564632, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:554 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@554: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b5ab0 Cycle:554 CMD: READ, SEQNUM: 854564633, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:554 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@554: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c4d30 Cycle:554 CMD: READ, SEQNUM: 854564634, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:554 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@554: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c4de0 Cycle:554 CMD: READ, SEQNUM: 854564635, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:555 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:555 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:555 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:555 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:555 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:555 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:555 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:555 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:555 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:555 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@555: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c4380 Cycle:555 CMD: READ, SEQNUM: 854564628, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:555 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@555: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c4430 Cycle:555 CMD: READ, SEQNUM: 854564629, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:555 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@555: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c44e0 Cycle:555 CMD: READ, SEQNUM: 854564630, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:555 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@555: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c4590 Cycle:555 CMD: READ, SEQNUM: 854564631, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:556 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:556 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:556 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:556 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:556 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:556 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:556 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:556 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:556 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@556: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c53f0 Cycle:556 CMD: READ, SEQNUM: 854564636, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:556 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@556: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c54a0 Cycle:556 CMD: READ, SEQNUM: 854564637, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:556 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@556: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5550 Cycle:556 CMD: READ, SEQNUM: 854564638, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:556 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@556: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5600 Cycle:556 CMD: READ, SEQNUM: 854564639, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:557 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:557 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:557 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:557 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:557 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:557 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:557 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:557 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:557 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:557 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@557: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5f70 Cycle:557 CMD: READ, SEQNUM: 854564640, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:557 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@557: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6020 Cycle:557 CMD: READ, SEQNUM: 854564641, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:557 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@557: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c60d0 Cycle:557 CMD: READ, SEQNUM: 854564642, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:557 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@557: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6180 Cycle:557 CMD: READ, SEQNUM: 854564643, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:558 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:558 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:558 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:558 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:558 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:558 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:558 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:558 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:558 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:558 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:558 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:558 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:558 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@558: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be370 Cycle:558 CMD: READ, SEQNUM: 854564644, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:558 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@558: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be420 Cycle:558 CMD: READ, SEQNUM: 854564645, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:558 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@558: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23be4d0 Cycle:558 CMD: READ, SEQNUM: 854564646, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:558 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@558: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6560 Cycle:558 CMD: READ, SEQNUM: 854564647, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:559 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:559 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:559 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:559 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:559 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:559 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:559 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:559 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:559 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:559 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:559 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:559 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:559 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@559: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c69f0 Cycle:559 CMD: READ, SEQNUM: 854564648, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:559 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@559: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6aa0 Cycle:559 CMD: READ, SEQNUM: 854564649, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:559 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@559: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6b50 Cycle:559 CMD: READ, SEQNUM: 854564650, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:559 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@559: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c6c00 Cycle:559 CMD: READ, SEQNUM: 854564651, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:560 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:560 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:560 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:560 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:560 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:560 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:560 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:560 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:560 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:560 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:560 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:560 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:560 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@560: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c72d0 Cycle:560 CMD: READ, SEQNUM: 854564652, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:560 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@560: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c7380 Cycle:560 CMD: READ, SEQNUM: 854564653, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:560 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@560: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c7430 Cycle:560 CMD: READ, SEQNUM: 854564654, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:560 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@560: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c74e0 Cycle:560 CMD: READ, SEQNUM: 854564655, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:561 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:561 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:561 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:561 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:561 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:561 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:561 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:561 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:561 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:561 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:561 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:561 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:561 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@561: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23beac0 Cycle:561 CMD: READ, SEQNUM: 854564656, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:561 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@561: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23beb70 Cycle:561 CMD: READ, SEQNUM: 854564657, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:561 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@561: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bec20 Cycle:561 CMD: READ, SEQNUM: 854564658, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:561 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@561: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c79d0 Cycle:561 CMD: READ, SEQNUM: 854564659, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:562 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:562 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:562 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:562 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:562 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:562 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:562 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:562 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:562 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:562 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:562 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:562 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:562 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@562: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d0e0 Cycle:562 CMD: READ, SEQNUM: 854564660, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:562 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@562: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d190 Cycle:562 CMD: READ, SEQNUM: 854564661, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:562 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@562: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x239d240 Cycle:562 CMD: READ, SEQNUM: 854564662, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:562 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@562: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c7e50 Cycle:562 CMD: READ, SEQNUM: 854564663, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:563 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:563 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:563 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:563 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:563 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:563 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:563 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:563 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:563 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:563 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:563 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:563 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:563 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@563: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c82d0 Cycle:563 CMD: READ, SEQNUM: 854564664, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:563 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@563: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c8380 Cycle:563 CMD: READ, SEQNUM: 854564665, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:563 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@563: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c8430 Cycle:563 CMD: READ, SEQNUM: 854564666, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:563 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@563: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c84e0 Cycle:563 CMD: READ, SEQNUM: 854564667, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:564 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:564 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:564 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:564 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:564 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:564 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:564 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:564 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:564 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:564 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:564 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:564 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:564 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@564: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1ad0 Cycle:564 CMD: READ, SEQNUM: 854564668, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:564 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@564: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1b80 Cycle:564 CMD: READ, SEQNUM: 854564669, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:564 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@564: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c1c30 Cycle:564 CMD: READ, SEQNUM: 854564670, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:564 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@564: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c8b70 Cycle:564 CMD: READ, SEQNUM: 854564671, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:565 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:565 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:565 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:565 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:565 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:565 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:565 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:565 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:565 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:565 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:565 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:565 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:565 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@565: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9020 Cycle:565 CMD: READ, SEQNUM: 854564672, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:565 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@565: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c90d0 Cycle:565 CMD: READ, SEQNUM: 854564673, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:565 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@565: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9180 Cycle:565 CMD: READ, SEQNUM: 854564674, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:565 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@565: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9230 Cycle:565 CMD: READ, SEQNUM: 854564675, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:566 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:566 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:566 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:566 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:566 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:566 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:566 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:566 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:566 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:566 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:566 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:566 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:566 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@566: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c96c0 Cycle:566 CMD: READ, SEQNUM: 854564676, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:566 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@566: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9770 Cycle:566 CMD: READ, SEQNUM: 854564677, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:566 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@566: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9820 Cycle:566 CMD: READ, SEQNUM: 854564678, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:566 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@566: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c98d0 Cycle:566 CMD: READ, SEQNUM: 854564679, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:567 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:567 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:567 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:567 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:567 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:567 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:567 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:567 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:567 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:567 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:567 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:567 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:567 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@567: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9d80 Cycle:567 CMD: READ, SEQNUM: 854564680, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:567 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@567: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9e30 Cycle:567 CMD: READ, SEQNUM: 854564681, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:567 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@567: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9ee0 Cycle:567 CMD: READ, SEQNUM: 854564682, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:567 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@567: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9f90 Cycle:567 CMD: READ, SEQNUM: 854564683, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:568 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:568 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:568 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:568 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:568 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:568 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:568 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:568 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:568 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:568 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:568 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:568 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:568 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@568: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cab10 Cycle:568 CMD: READ, SEQNUM: 854564688, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:568 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@568: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cabc0 Cycle:568 CMD: READ, SEQNUM: 854564689, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:568 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@568: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cac70 Cycle:568 CMD: READ, SEQNUM: 854564690, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:568 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@568: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cad20 Cycle:568 CMD: READ, SEQNUM: 854564691, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:569 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:569 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:569 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:569 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:569 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:569 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:569 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:569 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:569 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:569 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:569 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:569 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:569 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@569: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca410 Cycle:569 CMD: READ, SEQNUM: 854564684, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:569 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@569: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca4c0 Cycle:569 CMD: READ, SEQNUM: 854564685, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:569 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@569: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca570 Cycle:569 CMD: READ, SEQNUM: 854564686, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:569 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@569: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca620 Cycle:569 CMD: READ, SEQNUM: 854564687, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:570 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:570 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:570 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:570 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:570 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:570 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:570 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:570 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:570 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@570: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3790 Cycle:570 CMD: READ, SEQNUM: 854564696, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:570 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@570: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc850 Cycle:570 CMD: READ, SEQNUM: 854564697, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:570 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@570: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc900 Cycle:570 CMD: READ, SEQNUM: 854564698, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:570 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@570: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c2820 Cycle:570 CMD: READ, SEQNUM: 854564699, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:571 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:571 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:571 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:571 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:571 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:571 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:571 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:571 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:571 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:571 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@571: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cb1f0 Cycle:571 CMD: READ, SEQNUM: 854564692, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:571 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@571: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cb2a0 Cycle:571 CMD: READ, SEQNUM: 854564693, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:571 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@571: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cb350 Cycle:571 CMD: READ, SEQNUM: 854564694, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:571 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@571: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cb400 Cycle:571 CMD: READ, SEQNUM: 854564695, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:572 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:572 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:572 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:572 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:572 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:572 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:572 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:572 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:572 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@572: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cbf30 Cycle:572 CMD: READ, SEQNUM: 854564700, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:572 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@572: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cbfe0 Cycle:572 CMD: READ, SEQNUM: 854564701, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:572 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@572: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc090 Cycle:572 CMD: READ, SEQNUM: 854564702, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:572 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@572: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc140 Cycle:572 CMD: READ, SEQNUM: 854564703, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:573 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:573 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:573 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:573 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:573 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:573 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:573 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:573 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:573 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:573 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@573: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ccab0 Cycle:573 CMD: READ, SEQNUM: 854564704, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:573 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@573: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ccb60 Cycle:573 CMD: READ, SEQNUM: 854564705, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:573 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@573: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ccc10 Cycle:573 CMD: READ, SEQNUM: 854564706, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:573 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@573: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cccc0 Cycle:573 CMD: READ, SEQNUM: 854564707, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:574 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:574 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:574 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:574 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:574 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:574 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:574 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:574 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:574 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:574 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:574 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:574 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:574 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@574: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c54a0 Cycle:574 CMD: READ, SEQNUM: 854564708, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:574 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@574: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5550 Cycle:574 CMD: READ, SEQNUM: 854564709, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:574 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@574: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5600 Cycle:574 CMD: READ, SEQNUM: 854564710, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:574 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@574: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cd070 Cycle:574 CMD: READ, SEQNUM: 854564711, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:575 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:575 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:575 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:575 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:575 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:575 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:575 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:575 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:575 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:575 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:575 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:575 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:575 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@575: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cd520 Cycle:575 CMD: READ, SEQNUM: 854564712, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:575 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@575: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cd5d0 Cycle:575 CMD: READ, SEQNUM: 854564713, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:575 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@575: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cd680 Cycle:575 CMD: READ, SEQNUM: 854564714, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:575 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@575: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cd730 Cycle:575 CMD: READ, SEQNUM: 854564715, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:576 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:576 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:576 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:576 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:576 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:576 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:576 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:576 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:576 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:576 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:576 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:576 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:576 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@576: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cddf0 Cycle:576 CMD: READ, SEQNUM: 854564716, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:576 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@576: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cdea0 Cycle:576 CMD: READ, SEQNUM: 854564717, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:576 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@576: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cdf50 Cycle:576 CMD: READ, SEQNUM: 854564718, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:576 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@576: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ce000 Cycle:576 CMD: READ, SEQNUM: 854564719, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:577 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:577 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:577 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:577 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:577 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:577 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:577 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:577 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:577 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:577 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:577 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:577 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:577 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@577: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5b50 Cycle:577 CMD: READ, SEQNUM: 854564720, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:577 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@577: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5c00 Cycle:577 CMD: READ, SEQNUM: 854564721, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:577 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@577: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5cb0 Cycle:577 CMD: READ, SEQNUM: 854564722, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:577 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@577: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ce4b0 Cycle:577 CMD: READ, SEQNUM: 854564723, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:578 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:578 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:578 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:578 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:578 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:578 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:578 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:578 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:578 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:578 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:578 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:578 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:578 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@578: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3e10 Cycle:578 CMD: READ, SEQNUM: 854564724, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:578 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@578: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3ec0 Cycle:578 CMD: READ, SEQNUM: 854564725, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:578 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@578: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23a3f70 Cycle:578 CMD: READ, SEQNUM: 854564726, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:578 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@578: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ce960 Cycle:578 CMD: READ, SEQNUM: 854564727, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:579 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:579 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:579 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:579 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:579 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:579 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:579 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:579 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:579 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:579 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:579 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:579 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:579 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@579: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cee10 Cycle:579 CMD: READ, SEQNUM: 854564728, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:579 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@579: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ceec0 Cycle:579 CMD: READ, SEQNUM: 854564729, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:579 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@579: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cef70 Cycle:579 CMD: READ, SEQNUM: 854564730, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:579 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@579: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cf040 Cycle:579 CMD: READ, SEQNUM: 854564731, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:580 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:580 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:580 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:580 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:580 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:580 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:580 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:580 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:580 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:580 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:580 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:580 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:580 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@580: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c8960 Cycle:580 CMD: READ, SEQNUM: 854564732, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:580 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@580: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c8a10 Cycle:580 CMD: READ, SEQNUM: 854564733, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:580 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@580: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cf6c0 Cycle:580 CMD: READ, SEQNUM: 854564734, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:580 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@580: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cf770 Cycle:580 CMD: READ, SEQNUM: 854564735, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:581 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:581 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:581 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:581 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:581 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:581 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:581 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:581 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:581 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:581 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:581 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:581 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:581 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@581: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cfb50 Cycle:581 CMD: READ, SEQNUM: 854564736, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:581 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@581: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cfc00 Cycle:581 CMD: READ, SEQNUM: 854564737, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:581 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@581: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cfcd0 Cycle:581 CMD: READ, SEQNUM: 854564738, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:581 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@581: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cfda0 Cycle:581 CMD: READ, SEQNUM: 854564739, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:582 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:582 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:582 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:582 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:582 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:582 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:582 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:582 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:582 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:582 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:582 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:582 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:582 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@582: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d01e0 Cycle:582 CMD: READ, SEQNUM: 854564740, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:582 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@582: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0290 Cycle:582 CMD: READ, SEQNUM: 854564741, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:582 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@582: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0340 Cycle:582 CMD: READ, SEQNUM: 854564742, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:582 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@582: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0410 Cycle:582 CMD: READ, SEQNUM: 854564743, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:583 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:583 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:583 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:583 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:583 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:583 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:583 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:583 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:583 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:583 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:583 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:583 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:583 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@583: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0880 Cycle:583 CMD: READ, SEQNUM: 854564744, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:583 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@583: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0930 Cycle:583 CMD: READ, SEQNUM: 854564745, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:583 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@583: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0a00 Cycle:583 CMD: READ, SEQNUM: 854564746, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:583 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@583: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0ad0 Cycle:583 CMD: READ, SEQNUM: 854564747, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:584 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:584 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:584 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:584 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:584 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:584 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:584 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:584 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:584 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:584 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:584 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:584 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:584 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@584: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1560 Cycle:584 CMD: READ, SEQNUM: 854564752, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:584 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@584: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1610 Cycle:584 CMD: READ, SEQNUM: 854564753, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:584 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@584: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d16c0 Cycle:584 CMD: READ, SEQNUM: 854564754, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:584 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@584: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1770 Cycle:584 CMD: READ, SEQNUM: 854564755, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:585 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:585 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:585 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:585 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:585 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:585 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:585 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:585 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:585 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:585 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:585 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:585 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:585 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@585: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0f10 Cycle:585 CMD: READ, SEQNUM: 854564748, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:585 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@585: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d0fc0 Cycle:585 CMD: READ, SEQNUM: 854564749, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:585 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@585: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1090 Cycle:585 CMD: READ, SEQNUM: 854564750, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:585 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@585: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1160 Cycle:585 CMD: READ, SEQNUM: 854564751, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:586 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:586 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:586 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:586 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:586 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:586 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:586 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:586 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:586 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@586: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca620 Cycle:586 CMD: READ, SEQNUM: 854564760, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:586 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@586: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c3630 Cycle:586 CMD: READ, SEQNUM: 854564761, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:586 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@586: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c36e0 Cycle:586 CMD: READ, SEQNUM: 854564762, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:586 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@586: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d24f0 Cycle:586 CMD: READ, SEQNUM: 854564763, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:587 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:587 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:587 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:587 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:587 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:587 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:587 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:587 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:587 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:587 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@587: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1c60 Cycle:587 CMD: READ, SEQNUM: 854564756, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:587 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@587: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1d10 Cycle:587 CMD: READ, SEQNUM: 854564757, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:587 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@587: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1dc0 Cycle:587 CMD: READ, SEQNUM: 854564758, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:587 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@587: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d1e70 Cycle:587 CMD: READ, SEQNUM: 854564759, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:588 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:588 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:588 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:588 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:588 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:588 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:588 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:588 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:588 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@588: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d29e0 Cycle:588 CMD: READ, SEQNUM: 854564764, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:588 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@588: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d2a90 Cycle:588 CMD: READ, SEQNUM: 854564765, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:588 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@588: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d2b40 Cycle:588 CMD: READ, SEQNUM: 854564766, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:588 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@588: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d2bf0 Cycle:588 CMD: READ, SEQNUM: 854564767, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:589 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:589 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:589 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:589 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:589 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:589 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:589 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:589 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:589 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:589 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@589: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3550 Cycle:589 CMD: READ, SEQNUM: 854564768, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:589 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@589: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3600 Cycle:589 CMD: READ, SEQNUM: 854564769, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:589 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@589: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d36b0 Cycle:589 CMD: READ, SEQNUM: 854564770, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:589 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@589: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3760 Cycle:589 CMD: READ, SEQNUM: 854564771, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:590 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:590 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:590 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:590 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:590 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:590 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:590 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:590 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:590 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:590 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:590 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:590 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:590 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@590: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cbfe0 Cycle:590 CMD: READ, SEQNUM: 854564772, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:590 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@590: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc090 Cycle:590 CMD: READ, SEQNUM: 854564773, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:590 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@590: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3b60 Cycle:590 CMD: READ, SEQNUM: 854564774, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:590 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@590: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3c10 Cycle:590 CMD: READ, SEQNUM: 854564775, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:591 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:591 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:591 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:591 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:591 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:591 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:591 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:591 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:591 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:591 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:591 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:591 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:591 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@591: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3ff0 Cycle:591 CMD: READ, SEQNUM: 854564776, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:591 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@591: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d40a0 Cycle:591 CMD: READ, SEQNUM: 854564777, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:591 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@591: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4170 Cycle:591 CMD: READ, SEQNUM: 854564778, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:591 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@591: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4240 Cycle:591 CMD: READ, SEQNUM: 854564779, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:592 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:592 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:592 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:592 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:592 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:592 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:592 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:592 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:592 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:592 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:592 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:592 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:592 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@592: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4a90 Cycle:592 CMD: READ, SEQNUM: 854564780, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:592 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@592: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4b40 Cycle:592 CMD: READ, SEQNUM: 854564781, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:592 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@592: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4bf0 Cycle:592 CMD: READ, SEQNUM: 854564782, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:592 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@592: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cba20 Cycle:592 CMD: READ, SEQNUM: 854564783, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:593 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:593 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:593 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:593 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:593 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:593 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:593 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:593 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:593 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:593 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:593 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:593 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:593 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@593: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc690 Cycle:593 CMD: READ, SEQNUM: 854564784, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:593 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@593: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc740 Cycle:593 CMD: READ, SEQNUM: 854564785, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:593 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@593: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc7f0 Cycle:593 CMD: READ, SEQNUM: 854564786, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:593 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@593: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4f20 Cycle:593 CMD: READ, SEQNUM: 854564787, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:594 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:594 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:594 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:594 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:594 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:594 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:594 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:594 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:594 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:594 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:594 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:594 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:594 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@594: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23aaac0 Cycle:594 CMD: READ, SEQNUM: 854564788, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:594 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@594: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d50b0 Cycle:594 CMD: READ, SEQNUM: 854564789, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:594 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@594: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5160 Cycle:594 CMD: READ, SEQNUM: 854564790, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:594 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@594: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5210 Cycle:594 CMD: READ, SEQNUM: 854564791, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:595 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:595 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:595 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:595 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:595 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:595 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:595 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:595 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:595 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:595 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:595 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:595 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:595 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@595: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5420 Cycle:595 CMD: READ, SEQNUM: 854564792, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:595 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@595: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d54d0 Cycle:595 CMD: READ, SEQNUM: 854564793, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:595 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@595: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5580 Cycle:595 CMD: READ, SEQNUM: 854564794, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:595 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@595: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5630 Cycle:595 CMD: READ, SEQNUM: 854564795, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:596 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:596 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:596 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:596 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:596 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:596 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:596 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:596 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:596 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:596 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:596 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:596 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:596 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@596: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cf560 Cycle:596 CMD: READ, SEQNUM: 854564796, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:596 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@596: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cf610 Cycle:596 CMD: READ, SEQNUM: 854564797, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:596 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@596: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5e50 Cycle:596 CMD: READ, SEQNUM: 854564798, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:596 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@596: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5f00 Cycle:596 CMD: READ, SEQNUM: 854564799, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:597 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:597 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:597 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:597 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:597 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:597 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:597 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:597 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:597 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:597 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:597 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:597 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:597 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@597: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6220 Cycle:597 CMD: READ, SEQNUM: 854564800, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:597 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@597: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d62d0 Cycle:597 CMD: READ, SEQNUM: 854564801, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:597 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@597: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6380 Cycle:597 CMD: READ, SEQNUM: 854564802, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:597 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@597: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6430 Cycle:597 CMD: READ, SEQNUM: 854564803, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:598 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:598 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:598 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:598 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:598 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:598 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:598 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:598 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:598 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:598 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:598 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:598 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:598 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@598: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6900 Cycle:598 CMD: READ, SEQNUM: 854564804, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:598 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@598: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d69b0 Cycle:598 CMD: READ, SEQNUM: 854564805, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:598 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@598: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6a60 Cycle:598 CMD: READ, SEQNUM: 854564806, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:598 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@598: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6b10 Cycle:598 CMD: READ, SEQNUM: 854564807, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:599 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:599 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:599 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:599 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:599 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:599 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:599 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:599 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:599 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:599 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:599 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:599 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:599 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@599: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7020 Cycle:599 CMD: READ, SEQNUM: 854564808, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:599 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@599: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d70d0 Cycle:599 CMD: READ, SEQNUM: 854564809, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:599 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@599: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7180 Cycle:599 CMD: READ, SEQNUM: 854564810, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:599 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@599: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7230 Cycle:599 CMD: READ, SEQNUM: 854564811, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:600 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:600 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:600 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:600 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:600 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:600 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:600 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:600 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:600 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:600 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:600 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:600 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:600 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@600: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7dd0 Cycle:600 CMD: READ, SEQNUM: 854564816, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:600 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@600: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7e80 Cycle:600 CMD: READ, SEQNUM: 854564817, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:600 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@600: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7f30 Cycle:600 CMD: READ, SEQNUM: 854564818, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:600 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@600: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7fe0 Cycle:600 CMD: READ, SEQNUM: 854564819, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:601 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:601 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:601 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:601 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:601 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:601 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:601 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:601 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:601 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:601 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:601 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:601 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:601 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@601: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7740 Cycle:601 CMD: READ, SEQNUM: 854564812, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:601 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@601: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d77f0 Cycle:601 CMD: READ, SEQNUM: 854564813, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:601 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@601: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d78a0 Cycle:601 CMD: READ, SEQNUM: 854564814, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:601 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@601: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d7950 Cycle:601 CMD: READ, SEQNUM: 854564815, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:602 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:602 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:602 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:602 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:602 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:602 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:602 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:602 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:602 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@602: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca410 Cycle:602 CMD: READ, SEQNUM: 854564824, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:602 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@602: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ca4e0 Cycle:602 CMD: READ, SEQNUM: 854564825, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:602 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@602: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9010 Cycle:602 CMD: READ, SEQNUM: 854564826, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:602 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@602: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d90c0 Cycle:602 CMD: READ, SEQNUM: 854564827, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:603 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:603 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:603 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:603 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:603 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:603 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:603 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:603 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:603 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:603 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@603: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c9cc0 Cycle:603 CMD: READ, SEQNUM: 854564820, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:603 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@603: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d8500 Cycle:603 CMD: READ, SEQNUM: 854564821, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:603 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@603: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d85b0 Cycle:603 CMD: READ, SEQNUM: 854564822, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:603 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@603: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d8850 Cycle:603 CMD: READ, SEQNUM: 854564823, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:604 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:604 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:604 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:604 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:604 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:604 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:604 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:604 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:604 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@604: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d92d0 Cycle:604 CMD: READ, SEQNUM: 854564828, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:604 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@604: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9380 Cycle:604 CMD: READ, SEQNUM: 854564829, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:604 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@604: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9430 Cycle:604 CMD: READ, SEQNUM: 854564830, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:604 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@604: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d94e0 Cycle:604 CMD: READ, SEQNUM: 854564831, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:605 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:605 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:605 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:605 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:605 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:605 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:605 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:605 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:605 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:605 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@605: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3030 Cycle:605 CMD: READ, SEQNUM: 854564832, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:605 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@605: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9f70 Cycle:605 CMD: READ, SEQNUM: 854564833, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:605 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@605: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23da020 Cycle:605 CMD: READ, SEQNUM: 854564834, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:605 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@605: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23da0d0 Cycle:605 CMD: READ, SEQNUM: 854564835, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:606 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:606 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:606 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:606 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:606 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:606 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:606 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:606 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:606 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:606 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:606 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:606 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:606 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@606: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cda70 Cycle:606 CMD: READ, SEQNUM: 854564836, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:606 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@606: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bc6a0 Cycle:606 CMD: READ, SEQNUM: 854564837, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:606 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@606: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23da570 Cycle:606 CMD: READ, SEQNUM: 854564838, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:606 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@606: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23da690 Cycle:606 CMD: READ, SEQNUM: 854564839, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:607 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:607 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:607 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:607 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:607 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:607 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:607 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:607 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:607 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:607 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:607 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:607 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:607 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@607: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cb130 Cycle:607 CMD: READ, SEQNUM: 854564840, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:607 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@607: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dab50 Cycle:607 CMD: READ, SEQNUM: 854564841, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:607 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@607: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dac00 Cycle:607 CMD: READ, SEQNUM: 854564842, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:607 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@607: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dad00 Cycle:607 CMD: READ, SEQNUM: 854564843, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:608 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:608 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:608 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:608 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:608 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:608 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:608 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:608 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:608 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:608 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:608 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:608 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:608 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@608: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23db440 Cycle:608 CMD: READ, SEQNUM: 854564844, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:608 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@608: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23db4f0 Cycle:608 CMD: READ, SEQNUM: 854564845, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:608 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@608: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23db5a0 Cycle:608 CMD: READ, SEQNUM: 854564846, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:608 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@608: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23db650 Cycle:608 CMD: READ, SEQNUM: 854564847, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:609 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:609 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:609 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:609 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:609 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:609 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:609 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:609 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:609 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:609 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:609 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:609 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:609 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@609: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c59f0 Cycle:609 CMD: READ, SEQNUM: 854564848, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:609 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@609: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3130 Cycle:609 CMD: READ, SEQNUM: 854564849, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:609 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@609: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d31e0 Cycle:609 CMD: READ, SEQNUM: 854564850, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:609 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@609: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dbab0 Cycle:609 CMD: READ, SEQNUM: 854564851, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:610 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:610 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:610 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:610 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:610 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:610 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:610 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:610 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:610 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:610 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:610 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:610 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:610 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@610: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b14a0 Cycle:610 CMD: READ, SEQNUM: 854564852, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:610 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@610: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1550 Cycle:610 CMD: READ, SEQNUM: 854564853, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:610 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@610: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc0c0 Cycle:610 CMD: READ, SEQNUM: 854564854, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:610 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@610: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc170 Cycle:610 CMD: READ, SEQNUM: 854564855, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:611 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:611 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:611 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:611 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:611 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:611 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:611 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:611 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:611 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:611 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:611 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:611 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:611 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@611: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc4d0 Cycle:611 CMD: READ, SEQNUM: 854564856, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:611 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@611: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc580 Cycle:611 CMD: READ, SEQNUM: 854564857, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:611 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@611: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc630 Cycle:611 CMD: READ, SEQNUM: 854564858, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:611 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@611: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dc6e0 Cycle:611 CMD: READ, SEQNUM: 854564859, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:612 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:612 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:612 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:612 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:612 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:612 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:612 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:612 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:612 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:612 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:612 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:612 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:612 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@612: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5cf0 Cycle:612 CMD: READ, SEQNUM: 854564860, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:612 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@612: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d5da0 Cycle:612 CMD: READ, SEQNUM: 854564861, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:612 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@612: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dce70 Cycle:612 CMD: READ, SEQNUM: 854564862, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:612 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@612: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dcf20 Cycle:612 CMD: READ, SEQNUM: 854564863, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:613 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:613 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:613 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:613 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:613 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:613 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:613 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:613 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:613 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:613 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:613 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:613 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:613 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@613: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dd450 Cycle:613 CMD: READ, SEQNUM: 854564864, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:613 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@613: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dd500 Cycle:613 CMD: READ, SEQNUM: 854564865, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:613 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@613: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dd5b0 Cycle:613 CMD: READ, SEQNUM: 854564866, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:613 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@613: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dd660 Cycle:613 CMD: READ, SEQNUM: 854564867, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:614 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:614 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:614 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:614 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:614 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:614 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:614 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:614 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:614 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:614 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:614 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:614 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:614 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@614: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ddb80 Cycle:614 CMD: READ, SEQNUM: 854564868, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:614 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@614: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4880 Cycle:614 CMD: READ, SEQNUM: 854564869, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:614 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@614: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4950 Cycle:614 CMD: READ, SEQNUM: 854564870, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:614 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@614: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ddc30 Cycle:614 CMD: READ, SEQNUM: 854564871, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:615 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:615 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:615 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:615 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:615 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:615 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:615 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:615 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:615 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:615 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:615 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:615 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:615 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@615: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d6f20 Cycle:615 CMD: READ, SEQNUM: 854564872, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:615 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@615: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ddf70 Cycle:615 CMD: READ, SEQNUM: 854564873, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:615 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@615: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de020 Cycle:615 CMD: READ, SEQNUM: 854564874, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:615 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@615: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de0d0 Cycle:615 CMD: READ, SEQNUM: 854564875, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:616 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:616 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:616 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:616 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:616 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:616 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:616 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:616 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:616 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:616 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:616 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:616 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:616 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@616: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dec80 Cycle:616 CMD: READ, SEQNUM: 854564880, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:616 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@616: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ded30 Cycle:616 CMD: READ, SEQNUM: 854564881, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:616 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@616: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dede0 Cycle:616 CMD: READ, SEQNUM: 854564882, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:616 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@616: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dee90 Cycle:616 CMD: READ, SEQNUM: 854564883, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:617 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:617 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:617 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:617 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:617 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:617 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:617 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:617 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:617 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:617 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:617 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:617 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:617 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@617: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de630 Cycle:617 CMD: READ, SEQNUM: 854564876, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:617 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@617: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de6e0 Cycle:617 CMD: READ, SEQNUM: 854564877, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:617 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@617: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de790 Cycle:617 CMD: READ, SEQNUM: 854564878, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:617 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@617: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de840 Cycle:617 CMD: READ, SEQNUM: 854564879, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:618 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:618 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:618 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:618 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:618 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:618 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:618 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:618 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:618 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@618: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d2390 Cycle:618 CMD: READ, SEQNUM: 854564888, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:618 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@618: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d2440 Cycle:618 CMD: READ, SEQNUM: 854564889, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:618 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@618: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dfcf0 Cycle:618 CMD: READ, SEQNUM: 854564890, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:618 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@618: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dfda0 Cycle:618 CMD: READ, SEQNUM: 854564891, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:619 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:619 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:619 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:619 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:619 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:619 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:619 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:619 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:619 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:619 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@619: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23df380 Cycle:619 CMD: READ, SEQNUM: 854564884, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:619 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@619: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23df430 Cycle:619 CMD: READ, SEQNUM: 854564885, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:619 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@619: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23df4e0 Cycle:619 CMD: READ, SEQNUM: 854564886, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:619 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@619: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23df590 Cycle:619 CMD: READ, SEQNUM: 854564887, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:620 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:620 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:620 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:620 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:620 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:620 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:620 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:620 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:620 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@620: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0160 Cycle:620 CMD: READ, SEQNUM: 854564892, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:620 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@620: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0210 Cycle:620 CMD: READ, SEQNUM: 854564893, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:620 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@620: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e02c0 Cycle:620 CMD: READ, SEQNUM: 854564894, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:620 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@620: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0370 Cycle:620 CMD: READ, SEQNUM: 854564895, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:621 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:621 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:621 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:621 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:621 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:621 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:621 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:621 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:621 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:621 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@621: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9a50 Cycle:621 CMD: READ, SEQNUM: 854564896, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:621 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@621: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d8690 Cycle:621 CMD: READ, SEQNUM: 854564897, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:621 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@621: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d8770 Cycle:621 CMD: READ, SEQNUM: 854564898, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:621 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@621: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0e00 Cycle:621 CMD: READ, SEQNUM: 854564899, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:622 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:622 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:622 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:622 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:622 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:622 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:622 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:622 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:622 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:622 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:622 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:622 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:622 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@622: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d4500 Cycle:622 CMD: READ, SEQNUM: 854564900, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:622 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@622: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e12c0 Cycle:622 CMD: READ, SEQNUM: 854564901, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:622 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@622: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e1370 Cycle:622 CMD: READ, SEQNUM: 854564902, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:622 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@622: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e1420 Cycle:622 CMD: READ, SEQNUM: 854564903, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:623 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:623 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:623 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:623 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:623 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:623 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:623 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:623 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:623 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:623 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:623 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:623 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:623 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@623: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e1800 Cycle:623 CMD: READ, SEQNUM: 854564904, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:623 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@623: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e18b0 Cycle:623 CMD: READ, SEQNUM: 854564905, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:623 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@623: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e1960 Cycle:623 CMD: READ, SEQNUM: 854564906, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:623 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@623: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e1a10 Cycle:623 CMD: READ, SEQNUM: 854564907, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:624 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:624 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:624 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:624 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:624 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:624 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:624 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:624 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:624 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:624 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:624 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:624 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:624 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@624: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e20d0 Cycle:624 CMD: READ, SEQNUM: 854564908, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:624 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@624: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2180 Cycle:624 CMD: READ, SEQNUM: 854564909, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:624 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@624: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2230 Cycle:624 CMD: READ, SEQNUM: 854564910, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:624 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@624: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e22e0 Cycle:624 CMD: READ, SEQNUM: 854564911, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:625 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:625 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:625 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:625 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:625 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:625 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:625 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:625 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:625 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:625 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:625 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:625 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:625 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@625: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9ba0 Cycle:625 CMD: READ, SEQNUM: 854564912, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:625 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@625: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9c50 Cycle:625 CMD: READ, SEQNUM: 854564913, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:625 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@625: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2780 Cycle:625 CMD: READ, SEQNUM: 854564914, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:625 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@625: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2830 Cycle:625 CMD: READ, SEQNUM: 854564915, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:626 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:626 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:626 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:626 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:626 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:626 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:626 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:626 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:626 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:626 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:626 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:626 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:626 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@626: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b10a0 Cycle:626 CMD: READ, SEQNUM: 854564916, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:626 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@626: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b1150 Cycle:626 CMD: READ, SEQNUM: 854564917, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:626 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@626: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2da0 Cycle:626 CMD: READ, SEQNUM: 854564918, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:626 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@626: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e2e50 Cycle:626 CMD: READ, SEQNUM: 854564919, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:627 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:627 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:627 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:627 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:627 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:627 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:627 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:627 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:627 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:627 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:627 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:627 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:627 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@627: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3170 Cycle:627 CMD: READ, SEQNUM: 854564920, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:627 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@627: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3220 Cycle:627 CMD: READ, SEQNUM: 854564921, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:627 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@627: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e32d0 Cycle:627 CMD: READ, SEQNUM: 854564922, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:627 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@627: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3380 Cycle:627 CMD: READ, SEQNUM: 854564923, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:628 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:628 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:628 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:628 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:628 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:628 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:628 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:628 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:628 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:628 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:628 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:628 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:628 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@628: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dccf0 Cycle:628 CMD: READ, SEQNUM: 854564924, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:628 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@628: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dcda0 Cycle:628 CMD: READ, SEQNUM: 854564925, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:628 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@628: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3b00 Cycle:628 CMD: READ, SEQNUM: 854564926, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:628 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@628: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3bb0 Cycle:628 CMD: READ, SEQNUM: 854564927, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:629 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:629 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:629 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:629 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:629 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:629 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:629 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:629 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:629 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:629 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:629 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:629 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:629 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@629: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3ef0 Cycle:629 CMD: READ, SEQNUM: 854564928, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:629 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@629: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3fa0 Cycle:629 CMD: READ, SEQNUM: 854564929, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:629 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@629: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4050 Cycle:629 CMD: READ, SEQNUM: 854564930, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:629 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@629: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4100 Cycle:629 CMD: READ, SEQNUM: 854564931, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:630 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:630 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:630 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:630 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:630 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:630 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:630 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:630 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:630 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:630 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:630 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:630 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:630 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@630: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e45a0 Cycle:630 CMD: READ, SEQNUM: 854564932, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:630 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@630: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4650 Cycle:630 CMD: READ, SEQNUM: 854564933, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:630 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@630: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4700 Cycle:630 CMD: READ, SEQNUM: 854564934, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:630 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@630: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e47b0 Cycle:630 CMD: READ, SEQNUM: 854564935, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:631 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:631 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:631 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:631 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:631 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:631 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:631 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:631 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:631 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:631 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:631 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:631 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:631 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@631: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dde70 Cycle:631 CMD: READ, SEQNUM: 854564936, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:631 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@631: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4c50 Cycle:631 CMD: READ, SEQNUM: 854564937, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:631 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@631: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4d00 Cycle:631 CMD: READ, SEQNUM: 854564938, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:631 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@631: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e4db0 Cycle:631 CMD: READ, SEQNUM: 854564939, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:632 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:632 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:632 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:632 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:632 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:632 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:632 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:632 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:632 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:632 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:632 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:632 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:632 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@632: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e59f0 Cycle:632 CMD: READ, SEQNUM: 854564944, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:632 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@632: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5aa0 Cycle:632 CMD: READ, SEQNUM: 854564945, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:632 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@632: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5b50 Cycle:632 CMD: READ, SEQNUM: 854564946, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:632 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@632: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5c00 Cycle:632 CMD: READ, SEQNUM: 854564947, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:633 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:633 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:633 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:633 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:633 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:633 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:633 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:633 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:633 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:633 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:633 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:633 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:633 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@633: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5350 Cycle:633 CMD: READ, SEQNUM: 854564940, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:633 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@633: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5400 Cycle:633 CMD: READ, SEQNUM: 854564941, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:633 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@633: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e54b0 Cycle:633 CMD: READ, SEQNUM: 854564942, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:633 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@633: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5560 Cycle:633 CMD: READ, SEQNUM: 854564943, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:634 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:634 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:634 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:634 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:634 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:634 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:634 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:634 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:634 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@634: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de840 Cycle:634 CMD: READ, SEQNUM: 854564952, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:634 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@634: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d77f0 Cycle:634 CMD: READ, SEQNUM: 854564953, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:634 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@634: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d78a0 Cycle:634 CMD: READ, SEQNUM: 854564954, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:634 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@634: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23dd970 Cycle:634 CMD: READ, SEQNUM: 854564955, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:635 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:635 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:635 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:635 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:635 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:635 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:635 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:635 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:635 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:635 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@635: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e6370 Cycle:635 CMD: READ, SEQNUM: 854564948, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:635 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@635: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e6420 Cycle:635 CMD: READ, SEQNUM: 854564949, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:635 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@635: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e64d0 Cycle:635 CMD: READ, SEQNUM: 854564950, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:635 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@635: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e6580 Cycle:635 CMD: READ, SEQNUM: 854564951, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:636 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:636 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:636 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:636 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:636 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:636 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:636 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:636 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:636 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@636: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7090 Cycle:636 CMD: READ, SEQNUM: 854564956, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:636 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@636: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7140 Cycle:636 CMD: READ, SEQNUM: 854564957, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:636 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@636: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e71f0 Cycle:636 CMD: READ, SEQNUM: 854564958, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:636 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@636: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e72a0 Cycle:636 CMD: READ, SEQNUM: 854564959, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:637 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:637 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:637 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:637 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:637 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:637 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:637 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:637 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:637 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:637 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@637: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7c10 Cycle:637 CMD: READ, SEQNUM: 854564960, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:637 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@637: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7cc0 Cycle:637 CMD: READ, SEQNUM: 854564961, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:637 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@637: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7d70 Cycle:637 CMD: READ, SEQNUM: 854564962, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:637 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@637: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7e20 Cycle:637 CMD: READ, SEQNUM: 854564963, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:638 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:638 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:638 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:638 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:638 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:638 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:638 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:638 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:638 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:638 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:638 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:638 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:638 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@638: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0210 Cycle:638 CMD: READ, SEQNUM: 854564964, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:638 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@638: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e02c0 Cycle:638 CMD: READ, SEQNUM: 854564965, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:638 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@638: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0370 Cycle:638 CMD: READ, SEQNUM: 854564966, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:638 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@638: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e8210 Cycle:638 CMD: READ, SEQNUM: 854564967, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:639 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:639 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:639 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:639 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:639 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:639 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:639 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:639 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:639 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:639 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:639 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:639 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:639 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@639: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e86c0 Cycle:639 CMD: READ, SEQNUM: 854564968, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:639 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@639: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e8770 Cycle:639 CMD: READ, SEQNUM: 854564969, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:639 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@639: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e8820 Cycle:639 CMD: READ, SEQNUM: 854564970, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:639 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@639: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e88d0 Cycle:639 CMD: READ, SEQNUM: 854564971, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:640 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:640 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:640 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:640 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:640 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:640 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:640 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:640 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:640 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:640 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:640 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:640 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:640 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@640: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e8f70 Cycle:640 CMD: READ, SEQNUM: 854564972, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:640 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@640: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9020 Cycle:640 CMD: READ, SEQNUM: 854564973, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:640 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@640: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e90d0 Cycle:640 CMD: READ, SEQNUM: 854564974, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:640 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@640: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9180 Cycle:640 CMD: READ, SEQNUM: 854564975, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:641 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:641 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:641 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:641 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:641 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:641 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:641 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:641 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:641 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:641 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:641 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:641 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:641 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@641: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0940 Cycle:641 CMD: READ, SEQNUM: 854564976, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:641 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@641: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e09f0 Cycle:641 CMD: READ, SEQNUM: 854564977, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:641 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@641: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0aa0 Cycle:641 CMD: READ, SEQNUM: 854564978, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:641 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@641: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9620 Cycle:641 CMD: READ, SEQNUM: 854564979, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:642 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:642 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:642 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:642 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:642 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:642 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:642 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:642 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:642 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:642 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:642 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:642 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:642 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@642: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23becd0 Cycle:642 CMD: READ, SEQNUM: 854564980, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:642 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@642: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bed80 Cycle:642 CMD: READ, SEQNUM: 854564981, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:642 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@642: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23bee30 Cycle:642 CMD: READ, SEQNUM: 854564982, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:642 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@642: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9a90 Cycle:642 CMD: READ, SEQNUM: 854564983, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:643 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:643 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:643 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:643 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:643 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:643 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:643 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:643 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:643 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:643 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:643 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:643 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:643 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@643: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9f10 Cycle:643 CMD: READ, SEQNUM: 854564984, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:643 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@643: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e9fc0 Cycle:643 CMD: READ, SEQNUM: 854564985, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:643 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@643: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ea070 Cycle:643 CMD: READ, SEQNUM: 854564986, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:643 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@643: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ea120 Cycle:643 CMD: READ, SEQNUM: 854564987, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:644 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:644 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:644 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:644 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:644 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:644 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:644 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:644 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:644 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:644 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:644 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:644 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:644 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@644: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e38f0 Cycle:644 CMD: READ, SEQNUM: 854564988, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:644 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@644: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e39a0 Cycle:644 CMD: READ, SEQNUM: 854564989, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:644 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@644: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e3a50 Cycle:644 CMD: READ, SEQNUM: 854564990, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:644 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@644: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ea790 Cycle:644 CMD: READ, SEQNUM: 854564991, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:645 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:645 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:645 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:645 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:645 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:645 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:645 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:645 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:645 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:645 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:645 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:645 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:645 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@645: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eac40 Cycle:645 CMD: READ, SEQNUM: 854564992, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:645 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@645: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eacf0 Cycle:645 CMD: READ, SEQNUM: 854564993, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:645 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@645: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eada0 Cycle:645 CMD: READ, SEQNUM: 854564994, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:645 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@645: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eae50 Cycle:645 CMD: READ, SEQNUM: 854564995, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:646 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:646 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:646 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:646 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:646 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:646 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:646 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:646 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:646 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:646 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:646 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:646 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:646 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@646: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb310 Cycle:646 CMD: READ, SEQNUM: 854564996, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:646 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@646: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb3c0 Cycle:646 CMD: READ, SEQNUM: 854564997, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:646 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@646: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb470 Cycle:646 CMD: READ, SEQNUM: 854564998, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:646 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@646: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb520 Cycle:646 CMD: READ, SEQNUM: 854564999, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:647 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:647 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:647 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:647 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:647 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:647 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:647 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:647 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:647 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:647 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:647 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:647 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:647 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@647: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb9d0 Cycle:647 CMD: READ, SEQNUM: 854565000, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:647 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@647: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eba80 Cycle:647 CMD: READ, SEQNUM: 854565001, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:647 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@647: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ebb30 Cycle:647 CMD: READ, SEQNUM: 854565002, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:647 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@647: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ebbe0 Cycle:647 CMD: READ, SEQNUM: 854565003, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:648 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:648 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:648 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:648 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:648 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:648 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:648 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:648 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:648 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:648 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:648 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:648 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:648 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@648: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec7c0 Cycle:648 CMD: READ, SEQNUM: 854565008, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:648 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@648: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec870 Cycle:648 CMD: READ, SEQNUM: 854565009, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:648 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@648: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec920 Cycle:648 CMD: READ, SEQNUM: 854565010, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:648 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@648: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec9d0 Cycle:648 CMD: READ, SEQNUM: 854565011, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:649 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:649 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:649 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:649 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:649 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:649 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:649 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:649 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:649 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:649 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:649 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:649 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:649 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@649: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec150 Cycle:649 CMD: READ, SEQNUM: 854565004, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:649 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@649: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec200 Cycle:649 CMD: READ, SEQNUM: 854565005, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:649 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@649: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec2b0 Cycle:649 CMD: READ, SEQNUM: 854565006, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:649 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@649: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec360 Cycle:649 CMD: READ, SEQNUM: 854565007, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:650 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:650 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:650 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:650 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:650 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:650 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:650 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:650 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:650 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@650: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5560 Cycle:650 CMD: READ, SEQNUM: 854565016, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:650 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@650: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de6e0 Cycle:650 CMD: READ, SEQNUM: 854565017, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:650 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@650: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23de790 Cycle:650 CMD: READ, SEQNUM: 854565018, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:650 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@650: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ed700 Cycle:650 CMD: READ, SEQNUM: 854565019, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:651 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:651 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:651 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:651 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:651 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:651 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:651 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:651 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:651 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:651 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@651: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ecea0 Cycle:651 CMD: READ, SEQNUM: 854565012, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:651 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@651: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ecf50 Cycle:651 CMD: READ, SEQNUM: 854565013, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:651 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@651: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ed000 Cycle:651 CMD: READ, SEQNUM: 854565014, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:651 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@651: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ed0b0 Cycle:651 CMD: READ, SEQNUM: 854565015, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:652 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:652 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:652 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:652 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:652 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:652 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:652 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:652 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:652 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@652: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23edbc0 Cycle:652 CMD: READ, SEQNUM: 854565020, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:652 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@652: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23edc70 Cycle:652 CMD: READ, SEQNUM: 854565021, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:652 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@652: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23edd20 Cycle:652 CMD: READ, SEQNUM: 854565022, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:652 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@652: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eddd0 Cycle:652 CMD: READ, SEQNUM: 854565023, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:653 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:653 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:653 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:653 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:653 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:653 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:653 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:653 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:653 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:653 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@653: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee740 Cycle:653 CMD: READ, SEQNUM: 854565024, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:653 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@653: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee7f0 Cycle:653 CMD: READ, SEQNUM: 854565025, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:653 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@653: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee8a0 Cycle:653 CMD: READ, SEQNUM: 854565026, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:653 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@653: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee950 Cycle:653 CMD: READ, SEQNUM: 854565027, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:654 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:654 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:654 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:654 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:654 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:654 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:654 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:654 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:654 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:654 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:654 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:654 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:654 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@654: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7140 Cycle:654 CMD: READ, SEQNUM: 854565028, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:654 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@654: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e71f0 Cycle:654 CMD: READ, SEQNUM: 854565029, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:654 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@654: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e72a0 Cycle:654 CMD: READ, SEQNUM: 854565030, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:654 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@654: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eed60 Cycle:654 CMD: READ, SEQNUM: 854565031, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:655 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:655 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:655 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:655 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:655 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:655 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:655 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:655 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:655 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:655 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:655 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:655 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:655 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@655: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ef210 Cycle:655 CMD: READ, SEQNUM: 854565032, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:655 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@655: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ef2c0 Cycle:655 CMD: READ, SEQNUM: 854565033, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:655 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@655: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ef370 Cycle:655 CMD: READ, SEQNUM: 854565034, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:655 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@655: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ef420 Cycle:655 CMD: READ, SEQNUM: 854565035, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:656 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:656 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:656 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:656 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:656 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:656 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:656 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:656 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:656 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:656 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:656 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:656 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:656 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@656: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23efcf0 Cycle:656 CMD: READ, SEQNUM: 854565036, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:656 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@656: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23efda0 Cycle:656 CMD: READ, SEQNUM: 854565037, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:656 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@656: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23efe50 Cycle:656 CMD: READ, SEQNUM: 854565038, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:656 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@656: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e6bc0 Cycle:656 CMD: READ, SEQNUM: 854565039, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:657 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:657 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:657 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:657 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:657 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:657 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:657 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:657 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:657 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:657 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:657 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:657 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:657 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@657: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e77f0 Cycle:657 CMD: READ, SEQNUM: 854565040, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:657 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@657: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e78a0 Cycle:657 CMD: READ, SEQNUM: 854565041, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:657 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@657: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7950 Cycle:657 CMD: READ, SEQNUM: 854565042, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:657 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@657: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f01a0 Cycle:657 CMD: READ, SEQNUM: 854565043, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:658 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:658 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:658 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:658 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:658 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:658 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:658 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:658 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:658 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:658 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:658 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:658 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:658 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@658: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5d60 Cycle:658 CMD: READ, SEQNUM: 854565044, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:658 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@658: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5e10 Cycle:658 CMD: READ, SEQNUM: 854565045, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:658 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@658: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23c5ec0 Cycle:658 CMD: READ, SEQNUM: 854565046, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:658 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@658: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f0670 Cycle:658 CMD: READ, SEQNUM: 854565047, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:659 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:659 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:659 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:659 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:659 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:659 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:659 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:659 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:659 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:659 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:659 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:659 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:659 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@659: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f0ae0 Cycle:659 CMD: READ, SEQNUM: 854565048, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:659 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@659: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f0b90 Cycle:659 CMD: READ, SEQNUM: 854565049, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:659 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@659: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f0c40 Cycle:659 CMD: READ, SEQNUM: 854565050, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:659 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@659: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f0cf0 Cycle:659 CMD: READ, SEQNUM: 854565051, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:660 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:660 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:660 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:660 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:660 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:660 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:660 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:660 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:660 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:660 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:660 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:660 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:660 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@660: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ea580 Cycle:660 CMD: READ, SEQNUM: 854565052, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:660 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@660: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ea630 Cycle:660 CMD: READ, SEQNUM: 854565053, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:660 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@660: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f13b0 Cycle:660 CMD: READ, SEQNUM: 854565054, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:660 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@660: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1460 Cycle:660 CMD: READ, SEQNUM: 854565055, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:661 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:661 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:661 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:661 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:661 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:661 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:661 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:661 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:661 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:661 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:661 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:661 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:661 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@661: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1840 Cycle:661 CMD: READ, SEQNUM: 854565056, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:661 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@661: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f18f0 Cycle:661 CMD: READ, SEQNUM: 854565057, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:661 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@661: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f19c0 Cycle:661 CMD: READ, SEQNUM: 854565058, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:661 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@661: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1a90 Cycle:661 CMD: READ, SEQNUM: 854565059, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:662 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:662 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:662 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:662 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:662 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:662 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:662 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:662 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:662 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:662 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:662 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:662 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:662 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@662: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1ed0 Cycle:662 CMD: READ, SEQNUM: 854565060, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:662 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@662: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1f80 Cycle:662 CMD: READ, SEQNUM: 854565061, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:662 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@662: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2050 Cycle:662 CMD: READ, SEQNUM: 854565062, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:662 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@662: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2120 Cycle:662 CMD: READ, SEQNUM: 854565063, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:663 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:663 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:663 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:663 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:663 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:663 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:663 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:663 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:663 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:663 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:663 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:663 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:663 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@663: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2560 Cycle:663 CMD: READ, SEQNUM: 854565064, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:663 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@663: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2610 Cycle:663 CMD: READ, SEQNUM: 854565065, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:663 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@663: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f26e0 Cycle:663 CMD: READ, SEQNUM: 854565066, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:663 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@663: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f27b0 Cycle:663 CMD: READ, SEQNUM: 854565067, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:664 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:664 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:664 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:664 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:664 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:664 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:664 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:664 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:664 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:664 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:664 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:664 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:664 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@664: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f3240 Cycle:664 CMD: READ, SEQNUM: 854565072, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:664 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@664: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f32f0 Cycle:664 CMD: READ, SEQNUM: 854565073, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:664 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@664: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f33c0 Cycle:664 CMD: READ, SEQNUM: 854565074, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:664 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@664: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f3490 Cycle:664 CMD: READ, SEQNUM: 854565075, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:665 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:665 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:665 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:665 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:665 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:665 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:665 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:665 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:665 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:665 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:665 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:665 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:665 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@665: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2bf0 Cycle:665 CMD: READ, SEQNUM: 854565068, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:665 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@665: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2ca0 Cycle:665 CMD: READ, SEQNUM: 854565069, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:665 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@665: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2d70 Cycle:665 CMD: READ, SEQNUM: 854565070, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:665 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@665: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f2e40 Cycle:665 CMD: READ, SEQNUM: 854565071, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:666 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:666 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:666 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:666 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:666 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:666 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:666 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:666 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:666 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@666: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec360 Cycle:666 CMD: READ, SEQNUM: 854565080, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:666 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@666: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e5400 Cycle:666 CMD: READ, SEQNUM: 854565081, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:666 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@666: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f41a0 Cycle:666 CMD: READ, SEQNUM: 854565082, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:666 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@666: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4250 Cycle:666 CMD: READ, SEQNUM: 854565083, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:667 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:667 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:667 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:667 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:667 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:667 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:667 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:667 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:667 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:667 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@667: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f3910 Cycle:667 CMD: READ, SEQNUM: 854565076, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:667 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@667: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f39c0 Cycle:667 CMD: READ, SEQNUM: 854565077, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:667 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@667: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f3a70 Cycle:667 CMD: READ, SEQNUM: 854565078, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:667 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@667: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f3b20 Cycle:667 CMD: READ, SEQNUM: 854565079, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:668 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:668 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:668 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:668 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:668 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:668 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:668 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:668 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:668 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@668: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4670 Cycle:668 CMD: READ, SEQNUM: 854565084, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:668 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@668: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4720 Cycle:668 CMD: READ, SEQNUM: 854565085, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:668 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@668: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f47f0 Cycle:668 CMD: READ, SEQNUM: 854565086, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:668 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@668: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f48c0 Cycle:668 CMD: READ, SEQNUM: 854565087, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:669 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:669 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:669 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:669 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:669 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:669 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:669 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:669 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:669 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:669 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@669: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f51c0 Cycle:669 CMD: READ, SEQNUM: 854565088, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:669 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@669: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5270 Cycle:669 CMD: READ, SEQNUM: 854565089, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:669 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@669: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5320 Cycle:669 CMD: READ, SEQNUM: 854565090, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:669 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@669: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f53d0 Cycle:669 CMD: READ, SEQNUM: 854565091, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:670 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:670 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:670 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:670 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:670 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:670 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:670 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:670 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:670 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:670 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:670 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:670 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:670 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@670: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23edc70 Cycle:670 CMD: READ, SEQNUM: 854565092, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:670 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@670: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23edd20 Cycle:670 CMD: READ, SEQNUM: 854565093, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:670 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@670: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eddd0 Cycle:670 CMD: READ, SEQNUM: 854565094, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:670 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@670: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f57e0 Cycle:670 CMD: READ, SEQNUM: 854565095, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:671 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:671 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:671 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:671 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:671 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:671 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:671 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:671 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:671 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:671 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:671 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:671 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:671 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@671: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5c50 Cycle:671 CMD: READ, SEQNUM: 854565096, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:671 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@671: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5d00 Cycle:671 CMD: READ, SEQNUM: 854565097, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:671 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@671: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5db0 Cycle:671 CMD: READ, SEQNUM: 854565098, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:671 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@671: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5e80 Cycle:671 CMD: READ, SEQNUM: 854565099, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:672 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:672 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:672 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:672 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:672 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:672 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:672 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:672 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:672 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:672 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:672 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:672 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:672 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@672: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6200 Cycle:672 CMD: READ, SEQNUM: 854565100, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:672 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@672: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f62b0 Cycle:672 CMD: READ, SEQNUM: 854565101, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:672 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@672: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6360 Cycle:672 CMD: READ, SEQNUM: 854565102, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:672 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@672: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6410 Cycle:672 CMD: READ, SEQNUM: 854565103, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:673 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:673 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:673 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:673 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:673 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:673 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:673 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:673 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:673 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:673 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:673 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:673 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:673 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@673: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee370 Cycle:673 CMD: READ, SEQNUM: 854565104, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:673 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@673: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee420 Cycle:673 CMD: READ, SEQNUM: 854565105, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:673 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@673: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6820 Cycle:673 CMD: READ, SEQNUM: 854565106, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:673 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@673: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f68d0 Cycle:673 CMD: READ, SEQNUM: 854565107, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:674 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:674 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:674 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:674 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:674 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:674 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:674 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:674 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:674 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:674 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:674 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:674 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:674 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@674: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc930 Cycle:674 CMD: READ, SEQNUM: 854565108, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:674 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@674: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23cc9e0 Cycle:674 CMD: READ, SEQNUM: 854565109, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:674 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@674: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6e10 Cycle:674 CMD: READ, SEQNUM: 854565110, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:674 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@674: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f6ec0 Cycle:674 CMD: READ, SEQNUM: 854565111, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:675 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:675 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:675 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:675 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:675 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:675 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:675 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:675 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:675 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:675 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:675 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:675 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:675 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@675: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e8600 Cycle:675 CMD: READ, SEQNUM: 854565112, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:675 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@675: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7200 Cycle:675 CMD: READ, SEQNUM: 854565113, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:675 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@675: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f72b0 Cycle:675 CMD: READ, SEQNUM: 854565114, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:675 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@675: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7400 Cycle:675 CMD: READ, SEQNUM: 854565115, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:676 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:676 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:676 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:676 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:676 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:676 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:676 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:676 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:676 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:676 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:676 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:676 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:676 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@676: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f1230 Cycle:676 CMD: READ, SEQNUM: 854565116, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:676 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@676: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f12e0 Cycle:676 CMD: READ, SEQNUM: 854565117, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:676 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@676: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7c20 Cycle:676 CMD: READ, SEQNUM: 854565118, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:676 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@676: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7cd0 Cycle:676 CMD: READ, SEQNUM: 854565119, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:677 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:677 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:677 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:677 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:677 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:677 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:677 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:677 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:677 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:677 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:677 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:677 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:677 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@677: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8220 Cycle:677 CMD: READ, SEQNUM: 854565120, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:677 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@677: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f82d0 Cycle:677 CMD: READ, SEQNUM: 854565121, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:677 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@677: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8380 Cycle:677 CMD: READ, SEQNUM: 854565122, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:677 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@677: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8430 Cycle:677 CMD: READ, SEQNUM: 854565123, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:678 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:678 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:678 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:678 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:678 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:678 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:678 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:678 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:678 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:678 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:678 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:678 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:678 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@678: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f89c0 Cycle:678 CMD: READ, SEQNUM: 854565124, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:678 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@678: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23efae0 Cycle:678 CMD: READ, SEQNUM: 854565125, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:678 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@678: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23efbb0 Cycle:678 CMD: READ, SEQNUM: 854565126, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:678 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@678: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8a70 Cycle:678 CMD: READ, SEQNUM: 854565127, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:679 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:679 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:679 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:679 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:679 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:679 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:679 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:679 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:679 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:679 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:679 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:679 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:679 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@679: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8cb0 Cycle:679 CMD: READ, SEQNUM: 854565128, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:679 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@679: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8de0 Cycle:679 CMD: READ, SEQNUM: 854565129, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:679 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@679: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8e90 Cycle:679 CMD: READ, SEQNUM: 854565130, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:679 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@679: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8fe0 Cycle:679 CMD: READ, SEQNUM: 854565131, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:680 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:680 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:680 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:680 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:680 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:680 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:680 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:680 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:680 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:680 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:680 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:680 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:680 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@680: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9b80 Cycle:680 CMD: READ, SEQNUM: 854565136, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:680 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@680: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9c30 Cycle:680 CMD: READ, SEQNUM: 854565137, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:680 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@680: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9ce0 Cycle:680 CMD: READ, SEQNUM: 854565138, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:680 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@680: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9d90 Cycle:680 CMD: READ, SEQNUM: 854565139, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:681 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:681 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:681 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:681 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:681 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:681 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:681 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:681 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:681 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:681 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:681 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:681 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:681 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@681: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f94a0 Cycle:681 CMD: READ, SEQNUM: 854565132, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:681 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@681: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9550 Cycle:681 CMD: READ, SEQNUM: 854565133, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:681 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@681: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9600 Cycle:681 CMD: READ, SEQNUM: 854565134, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:681 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@681: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f96b0 Cycle:681 CMD: READ, SEQNUM: 854565135, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:682 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:682 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:682 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:682 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:682 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:682 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:682 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:682 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:682 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@682: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec200 Cycle:682 CMD: READ, SEQNUM: 854565144, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:682 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@682: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ec2b0 Cycle:682 CMD: READ, SEQNUM: 854565145, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:682 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@682: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fac90 Cycle:682 CMD: READ, SEQNUM: 854565146, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:682 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@682: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fad60 Cycle:682 CMD: READ, SEQNUM: 854565147, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:683 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:683 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:683 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:683 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:683 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:683 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:683 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:683 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:683 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:683 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@683: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23eb7b0 Cycle:683 CMD: READ, SEQNUM: 854565140, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:683 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@683: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fa280 Cycle:683 CMD: READ, SEQNUM: 854565141, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:683 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@683: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fa330 Cycle:683 CMD: READ, SEQNUM: 854565142, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:683 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@683: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fa3e0 Cycle:683 CMD: READ, SEQNUM: 854565143, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:684 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:684 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:684 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:684 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:684 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:684 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:684 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:684 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:684 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@684: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb090 Cycle:684 CMD: READ, SEQNUM: 854565148, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:684 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@684: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb140 Cycle:684 CMD: READ, SEQNUM: 854565149, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:684 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@684: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb1f0 Cycle:684 CMD: READ, SEQNUM: 854565150, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:684 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@684: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb2a0 Cycle:684 CMD: READ, SEQNUM: 854565151, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:685 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:685 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:685 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:685 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:685 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:685 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:685 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:685 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:685 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:685 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@685: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4cc0 Cycle:685 CMD: READ, SEQNUM: 854565152, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:685 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@685: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fbc90 Cycle:685 CMD: READ, SEQNUM: 854565153, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:685 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@685: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fbd40 Cycle:685 CMD: READ, SEQNUM: 854565154, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:685 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@685: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fbe60 Cycle:685 CMD: READ, SEQNUM: 854565155, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:686 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:686 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:686 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:686 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:686 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:686 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:686 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:686 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:686 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:686 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:686 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:686 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:686 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@686: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4720 Cycle:686 CMD: READ, SEQNUM: 854565156, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:686 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@686: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc320 Cycle:686 CMD: READ, SEQNUM: 854565157, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:686 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@686: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc3d0 Cycle:686 CMD: READ, SEQNUM: 854565158, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:686 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@686: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc480 Cycle:686 CMD: READ, SEQNUM: 854565159, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:687 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:687 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:687 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:687 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:687 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:687 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:687 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:687 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:687 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:687 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:687 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:687 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:687 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@687: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc6b0 Cycle:687 CMD: READ, SEQNUM: 854565160, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:687 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@687: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc7a0 Cycle:687 CMD: READ, SEQNUM: 854565161, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:687 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@687: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc850 Cycle:687 CMD: READ, SEQNUM: 854565162, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:687 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@687: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fc900 Cycle:687 CMD: READ, SEQNUM: 854565163, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:688 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:688 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:688 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:688 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:688 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:688 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:688 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:688 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:688 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:688 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:688 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:688 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:688 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@688: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fd0c0 Cycle:688 CMD: READ, SEQNUM: 854565164, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:688 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@688: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fd170 Cycle:688 CMD: READ, SEQNUM: 854565165, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:688 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@688: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fd220 Cycle:688 CMD: READ, SEQNUM: 854565166, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:688 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@688: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fd2d0 Cycle:688 CMD: READ, SEQNUM: 854565167, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:689 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:689 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:689 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:689 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:689 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:689 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:689 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:689 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:689 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:689 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:689 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:689 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:689 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@689: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4da0 Cycle:689 CMD: READ, SEQNUM: 854565168, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:689 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@689: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4e50 Cycle:689 CMD: READ, SEQNUM: 854565169, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:689 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@689: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4f00 Cycle:689 CMD: READ, SEQNUM: 854565170, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:689 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@689: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fd740 Cycle:689 CMD: READ, SEQNUM: 854565171, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:690 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:690 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:690 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:690 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:690 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:690 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:690 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:690 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:690 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:690 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:690 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:690 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:690 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@690: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d33d0 Cycle:690 CMD: READ, SEQNUM: 854565172, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:690 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@690: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d3480 Cycle:690 CMD: READ, SEQNUM: 854565173, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:690 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@690: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fdcf0 Cycle:690 CMD: READ, SEQNUM: 854565174, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:690 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@690: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fdda0 Cycle:690 CMD: READ, SEQNUM: 854565175, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:691 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:691 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:691 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:691 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:691 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:691 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:691 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:691 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:691 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:691 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:691 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:691 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:691 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@691: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe0e0 Cycle:691 CMD: READ, SEQNUM: 854565176, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:691 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@691: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe190 Cycle:691 CMD: READ, SEQNUM: 854565177, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:691 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@691: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe240 Cycle:691 CMD: READ, SEQNUM: 854565178, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:691 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@691: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe2f0 Cycle:691 CMD: READ, SEQNUM: 854565179, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:692 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:692 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:692 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:692 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:692 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:692 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:692 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:692 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:692 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:692 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:692 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:692 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:692 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@692: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7aa0 Cycle:692 CMD: READ, SEQNUM: 854565180, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:692 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@692: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f7b50 Cycle:692 CMD: READ, SEQNUM: 854565181, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:692 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@692: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fea70 Cycle:692 CMD: READ, SEQNUM: 854565182, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:692 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@692: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23feb20 Cycle:692 CMD: READ, SEQNUM: 854565183, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:693 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:693 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:693 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:693 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:693 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:693 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:693 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:693 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:693 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:693 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:693 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:693 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:693 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@693: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fee60 Cycle:693 CMD: READ, SEQNUM: 854565184, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:693 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@693: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fef10 Cycle:693 CMD: READ, SEQNUM: 854565185, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:693 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@693: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fefc0 Cycle:693 CMD: READ, SEQNUM: 854565186, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:693 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@693: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ff070 Cycle:693 CMD: READ, SEQNUM: 854565187, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:694 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:694 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:694 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:694 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:694 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:694 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:694 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:694 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:694 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:694 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:694 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:694 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:694 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@694: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ff4c0 Cycle:694 CMD: READ, SEQNUM: 854565188, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:694 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@694: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ff570 Cycle:694 CMD: READ, SEQNUM: 854565189, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:694 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@694: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ff620 Cycle:694 CMD: READ, SEQNUM: 854565190, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:694 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@694: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ff6d0 Cycle:694 CMD: READ, SEQNUM: 854565191, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:695 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:695 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:695 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:695 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:695 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:695 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:695 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:695 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:695 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:695 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:695 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:695 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:695 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@695: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ffbd0 Cycle:695 CMD: READ, SEQNUM: 854565192, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:695 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@695: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ffc80 Cycle:695 CMD: READ, SEQNUM: 854565193, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:695 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@695: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ffd30 Cycle:695 CMD: READ, SEQNUM: 854565194, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:695 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@695: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ffde0 Cycle:695 CMD: READ, SEQNUM: 854565195, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:696 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:696 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:696 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:696 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:696 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:696 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:696 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:696 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:696 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:696 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:696 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:696 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:696 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@696: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24008f0 Cycle:696 CMD: READ, SEQNUM: 854565200, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:696 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@696: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24009a0 Cycle:696 CMD: READ, SEQNUM: 854565201, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:696 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@696: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400a50 Cycle:696 CMD: READ, SEQNUM: 854565202, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:696 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@696: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400b00 Cycle:696 CMD: READ, SEQNUM: 854565203, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:697 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:697 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:697 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:697 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:697 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:697 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:697 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:697 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:697 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:697 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:697 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:697 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:697 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@697: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400270 Cycle:697 CMD: READ, SEQNUM: 854565196, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:697 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@697: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400320 Cycle:697 CMD: READ, SEQNUM: 854565197, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:697 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@697: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24003d0 Cycle:697 CMD: READ, SEQNUM: 854565198, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:697 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@697: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400480 Cycle:697 CMD: READ, SEQNUM: 854565199, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:698 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:698 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:698 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:698 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:698 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:698 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:698 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:698 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:698 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@698: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f4040 Cycle:698 CMD: READ, SEQNUM: 854565208, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:698 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@698: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f40f0 Cycle:698 CMD: READ, SEQNUM: 854565209, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:698 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@698: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f87b0 Cycle:698 CMD: READ, SEQNUM: 854565210, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:698 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@698: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f8860 Cycle:698 CMD: READ, SEQNUM: 854565211, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:699 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:699 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:699 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:699 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:699 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:699 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:699 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:699 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:699 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:699 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@699: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401010 Cycle:699 CMD: READ, SEQNUM: 854565204, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:699 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@699: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24010c0 Cycle:699 CMD: READ, SEQNUM: 854565205, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:699 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@699: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401170 Cycle:699 CMD: READ, SEQNUM: 854565206, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:699 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@699: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401220 Cycle:699 CMD: READ, SEQNUM: 854565207, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:700 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:700 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:700 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:700 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:700 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:700 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:700 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:700 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:700 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@700: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401e40 Cycle:700 CMD: READ, SEQNUM: 854565212, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:700 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@700: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401ef0 Cycle:700 CMD: READ, SEQNUM: 854565213, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:700 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@700: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401fa0 Cycle:700 CMD: READ, SEQNUM: 854565214, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:700 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@700: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402050 Cycle:700 CMD: READ, SEQNUM: 854565215, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:701 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:701 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:701 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:701 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:701 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:701 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:701 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:701 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:701 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:701 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@701: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb790 Cycle:701 CMD: READ, SEQNUM: 854565216, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:701 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@701: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402a10 Cycle:701 CMD: READ, SEQNUM: 854565217, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:701 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@701: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402ac0 Cycle:701 CMD: READ, SEQNUM: 854565218, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:701 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@701: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402b70 Cycle:701 CMD: READ, SEQNUM: 854565219, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:702 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:702 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:702 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:702 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:702 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:702 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:702 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:702 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:702 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:702 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:702 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:702 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:702 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@702: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5ff0 Cycle:702 CMD: READ, SEQNUM: 854565220, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:702 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@702: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402fc0 Cycle:702 CMD: READ, SEQNUM: 854565221, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:702 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@702: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403070 Cycle:702 CMD: READ, SEQNUM: 854565222, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:702 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@702: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403120 Cycle:702 CMD: READ, SEQNUM: 854565223, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:703 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:703 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:703 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:703 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:703 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:703 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:703 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:703 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:703 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:703 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:703 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:703 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:703 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@703: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403500 Cycle:703 CMD: READ, SEQNUM: 854565224, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:703 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@703: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24035b0 Cycle:703 CMD: READ, SEQNUM: 854565225, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:703 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@703: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403660 Cycle:703 CMD: READ, SEQNUM: 854565226, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:703 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@703: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403710 Cycle:703 CMD: READ, SEQNUM: 854565227, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:704 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:704 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:704 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:704 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:704 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:704 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:704 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:704 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:704 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:704 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:704 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:704 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:704 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@704: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fcfe0 Cycle:704 CMD: READ, SEQNUM: 854565228, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:704 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@704: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403dd0 Cycle:704 CMD: READ, SEQNUM: 854565229, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:704 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@704: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403e80 Cycle:704 CMD: READ, SEQNUM: 854565230, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:704 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@704: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2403f30 Cycle:704 CMD: READ, SEQNUM: 854565231, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:705 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:705 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:705 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:705 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:705 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:705 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:705 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:705 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:705 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:705 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:705 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:705 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:705 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@705: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb870 Cycle:705 CMD: READ, SEQNUM: 854565232, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:705 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@705: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb920 Cycle:705 CMD: READ, SEQNUM: 854565233, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:705 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@705: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fb9d0 Cycle:705 CMD: READ, SEQNUM: 854565234, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:705 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@705: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24044d0 Cycle:705 CMD: READ, SEQNUM: 854565235, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:706 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:706 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:706 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:706 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:706 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:706 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:706 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:706 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:706 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:706 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:706 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:706 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:706 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@706: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9dd0 Cycle:706 CMD: READ, SEQNUM: 854565236, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:706 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@706: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23d9e80 Cycle:706 CMD: READ, SEQNUM: 854565237, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:706 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@706: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2404ac0 Cycle:706 CMD: READ, SEQNUM: 854565238, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:706 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@706: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2404b70 Cycle:706 CMD: READ, SEQNUM: 854565239, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:707 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:707 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:707 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:707 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:707 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:707 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:707 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:707 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:707 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:707 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:707 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:707 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:707 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@707: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2404e70 Cycle:707 CMD: READ, SEQNUM: 854565240, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:707 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@707: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2404f20 Cycle:707 CMD: READ, SEQNUM: 854565241, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:707 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@707: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2404fd0 Cycle:707 CMD: READ, SEQNUM: 854565242, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:707 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@707: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405080 Cycle:707 CMD: READ, SEQNUM: 854565243, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:708 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:708 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:708 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:708 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:708 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:708 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:708 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:708 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:708 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:708 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:708 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:708 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:708 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@708: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe910 Cycle:708 CMD: READ, SEQNUM: 854565244, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:708 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@708: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fe9c0 Cycle:708 CMD: READ, SEQNUM: 854565245, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:708 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@708: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405820 Cycle:708 CMD: READ, SEQNUM: 854565246, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:708 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@708: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24058d0 Cycle:708 CMD: READ, SEQNUM: 854565247, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:709 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:709 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:709 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:709 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:709 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:709 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:709 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:709 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:709 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:709 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:709 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:709 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:709 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@709: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405c10 Cycle:709 CMD: READ, SEQNUM: 854565248, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:709 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@709: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405cc0 Cycle:709 CMD: READ, SEQNUM: 854565249, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:709 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@709: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405d70 Cycle:709 CMD: READ, SEQNUM: 854565250, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:709 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@709: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405e20 Cycle:709 CMD: READ, SEQNUM: 854565251, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:710 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:710 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:710 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:710 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:710 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:710 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:710 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:710 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:710 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:710 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:710 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:710 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:710 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@710: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2406290 Cycle:710 CMD: READ, SEQNUM: 854565252, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:710 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@710: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2406340 Cycle:710 CMD: READ, SEQNUM: 854565253, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:710 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@710: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24063f0 Cycle:710 CMD: READ, SEQNUM: 854565254, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:710 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@710: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24064a0 Cycle:710 CMD: READ, SEQNUM: 854565255, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:711 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:711 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:711 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:711 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:711 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:711 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:711 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:711 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:711 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:711 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:711 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:711 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:711 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@711: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ffad0 Cycle:711 CMD: READ, SEQNUM: 854565256, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:711 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@711: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24069a0 Cycle:711 CMD: READ, SEQNUM: 854565257, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:711 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@711: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2406a50 Cycle:711 CMD: READ, SEQNUM: 854565258, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:711 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@711: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2406b00 Cycle:711 CMD: READ, SEQNUM: 854565259, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:712 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:712 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:712 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:712 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:712 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:712 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:712 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:712 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:712 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:712 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:712 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:712 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:712 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@712: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407900 Cycle:712 CMD: READ, SEQNUM: 854565264, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:712 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@712: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24079b0 Cycle:712 CMD: READ, SEQNUM: 854565265, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:712 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@712: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407a60 Cycle:712 CMD: READ, SEQNUM: 854565266, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:712 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@712: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407b10 Cycle:712 CMD: READ, SEQNUM: 854565267, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:713 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:713 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:713 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:713 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:713 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:713 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:713 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:713 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:713 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:713 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:713 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:713 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:713 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@713: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407290 Cycle:713 CMD: READ, SEQNUM: 854565260, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:713 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@713: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407340 Cycle:713 CMD: READ, SEQNUM: 854565261, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:713 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@713: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24073f0 Cycle:713 CMD: READ, SEQNUM: 854565262, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:713 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@713: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24074a0 Cycle:713 CMD: READ, SEQNUM: 854565263, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:714 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:714 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:714 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:714 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:714 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:714 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:714 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:714 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:714 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@714: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400480 Cycle:714 CMD: READ, SEQNUM: 854565272, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:714 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@714: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9550 Cycle:714 CMD: READ, SEQNUM: 854565273, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:714 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@714: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f9600 Cycle:714 CMD: READ, SEQNUM: 854565274, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:714 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@714: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408860 Cycle:714 CMD: READ, SEQNUM: 854565275, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:715 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:715 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:715 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:715 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:715 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:715 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:715 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:715 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:715 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:715 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@715: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408020 Cycle:715 CMD: READ, SEQNUM: 854565268, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:715 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@715: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24080d0 Cycle:715 CMD: READ, SEQNUM: 854565269, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:715 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@715: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408180 Cycle:715 CMD: READ, SEQNUM: 854565270, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:715 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@715: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408230 Cycle:715 CMD: READ, SEQNUM: 854565271, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:716 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:716 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:716 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:716 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:716 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:716 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:716 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:716 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:716 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@716: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408d20 Cycle:716 CMD: READ, SEQNUM: 854565276, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:716 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@716: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408dd0 Cycle:716 CMD: READ, SEQNUM: 854565277, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:716 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@716: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408e80 Cycle:716 CMD: READ, SEQNUM: 854565278, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:716 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@716: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408f30 Cycle:716 CMD: READ, SEQNUM: 854565279, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:717 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:717 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:717 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:717 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:717 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:717 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:717 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:717 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:717 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:717 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@717: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24098a0 Cycle:717 CMD: READ, SEQNUM: 854565280, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:717 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@717: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409950 Cycle:717 CMD: READ, SEQNUM: 854565281, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:717 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@717: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409a00 Cycle:717 CMD: READ, SEQNUM: 854565282, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:717 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@717: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409ab0 Cycle:717 CMD: READ, SEQNUM: 854565283, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:718 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:718 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:718 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:718 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:718 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:718 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:718 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:718 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:718 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:718 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:718 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:718 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:718 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@718: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401ef0 Cycle:718 CMD: READ, SEQNUM: 854565284, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:718 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@718: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2401fa0 Cycle:718 CMD: READ, SEQNUM: 854565285, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:718 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@718: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402050 Cycle:718 CMD: READ, SEQNUM: 854565286, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:718 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@718: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409e80 Cycle:718 CMD: READ, SEQNUM: 854565287, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:719 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:719 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:719 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:719 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:719 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:719 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:719 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:719 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:719 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:719 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:719 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:719 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:719 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@719: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240a330 Cycle:719 CMD: READ, SEQNUM: 854565288, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:719 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@719: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240a3e0 Cycle:719 CMD: READ, SEQNUM: 854565289, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:719 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@719: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240a490 Cycle:719 CMD: READ, SEQNUM: 854565290, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:719 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@719: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240a540 Cycle:719 CMD: READ, SEQNUM: 854565291, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:720 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:720 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:720 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:720 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:720 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:720 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:720 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:720 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:720 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:720 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:720 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:720 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:720 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@720: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240add0 Cycle:720 CMD: READ, SEQNUM: 854565292, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:720 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@720: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ae80 Cycle:720 CMD: READ, SEQNUM: 854565293, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:720 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@720: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240af30 Cycle:720 CMD: READ, SEQNUM: 854565294, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:720 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@720: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24019c0 Cycle:720 CMD: READ, SEQNUM: 854565295, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:721 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:721 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:721 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:721 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:721 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:721 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:721 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:721 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:721 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:721 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:721 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:721 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:721 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@721: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24025f0 Cycle:721 CMD: READ, SEQNUM: 854565296, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:721 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@721: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24026a0 Cycle:721 CMD: READ, SEQNUM: 854565297, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:721 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@721: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402750 Cycle:721 CMD: READ, SEQNUM: 854565298, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:721 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@721: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240b270 Cycle:721 CMD: READ, SEQNUM: 854565299, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:722 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:722 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:722 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:722 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:722 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:722 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:722 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:722 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:722 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:722 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:722 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:722 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:722 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@722: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0b50 Cycle:722 CMD: READ, SEQNUM: 854565300, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:722 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@722: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0c00 Cycle:722 CMD: READ, SEQNUM: 854565301, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:722 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@722: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e0cb0 Cycle:722 CMD: READ, SEQNUM: 854565302, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:722 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@722: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240b710 Cycle:722 CMD: READ, SEQNUM: 854565303, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:723 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:723 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:723 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:723 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:723 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:723 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:723 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:723 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:723 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:723 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:723 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:723 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:723 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@723: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240bb90 Cycle:723 CMD: READ, SEQNUM: 854565304, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:723 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@723: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240bc40 Cycle:723 CMD: READ, SEQNUM: 854565305, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:723 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@723: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240bcf0 Cycle:723 CMD: READ, SEQNUM: 854565306, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:723 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@723: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240bda0 Cycle:723 CMD: READ, SEQNUM: 854565307, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:724 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:724 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:724 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:724 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:724 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:724 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:724 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:724 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:724 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:724 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:724 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:724 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:724 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@724: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405610 Cycle:724 CMD: READ, SEQNUM: 854565308, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:724 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@724: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24056c0 Cycle:724 CMD: READ, SEQNUM: 854565309, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:724 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@724: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2405770 Cycle:724 CMD: READ, SEQNUM: 854565310, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:724 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@724: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240c430 Cycle:724 CMD: READ, SEQNUM: 854565311, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:725 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:725 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:725 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:725 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:725 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:725 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:725 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:725 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:725 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:725 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:725 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:725 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:725 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@725: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240c8e0 Cycle:725 CMD: READ, SEQNUM: 854565312, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:725 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@725: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240c990 Cycle:725 CMD: READ, SEQNUM: 854565313, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:725 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@725: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ca40 Cycle:725 CMD: READ, SEQNUM: 854565314, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:725 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@725: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240caf0 Cycle:725 CMD: READ, SEQNUM: 854565315, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:726 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:726 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:726 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:726 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:726 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:726 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:726 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:726 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:726 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:726 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:726 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:726 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:726 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@726: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240cfa0 Cycle:726 CMD: READ, SEQNUM: 854565316, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:726 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@726: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d050 Cycle:726 CMD: READ, SEQNUM: 854565317, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:726 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@726: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d100 Cycle:726 CMD: READ, SEQNUM: 854565318, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:726 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@726: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d1b0 Cycle:726 CMD: READ, SEQNUM: 854565319, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:727 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:727 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:727 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:727 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:727 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:727 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:727 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:727 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:727 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:727 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:727 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:727 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:727 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@727: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d660 Cycle:727 CMD: READ, SEQNUM: 854565320, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:727 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@727: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d710 Cycle:727 CMD: READ, SEQNUM: 854565321, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:727 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@727: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d7c0 Cycle:727 CMD: READ, SEQNUM: 854565322, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:727 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@727: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240d870 Cycle:727 CMD: READ, SEQNUM: 854565323, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:728 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:728 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:728 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:728 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:728 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:728 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:728 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:728 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:728 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:728 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:728 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:728 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:728 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@728: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240e380 Cycle:728 CMD: READ, SEQNUM: 854565328, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:728 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@728: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240e430 Cycle:728 CMD: READ, SEQNUM: 854565329, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:728 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@728: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240e4e0 Cycle:728 CMD: READ, SEQNUM: 854565330, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:728 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@728: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240e590 Cycle:728 CMD: READ, SEQNUM: 854565331, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:729 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:729 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:729 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:729 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:729 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:729 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:729 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:729 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:729 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:729 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:729 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:729 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:729 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@729: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240dd20 Cycle:729 CMD: READ, SEQNUM: 854565324, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:729 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@729: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ddd0 Cycle:729 CMD: READ, SEQNUM: 854565325, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:729 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@729: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240de80 Cycle:729 CMD: READ, SEQNUM: 854565326, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:729 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@729: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240df30 Cycle:729 CMD: READ, SEQNUM: 854565327, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:730 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:730 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:730 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:730 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:730 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:730 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:730 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:730 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:730 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@730: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24074a0 Cycle:730 CMD: READ, SEQNUM: 854565336, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:730 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@730: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2400320 Cycle:730 CMD: READ, SEQNUM: 854565337, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:730 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@730: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24003d0 Cycle:730 CMD: READ, SEQNUM: 854565338, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:730 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@730: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240f2f0 Cycle:730 CMD: READ, SEQNUM: 854565339, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:731 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:731 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:731 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:731 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:731 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:731 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:731 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:731 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:731 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:731 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@731: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ea60 Cycle:731 CMD: READ, SEQNUM: 854565332, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:731 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@731: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240eb10 Cycle:731 CMD: READ, SEQNUM: 854565333, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:731 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@731: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ebc0 Cycle:731 CMD: READ, SEQNUM: 854565334, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:731 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@731: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ec70 Cycle:731 CMD: READ, SEQNUM: 854565335, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:732 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:732 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:732 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:732 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:732 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:732 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:732 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:732 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:732 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@732: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240f7e0 Cycle:732 CMD: READ, SEQNUM: 854565340, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:732 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@732: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240f890 Cycle:732 CMD: READ, SEQNUM: 854565341, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:732 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@732: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240f940 Cycle:732 CMD: READ, SEQNUM: 854565342, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:732 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@732: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240f9f0 Cycle:732 CMD: READ, SEQNUM: 854565343, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:733 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:733 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:733 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:733 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:733 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:733 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:733 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:733 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:733 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:733 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@733: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410360 Cycle:733 CMD: READ, SEQNUM: 854565344, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:733 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@733: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410410 Cycle:733 CMD: READ, SEQNUM: 854565345, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:733 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@733: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24104c0 Cycle:733 CMD: READ, SEQNUM: 854565346, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:733 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@733: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410570 Cycle:733 CMD: READ, SEQNUM: 854565347, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:734 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:734 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:734 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:734 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:734 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:734 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:734 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:734 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:734 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:734 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:734 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:734 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:734 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@734: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408dd0 Cycle:734 CMD: READ, SEQNUM: 854565348, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:734 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@734: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408e80 Cycle:734 CMD: READ, SEQNUM: 854565349, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:734 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@734: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2408f30 Cycle:734 CMD: READ, SEQNUM: 854565350, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:734 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@734: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410980 Cycle:734 CMD: READ, SEQNUM: 854565351, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:735 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:735 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:735 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:735 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:735 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:735 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:735 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:735 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:735 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:735 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:735 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:735 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:735 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@735: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410e30 Cycle:735 CMD: READ, SEQNUM: 854565352, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:735 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@735: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410ee0 Cycle:735 CMD: READ, SEQNUM: 854565353, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:735 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@735: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410f90 Cycle:735 CMD: READ, SEQNUM: 854565354, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:735 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@735: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2411060 Cycle:735 CMD: READ, SEQNUM: 854565355, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:736 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:736 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:736 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:736 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:736 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:736 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:736 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:736 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:736 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:736 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:736 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:736 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:736 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@736: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24116d0 Cycle:736 CMD: READ, SEQNUM: 854565356, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:736 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@736: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2411780 Cycle:736 CMD: READ, SEQNUM: 854565357, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:736 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@736: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2411830 Cycle:736 CMD: READ, SEQNUM: 854565358, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:736 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@736: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24118e0 Cycle:736 CMD: READ, SEQNUM: 854565359, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:737 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:737 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:737 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:737 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:737 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:737 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:737 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:737 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:737 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:737 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:737 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:737 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:737 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@737: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409480 Cycle:737 CMD: READ, SEQNUM: 854565360, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:737 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@737: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409530 Cycle:737 CMD: READ, SEQNUM: 854565361, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:737 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@737: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24095e0 Cycle:737 CMD: READ, SEQNUM: 854565362, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:737 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@737: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2411d80 Cycle:737 CMD: READ, SEQNUM: 854565363, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:738 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:738 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:738 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:738 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:738 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:738 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:738 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:738 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:738 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:738 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:738 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:738 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:738 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@738: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7a00 Cycle:738 CMD: READ, SEQNUM: 854565364, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:738 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@738: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7ab0 Cycle:738 CMD: READ, SEQNUM: 854565365, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:738 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@738: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23e7b60 Cycle:738 CMD: READ, SEQNUM: 854565366, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:738 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@738: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412250 Cycle:738 CMD: READ, SEQNUM: 854565367, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:739 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:739 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:739 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:739 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:739 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:739 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:739 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:739 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:739 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:739 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:739 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:739 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:739 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@739: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24126c0 Cycle:739 CMD: READ, SEQNUM: 854565368, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:739 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@739: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412770 Cycle:739 CMD: READ, SEQNUM: 854565369, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:739 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@739: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412820 Cycle:739 CMD: READ, SEQNUM: 854565370, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:739 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@739: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24128d0 Cycle:739 CMD: READ, SEQNUM: 854565371, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:740 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:740 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:740 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:740 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:740 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:740 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:740 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:740 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:740 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:740 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:740 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:740 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:740 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@740: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240c220 Cycle:740 CMD: READ, SEQNUM: 854565372, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:740 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@740: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240c2d0 Cycle:740 CMD: READ, SEQNUM: 854565373, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:740 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@740: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412f90 Cycle:740 CMD: READ, SEQNUM: 854565374, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:740 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@740: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413040 Cycle:740 CMD: READ, SEQNUM: 854565375, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:741 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:741 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:741 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:741 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:741 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:741 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:741 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:741 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:741 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:741 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:741 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:741 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:741 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@741: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413630 Cycle:741 CMD: READ, SEQNUM: 854565376, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:741 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@741: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24136e0 Cycle:741 CMD: READ, SEQNUM: 854565377, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:741 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@741: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24137b0 Cycle:741 CMD: READ, SEQNUM: 854565378, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:741 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@741: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413880 Cycle:741 CMD: READ, SEQNUM: 854565379, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:742 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:742 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:742 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:742 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:742 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:742 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:742 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:742 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:742 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:742 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:742 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:742 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:742 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@742: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413d00 Cycle:742 CMD: READ, SEQNUM: 854565380, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:742 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@742: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240abc0 Cycle:742 CMD: READ, SEQNUM: 854565381, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:742 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@742: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ac90 Cycle:742 CMD: READ, SEQNUM: 854565382, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:742 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@742: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413db0 Cycle:742 CMD: READ, SEQNUM: 854565383, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:743 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:743 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:743 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:743 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:743 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:743 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:743 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:743 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:743 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:743 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:743 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:743 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:743 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@743: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414150 Cycle:743 CMD: READ, SEQNUM: 854565384, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:743 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@743: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414200 Cycle:743 CMD: READ, SEQNUM: 854565385, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:743 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@743: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24142b0 Cycle:743 CMD: READ, SEQNUM: 854565386, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:743 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@743: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414380 Cycle:743 CMD: READ, SEQNUM: 854565387, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:744 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:744 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:744 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:744 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:744 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:744 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:744 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:744 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:744 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:744 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:744 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:744 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:744 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@744: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414e40 Cycle:744 CMD: READ, SEQNUM: 854565392, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:744 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@744: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414ef0 Cycle:744 CMD: READ, SEQNUM: 854565393, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:744 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@744: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414fa0 Cycle:744 CMD: READ, SEQNUM: 854565394, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:744 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@744: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415070 Cycle:744 CMD: READ, SEQNUM: 854565395, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:745 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:745 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:745 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:745 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:745 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:745 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:745 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:745 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:745 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:745 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:745 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:745 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:745 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@745: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24147f0 Cycle:745 CMD: READ, SEQNUM: 854565388, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:745 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@745: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24148a0 Cycle:745 CMD: READ, SEQNUM: 854565389, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:745 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@745: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414970 Cycle:745 CMD: READ, SEQNUM: 854565390, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:745 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@745: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2414a40 Cycle:745 CMD: READ, SEQNUM: 854565391, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:746 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:746 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:746 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:746 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:746 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:746 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:746 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:746 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:746 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@746: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240df30 Cycle:746 CMD: READ, SEQNUM: 854565400, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:746 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@746: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407340 Cycle:746 CMD: READ, SEQNUM: 854565401, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:746 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@746: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415db0 Cycle:746 CMD: READ, SEQNUM: 854565402, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:746 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@746: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415e60 Cycle:746 CMD: READ, SEQNUM: 854565403, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:747 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:747 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:747 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:747 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:747 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:747 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:747 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:747 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:747 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:747 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@747: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415520 Cycle:747 CMD: READ, SEQNUM: 854565396, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:747 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@747: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24155d0 Cycle:747 CMD: READ, SEQNUM: 854565397, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:747 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@747: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415680 Cycle:747 CMD: READ, SEQNUM: 854565398, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:747 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@747: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415730 Cycle:747 CMD: READ, SEQNUM: 854565399, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:748 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:748 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:748 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:748 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:748 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:748 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:748 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:748 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:748 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@748: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416280 Cycle:748 CMD: READ, SEQNUM: 854565404, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:748 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@748: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416330 Cycle:748 CMD: READ, SEQNUM: 854565405, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:748 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@748: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416400 Cycle:748 CMD: READ, SEQNUM: 854565406, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:748 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@748: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24164d0 Cycle:748 CMD: READ, SEQNUM: 854565407, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:749 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:749 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:749 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:749 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:749 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:749 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:749 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:749 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:749 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:749 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@749: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416dd0 Cycle:749 CMD: READ, SEQNUM: 854565408, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:749 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@749: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416e80 Cycle:749 CMD: READ, SEQNUM: 854565409, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:749 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@749: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416f30 Cycle:749 CMD: READ, SEQNUM: 854565410, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:749 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@749: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240fde0 Cycle:749 CMD: READ, SEQNUM: 854565411, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:750 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:750 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:750 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:750 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:750 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:750 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:750 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:750 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:750 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:750 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:750 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:750 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:750 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@750: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240a840 Cycle:750 CMD: READ, SEQNUM: 854565412, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:750 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@750: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2417130 Cycle:750 CMD: READ, SEQNUM: 854565413, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:750 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@750: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24171e0 Cycle:750 CMD: READ, SEQNUM: 854565414, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:750 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@750: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2417320 Cycle:750 CMD: READ, SEQNUM: 854565415, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:751 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:751 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:751 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:751 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:751 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:751 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:751 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:751 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:751 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:751 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:751 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:751 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:751 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@751: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2407f60 Cycle:751 CMD: READ, SEQNUM: 854565416, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:751 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@751: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24177e0 Cycle:751 CMD: READ, SEQNUM: 854565417, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:751 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@751: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2417890 Cycle:751 CMD: READ, SEQNUM: 854565418, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:751 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@751: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2417a20 Cycle:751 CMD: READ, SEQNUM: 854565419, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:752 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:752 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:752 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:752 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:752 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:752 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:752 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:752 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:752 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:752 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:752 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:752 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:752 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@752: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418140 Cycle:752 CMD: READ, SEQNUM: 854565420, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:752 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@752: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24181f0 Cycle:752 CMD: READ, SEQNUM: 854565421, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:752 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@752: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24182a0 Cycle:752 CMD: READ, SEQNUM: 854565422, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:752 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@752: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418350 Cycle:752 CMD: READ, SEQNUM: 854565423, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:753 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:753 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:753 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:753 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:753 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:753 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:753 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:753 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:753 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:753 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:753 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:753 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:753 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@753: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418590 Cycle:753 CMD: READ, SEQNUM: 854565424, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:753 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@753: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ff40 Cycle:753 CMD: READ, SEQNUM: 854565425, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:753 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@753: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240fff0 Cycle:753 CMD: READ, SEQNUM: 854565426, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:753 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@753: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418680 Cycle:753 CMD: READ, SEQNUM: 854565427, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:754 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:754 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:754 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:754 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:754 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:754 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:754 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:754 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:754 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:754 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:754 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:754 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:754 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@754: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee5e0 Cycle:754 CMD: READ, SEQNUM: 854565428, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:754 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@754: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23ee690 Cycle:754 CMD: READ, SEQNUM: 854565429, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:754 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@754: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418cc0 Cycle:754 CMD: READ, SEQNUM: 854565430, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:754 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@754: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2418d70 Cycle:754 CMD: READ, SEQNUM: 854565431, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:755 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:755 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:755 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:755 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:755 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:755 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:755 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:755 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:755 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:755 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:755 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:755 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:755 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@755: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24190b0 Cycle:755 CMD: READ, SEQNUM: 854565432, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:755 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@755: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419160 Cycle:755 CMD: READ, SEQNUM: 854565433, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:755 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@755: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419210 Cycle:755 CMD: READ, SEQNUM: 854565434, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:755 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@755: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24192c0 Cycle:755 CMD: READ, SEQNUM: 854565435, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:756 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:756 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:756 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:756 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:756 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:756 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:756 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:756 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:756 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:756 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:756 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:756 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:756 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@756: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412e30 Cycle:756 CMD: READ, SEQNUM: 854565436, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:756 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@756: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2412ee0 Cycle:756 CMD: READ, SEQNUM: 854565437, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:756 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@756: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419aa0 Cycle:756 CMD: READ, SEQNUM: 854565438, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:756 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@756: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419b50 Cycle:756 CMD: READ, SEQNUM: 854565439, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:757 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:757 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:757 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:757 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:757 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:757 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:757 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:757 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:757 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:757 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:757 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:757 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:757 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@757: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240b1b0 Cycle:757 CMD: READ, SEQNUM: 854565440, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:757 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@757: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419e70 Cycle:757 CMD: READ, SEQNUM: 854565441, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:757 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@757: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419f20 Cycle:757 CMD: READ, SEQNUM: 854565442, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:757 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@757: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419ff0 Cycle:757 CMD: READ, SEQNUM: 854565443, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:758 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:758 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:758 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:758 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:758 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:758 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:758 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:758 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:758 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:758 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:758 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:758 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:758 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@758: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241a590 Cycle:758 CMD: READ, SEQNUM: 854565444, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:758 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@758: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241a640 Cycle:758 CMD: READ, SEQNUM: 854565445, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:758 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@758: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241a6f0 Cycle:758 CMD: READ, SEQNUM: 854565446, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:758 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@758: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241a7a0 Cycle:758 CMD: READ, SEQNUM: 854565447, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:759 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:759 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:759 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:759 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:759 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:759 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:759 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:759 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:759 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:759 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:759 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:759 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:759 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@759: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ac80 Cycle:759 CMD: READ, SEQNUM: 854565448, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:759 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@759: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ad30 Cycle:759 CMD: READ, SEQNUM: 854565449, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:759 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@759: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ade0 Cycle:759 CMD: READ, SEQNUM: 854565450, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:759 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@759: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ae90 Cycle:759 CMD: READ, SEQNUM: 854565451, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:760 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:760 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:760 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:760 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:760 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:760 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:760 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:760 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:760 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:760 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:760 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:760 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:760 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@760: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ba00 Cycle:760 CMD: READ, SEQNUM: 854565456, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:760 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@760: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bab0 Cycle:760 CMD: READ, SEQNUM: 854565457, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:760 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@760: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bb60 Cycle:760 CMD: READ, SEQNUM: 854565458, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:760 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@760: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bc10 Cycle:760 CMD: READ, SEQNUM: 854565459, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:761 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:761 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:761 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:761 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:761 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:761 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:761 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:761 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:761 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:761 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:761 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:761 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:761 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@761: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b370 Cycle:761 CMD: READ, SEQNUM: 854565452, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:761 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@761: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b420 Cycle:761 CMD: READ, SEQNUM: 854565453, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:761 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@761: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b4d0 Cycle:761 CMD: READ, SEQNUM: 854565454, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:761 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@761: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b580 Cycle:761 CMD: READ, SEQNUM: 854565455, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:762 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:762 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:762 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:762 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:762 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:762 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:762 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:762 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:762 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@762: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240ddd0 Cycle:762 CMD: READ, SEQNUM: 854565464, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:762 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@762: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x240de80 Cycle:762 CMD: READ, SEQNUM: 854565465, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:762 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@762: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413af0 Cycle:762 CMD: READ, SEQNUM: 854565466, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:762 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@762: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2413ba0 Cycle:762 CMD: READ, SEQNUM: 854565467, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:763 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:763 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:763 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:763 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:763 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:763 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:763 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:763 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:763 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:763 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@763: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c130 Cycle:763 CMD: READ, SEQNUM: 854565460, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:763 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@763: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c1e0 Cycle:763 CMD: READ, SEQNUM: 854565461, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:763 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@763: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c290 Cycle:763 CMD: READ, SEQNUM: 854565462, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:763 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@763: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c340 Cycle:763 CMD: READ, SEQNUM: 854565463, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:764 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:764 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:764 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:764 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:764 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:764 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:764 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:764 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:764 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@764: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241cf60 Cycle:764 CMD: READ, SEQNUM: 854565468, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:764 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@764: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d010 Cycle:764 CMD: READ, SEQNUM: 854565469, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:764 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@764: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d0c0 Cycle:764 CMD: READ, SEQNUM: 854565470, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:764 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@764: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d170 Cycle:764 CMD: READ, SEQNUM: 854565471, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:765 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:765 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:765 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:765 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:765 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:765 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:765 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:765 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:765 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:765 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@765: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416860 Cycle:765 CMD: READ, SEQNUM: 854565472, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:765 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@765: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241db90 Cycle:765 CMD: READ, SEQNUM: 854565473, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:765 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@765: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241dc40 Cycle:765 CMD: READ, SEQNUM: 854565474, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:765 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@765: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241dcf0 Cycle:765 CMD: READ, SEQNUM: 854565475, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:766 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:766 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:766 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:766 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:766 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:766 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:766 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:766 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:766 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:766 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:766 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:766 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:766 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@766: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2411350 Cycle:766 CMD: READ, SEQNUM: 854565476, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:766 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@766: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e190 Cycle:766 CMD: READ, SEQNUM: 854565477, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:766 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@766: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e240 Cycle:766 CMD: READ, SEQNUM: 854565478, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:766 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@766: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e2f0 Cycle:766 CMD: READ, SEQNUM: 854565479, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:767 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:767 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:767 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:767 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:767 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:767 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:767 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:767 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:767 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:767 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:767 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:767 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:767 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@767: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e700 Cycle:767 CMD: READ, SEQNUM: 854565480, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:767 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@767: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e7b0 Cycle:767 CMD: READ, SEQNUM: 854565481, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:767 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@767: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e860 Cycle:767 CMD: READ, SEQNUM: 854565482, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:767 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@767: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241e910 Cycle:767 CMD: READ, SEQNUM: 854565483, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:768 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:768 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:768 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:768 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:768 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:768 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:768 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:768 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:768 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:768 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:768 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:768 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:768 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@768: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ef50 Cycle:768 CMD: READ, SEQNUM: 854565484, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:768 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@768: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241f000 Cycle:768 CMD: READ, SEQNUM: 854565485, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:768 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@768: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241f0b0 Cycle:768 CMD: READ, SEQNUM: 854565486, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:768 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@768: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241f160 Cycle:768 CMD: READ, SEQNUM: 854565487, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:769 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:769 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:769 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:769 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:769 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:769 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:769 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:769 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:769 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:769 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:769 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:769 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:769 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@769: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24169b0 Cycle:769 CMD: READ, SEQNUM: 854565488, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:769 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@769: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416a60 Cycle:769 CMD: READ, SEQNUM: 854565489, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:769 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@769: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416b10 Cycle:769 CMD: READ, SEQNUM: 854565490, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:769 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@769: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241f5d0 Cycle:769 CMD: READ, SEQNUM: 854565491, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:770 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:770 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:770 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:770 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:770 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:770 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:770 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:770 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:770 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:770 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:770 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:770 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:770 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@770: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f5040 Cycle:770 CMD: READ, SEQNUM: 854565492, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:770 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@770: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23f50f0 Cycle:770 CMD: READ, SEQNUM: 854565493, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:770 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@770: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241fb90 Cycle:770 CMD: READ, SEQNUM: 854565494, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:770 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@770: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241fc40 Cycle:770 CMD: READ, SEQNUM: 854565495, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:771 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:771 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:771 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:771 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:771 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:771 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:771 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:771 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:771 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:771 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:771 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:771 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:771 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@771: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ff80 Cycle:771 CMD: READ, SEQNUM: 854565496, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:771 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@771: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420030 Cycle:771 CMD: READ, SEQNUM: 854565497, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:771 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@771: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24200e0 Cycle:771 CMD: READ, SEQNUM: 854565498, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:771 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@771: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420190 Cycle:771 CMD: READ, SEQNUM: 854565499, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:772 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:772 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:772 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:772 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:772 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:772 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:772 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:772 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:772 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:772 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:772 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:772 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:772 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@772: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2419920 Cycle:772 CMD: READ, SEQNUM: 854565500, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:772 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@772: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24199d0 Cycle:772 CMD: READ, SEQNUM: 854565501, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:772 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@772: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420910 Cycle:772 CMD: READ, SEQNUM: 854565502, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:772 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@772: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24209c0 Cycle:772 CMD: READ, SEQNUM: 854565503, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:773 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:773 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:773 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:773 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:773 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:773 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:773 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:773 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:773 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:773 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:773 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:773 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:773 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@773: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420d00 Cycle:773 CMD: READ, SEQNUM: 854565504, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:773 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@773: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420db0 Cycle:773 CMD: READ, SEQNUM: 854565505, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:773 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@773: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420e60 Cycle:773 CMD: READ, SEQNUM: 854565506, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:773 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@773: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420f10 Cycle:773 CMD: READ, SEQNUM: 854565507, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:774 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:774 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:774 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:774 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:774 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:774 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:774 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:774 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:774 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:774 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:774 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:774 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:774 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@774: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421380 Cycle:774 CMD: READ, SEQNUM: 854565508, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:774 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@774: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421430 Cycle:774 CMD: READ, SEQNUM: 854565509, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:774 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@774: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24214e0 Cycle:774 CMD: READ, SEQNUM: 854565510, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:774 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@774: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421590 Cycle:774 CMD: READ, SEQNUM: 854565511, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:775 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:775 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:775 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:775 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:775 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:775 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:775 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:775 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:775 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:775 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:775 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:775 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:775 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@775: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ab80 Cycle:775 CMD: READ, SEQNUM: 854565512, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:775 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@775: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421a20 Cycle:775 CMD: READ, SEQNUM: 854565513, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:775 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@775: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421ad0 Cycle:775 CMD: READ, SEQNUM: 854565514, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:775 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@775: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2421b80 Cycle:775 CMD: READ, SEQNUM: 854565515, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:776 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:776 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:776 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:776 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:776 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:776 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:776 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:776 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:776 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:776 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:776 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:776 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:776 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@776: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422770 Cycle:776 CMD: READ, SEQNUM: 854565520, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:776 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@776: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422a30 Cycle:776 CMD: READ, SEQNUM: 854565521, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:776 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@776: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422cf0 Cycle:776 CMD: READ, SEQNUM: 854565522, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:776 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@776: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422fb0 Cycle:776 CMD: READ, SEQNUM: 854565523, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:777 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:777 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:777 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:777 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:777 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:777 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:777 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:777 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:777 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:777 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:777 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:777 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:777 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@777: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422140 Cycle:777 CMD: READ, SEQNUM: 854565516, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:777 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@777: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24221f0 Cycle:777 CMD: READ, SEQNUM: 854565517, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:777 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@777: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24222a0 Cycle:777 CMD: READ, SEQNUM: 854565518, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:777 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@777: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422350 Cycle:777 CMD: READ, SEQNUM: 854565519, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:778 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:778 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:778 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:778 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:778 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:778 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:778 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:778 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:778 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@778: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415c50 Cycle:778 CMD: READ, SEQNUM: 854565528, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:778 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@778: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2415d00 Cycle:778 CMD: READ, SEQNUM: 854565529, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:778 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@778: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424510 Cycle:778 CMD: READ, SEQNUM: 854565530, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:778 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@778: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24247d0 Cycle:778 CMD: READ, SEQNUM: 854565531, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:779 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:779 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:779 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:779 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:779 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:779 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:779 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:779 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:779 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:779 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@779: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b63f0 Cycle:779 CMD: READ, SEQNUM: 854565524, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:779 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@779: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b64a0 Cycle:779 CMD: READ, SEQNUM: 854565525, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:779 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@779: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bc10 Cycle:779 CMD: READ, SEQNUM: 854565526, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:779 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@779: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24239d0 Cycle:779 CMD: READ, SEQNUM: 854565527, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:780 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:780 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:780 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:780 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:780 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:780 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:780 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:780 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:780 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@780: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7ea0 Cycle:780 CMD: READ, SEQNUM: 854565532, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:780 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@780: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7f50 Cycle:780 CMD: READ, SEQNUM: 854565533, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:780 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@780: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7a90 Cycle:780 CMD: READ, SEQNUM: 854565534, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:780 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@780: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b6e10 Cycle:780 CMD: READ, SEQNUM: 854565535, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:781 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:781 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:781 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:781 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:781 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:781 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:781 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:781 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:781 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:781 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@781: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c290 Cycle:781 CMD: READ, SEQNUM: 854565536, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:781 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@781: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241c340 Cycle:781 CMD: READ, SEQNUM: 854565537, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:781 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@781: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424c00 Cycle:781 CMD: READ, SEQNUM: 854565538, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:781 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@781: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424cb0 Cycle:781 CMD: READ, SEQNUM: 854565539, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:782 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:782 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:782 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:782 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:782 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:782 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:782 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:782 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:782 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:782 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:782 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:782 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:782 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@782: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d170 Cycle:782 CMD: READ, SEQNUM: 854565540, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:782 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@782: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424e70 Cycle:782 CMD: READ, SEQNUM: 854565541, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:782 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@782: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424f20 Cycle:782 CMD: READ, SEQNUM: 854565542, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:782 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@782: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424fd0 Cycle:782 CMD: READ, SEQNUM: 854565543, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:783 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:783 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:783 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:783 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:783 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:783 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:783 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:783 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:783 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:783 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:783 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:783 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:783 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@783: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24251d0 Cycle:783 CMD: READ, SEQNUM: 854565544, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:783 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@783: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425280 Cycle:783 CMD: READ, SEQNUM: 854565545, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:783 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@783: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425330 Cycle:783 CMD: READ, SEQNUM: 854565546, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:783 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@783: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24253e0 Cycle:783 CMD: READ, SEQNUM: 854565547, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:784 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:784 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:784 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:784 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:784 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:784 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:784 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:784 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:784 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:784 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:784 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:784 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:784 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@784: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425d10 Cycle:784 CMD: READ, SEQNUM: 854565548, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:784 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@784: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425dc0 Cycle:784 CMD: READ, SEQNUM: 854565549, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:784 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@784: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425e70 Cycle:784 CMD: READ, SEQNUM: 854565550, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:784 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@784: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241cb50 Cycle:784 CMD: READ, SEQNUM: 854565551, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:785 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:785 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:785 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:785 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:785 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:785 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:785 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:785 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:785 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:785 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:785 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:785 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:785 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@785: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d770 Cycle:785 CMD: READ, SEQNUM: 854565552, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:785 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@785: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d820 Cycle:785 CMD: READ, SEQNUM: 854565553, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:785 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@785: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d8d0 Cycle:785 CMD: READ, SEQNUM: 854565554, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:785 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@785: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426200 Cycle:785 CMD: READ, SEQNUM: 854565555, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:786 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:786 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:786 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:786 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:786 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:786 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:786 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:786 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:786 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:786 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:786 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:786 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:786 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@786: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fbaf0 Cycle:786 CMD: READ, SEQNUM: 854565556, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:786 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@786: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23fbba0 Cycle:786 CMD: READ, SEQNUM: 854565557, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:786 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@786: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24267e0 Cycle:786 CMD: READ, SEQNUM: 854565558, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:786 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@786: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426890 Cycle:786 CMD: READ, SEQNUM: 854565559, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:787 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:787 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:787 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:787 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:787 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:787 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:787 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:787 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:787 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:787 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:787 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:787 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:787 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@787: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426ba0 Cycle:787 CMD: READ, SEQNUM: 854565560, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:787 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@787: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426c50 Cycle:787 CMD: READ, SEQNUM: 854565561, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:787 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@787: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426d00 Cycle:787 CMD: READ, SEQNUM: 854565562, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:787 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@787: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2426db0 Cycle:787 CMD: READ, SEQNUM: 854565563, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:788 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:788 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:788 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:788 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:788 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:788 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:788 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:788 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:788 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:788 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:788 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:788 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:788 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@788: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24207b0 Cycle:788 CMD: READ, SEQNUM: 854565564, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:788 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@788: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2420860 Cycle:788 CMD: READ, SEQNUM: 854565565, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:788 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@788: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427570 Cycle:788 CMD: READ, SEQNUM: 854565566, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:788 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@788: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427620 Cycle:788 CMD: READ, SEQNUM: 854565567, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:789 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:789 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:789 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:789 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:789 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:789 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:789 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:789 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:789 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:789 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:789 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:789 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:789 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@789: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427940 Cycle:789 CMD: READ, SEQNUM: 854565568, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:789 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@789: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24279f0 Cycle:789 CMD: READ, SEQNUM: 854565569, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:789 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@789: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427aa0 Cycle:789 CMD: READ, SEQNUM: 854565570, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:789 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@789: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427b50 Cycle:789 CMD: READ, SEQNUM: 854565571, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:790 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:790 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:790 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:790 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:790 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:790 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:790 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:790 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:790 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:790 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:790 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:790 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:790 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@790: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24281f0 Cycle:790 CMD: READ, SEQNUM: 854565572, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:790 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@790: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24282a0 Cycle:790 CMD: READ, SEQNUM: 854565573, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:790 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@790: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428350 Cycle:790 CMD: READ, SEQNUM: 854565574, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:790 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@790: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428400 Cycle:790 CMD: READ, SEQNUM: 854565575, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:791 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:791 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:791 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:791 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:791 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:791 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:791 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:791 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:791 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:791 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:791 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:791 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:791 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@791: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24288a0 Cycle:791 CMD: READ, SEQNUM: 854565576, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:791 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@791: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428950 Cycle:791 CMD: READ, SEQNUM: 854565577, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:791 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@791: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428a00 Cycle:791 CMD: READ, SEQNUM: 854565578, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:791 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@791: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428ab0 Cycle:791 CMD: READ, SEQNUM: 854565579, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:792 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:792 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:792 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:792 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:792 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:792 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:792 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:792 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:792 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:792 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:792 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:792 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:792 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@792: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429610 Cycle:792 CMD: READ, SEQNUM: 854565584, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:792 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@792: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24296c0 Cycle:792 CMD: READ, SEQNUM: 854565585, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:792 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@792: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429770 Cycle:792 CMD: READ, SEQNUM: 854565586, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:792 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@792: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429820 Cycle:792 CMD: READ, SEQNUM: 854565587, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:793 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:793 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:793 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:793 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:793 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:793 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:793 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:793 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:793 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:793 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:793 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:793 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:793 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@793: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2428f90 Cycle:793 CMD: READ, SEQNUM: 854565580, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:793 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@793: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429040 Cycle:793 CMD: READ, SEQNUM: 854565581, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:793 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@793: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24290f0 Cycle:793 CMD: READ, SEQNUM: 854565582, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:793 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@793: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24291a0 Cycle:793 CMD: READ, SEQNUM: 854565583, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:794 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:794 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:794 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:794 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:794 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:794 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:794 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:794 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:794 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@794: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422350 Cycle:794 CMD: READ, SEQNUM: 854565592, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:794 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@794: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b420 Cycle:794 CMD: READ, SEQNUM: 854565593, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:794 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@794: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241b4d0 Cycle:794 CMD: READ, SEQNUM: 854565594, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:794 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@794: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242a540 Cycle:794 CMD: READ, SEQNUM: 854565595, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:795 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:795 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:795 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:795 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:795 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:795 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:795 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:795 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:795 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:795 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@795: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429ce0 Cycle:795 CMD: READ, SEQNUM: 854565588, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:795 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@795: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429d90 Cycle:795 CMD: READ, SEQNUM: 854565589, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:795 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@795: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429e40 Cycle:795 CMD: READ, SEQNUM: 854565590, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:795 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@795: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429ef0 Cycle:795 CMD: READ, SEQNUM: 854565591, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:796 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:796 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:796 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:796 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:796 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:796 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:796 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:796 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:796 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@796: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242a9f0 Cycle:796 CMD: READ, SEQNUM: 854565596, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:796 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@796: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242aaa0 Cycle:796 CMD: READ, SEQNUM: 854565597, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:796 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@796: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ab50 Cycle:796 CMD: READ, SEQNUM: 854565598, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:796 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@796: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ac00 Cycle:796 CMD: READ, SEQNUM: 854565599, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:797 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:797 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:797 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:797 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:797 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:797 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:797 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:797 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:797 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:797 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@797: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b570 Cycle:797 CMD: READ, SEQNUM: 854565600, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:797 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@797: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b620 Cycle:797 CMD: READ, SEQNUM: 854565601, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:797 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@797: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b6d0 Cycle:797 CMD: READ, SEQNUM: 854565602, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:797 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@797: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b780 Cycle:797 CMD: READ, SEQNUM: 854565603, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:798 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:798 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:798 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:798 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:798 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:798 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:798 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:798 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:798 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:798 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:798 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:798 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:798 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@798: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ec60 Cycle:798 CMD: READ, SEQNUM: 854565604, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:798 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@798: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ed10 Cycle:798 CMD: READ, SEQNUM: 854565605, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:798 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@798: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241edc0 Cycle:798 CMD: READ, SEQNUM: 854565606, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:798 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@798: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242bbd0 Cycle:798 CMD: READ, SEQNUM: 854565607, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:799 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:799 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:799 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:799 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:799 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:799 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:799 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:799 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:799 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:799 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:799 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:799 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:799 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@799: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c080 Cycle:799 CMD: READ, SEQNUM: 854565608, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:799 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@799: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c130 Cycle:799 CMD: READ, SEQNUM: 854565609, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:799 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@799: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c1e0 Cycle:799 CMD: READ, SEQNUM: 854565610, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:799 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@799: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c290 Cycle:799 CMD: READ, SEQNUM: 854565611, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:800 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:800 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:800 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:800 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:800 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:800 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:800 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:800 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:800 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:800 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:800 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:800 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:800 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@800: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c950 Cycle:800 CMD: READ, SEQNUM: 854565612, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:800 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@800: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ca00 Cycle:800 CMD: READ, SEQNUM: 854565613, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:800 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@800: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242cab0 Cycle:800 CMD: READ, SEQNUM: 854565614, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:800 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@800: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242cb60 Cycle:800 CMD: READ, SEQNUM: 854565615, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:801 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:801 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:801 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:801 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:801 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:801 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:801 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:801 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:801 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:801 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:801 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:801 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:801 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@801: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d560 Cycle:801 CMD: READ, SEQNUM: 854565616, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:801 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@801: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d610 Cycle:801 CMD: READ, SEQNUM: 854565617, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:801 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@801: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241d6c0 Cycle:801 CMD: READ, SEQNUM: 854565618, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:801 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@801: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242cff0 Cycle:801 CMD: READ, SEQNUM: 854565619, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:802 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:802 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:802 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:802 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:802 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:802 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:802 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:802 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:802 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:802 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:802 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:802 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:802 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@802: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402800 Cycle:802 CMD: READ, SEQNUM: 854565620, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:802 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@802: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24028b0 Cycle:802 CMD: READ, SEQNUM: 854565621, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:802 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@802: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2402960 Cycle:802 CMD: READ, SEQNUM: 854565622, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:802 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@802: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242d470 Cycle:802 CMD: READ, SEQNUM: 854565623, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:803 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:803 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:803 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:803 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:803 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:803 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:803 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:803 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:803 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:803 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:803 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:803 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:803 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@803: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242d8e0 Cycle:803 CMD: READ, SEQNUM: 854565624, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:803 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@803: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242d990 Cycle:803 CMD: READ, SEQNUM: 854565625, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:803 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@803: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242da40 Cycle:803 CMD: READ, SEQNUM: 854565626, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:803 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@803: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242daf0 Cycle:803 CMD: READ, SEQNUM: 854565627, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:804 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:804 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:804 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:804 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:804 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:804 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:804 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:804 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:804 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:804 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:804 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:804 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:804 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@804: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427360 Cycle:804 CMD: READ, SEQNUM: 854565628, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:804 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@804: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2427410 Cycle:804 CMD: READ, SEQNUM: 854565629, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:804 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@804: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24274c0 Cycle:804 CMD: READ, SEQNUM: 854565630, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:804 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@804: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242e1e0 Cycle:804 CMD: READ, SEQNUM: 854565631, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:805 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:805 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:805 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:805 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:805 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:805 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:805 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:805 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:805 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:805 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:805 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:805 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:805 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@805: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242e8a0 Cycle:805 CMD: READ, SEQNUM: 854565632, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:805 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@805: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242e950 Cycle:805 CMD: READ, SEQNUM: 854565633, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:805 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@805: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ea00 Cycle:805 CMD: READ, SEQNUM: 854565634, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:805 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@805: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242eab0 Cycle:805 CMD: READ, SEQNUM: 854565635, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:806 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:806 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:806 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:806 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:806 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:806 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:806 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:806 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:806 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:806 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:806 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:806 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:806 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@806: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242efa0 Cycle:806 CMD: READ, SEQNUM: 854565636, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:806 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@806: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425b00 Cycle:806 CMD: READ, SEQNUM: 854565637, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:806 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@806: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425bb0 Cycle:806 CMD: READ, SEQNUM: 854565638, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:806 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@806: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2425c60 Cycle:806 CMD: READ, SEQNUM: 854565639, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:807 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:807 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:807 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:807 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:807 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:807 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:807 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:807 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:807 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:807 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:807 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:807 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:807 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@807: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242f410 Cycle:807 CMD: READ, SEQNUM: 854565640, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:807 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@807: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242f4c0 Cycle:807 CMD: READ, SEQNUM: 854565641, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:807 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@807: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242f570 Cycle:807 CMD: READ, SEQNUM: 854565642, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:807 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@807: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242f620 Cycle:807 CMD: READ, SEQNUM: 854565643, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:808 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:808 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:808 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:808 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:808 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:808 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:808 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:808 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:808 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:808 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:808 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:808 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:808 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@808: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430170 Cycle:808 CMD: READ, SEQNUM: 854565648, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:808 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@808: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430220 Cycle:808 CMD: READ, SEQNUM: 854565649, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:808 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@808: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24302d0 Cycle:808 CMD: READ, SEQNUM: 854565650, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:808 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@808: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430380 Cycle:808 CMD: READ, SEQNUM: 854565651, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:809 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:809 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:809 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:809 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:809 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:809 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:809 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:809 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:809 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:809 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:809 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:809 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:809 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@809: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242faf0 Cycle:809 CMD: READ, SEQNUM: 854565644, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:809 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@809: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fba0 Cycle:809 CMD: READ, SEQNUM: 854565645, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:809 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@809: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fc50 Cycle:809 CMD: READ, SEQNUM: 854565646, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:809 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@809: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fd00 Cycle:809 CMD: READ, SEQNUM: 854565647, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:810 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:810 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:810 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:810 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:810 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:810 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:810 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:810 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:810 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@810: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24291a0 Cycle:810 CMD: READ, SEQNUM: 854565656, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:810 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@810: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24221f0 Cycle:810 CMD: READ, SEQNUM: 854565657, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:810 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@810: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24222a0 Cycle:810 CMD: READ, SEQNUM: 854565658, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:810 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@810: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431100 Cycle:810 CMD: READ, SEQNUM: 854565659, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:811 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:811 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:811 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:811 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:811 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:811 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:811 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:811 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:811 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:811 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@811: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430870 Cycle:811 CMD: READ, SEQNUM: 854565652, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:811 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@811: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430920 Cycle:811 CMD: READ, SEQNUM: 854565653, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:811 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@811: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24309d0 Cycle:811 CMD: READ, SEQNUM: 854565654, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:811 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@811: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2430a80 Cycle:811 CMD: READ, SEQNUM: 854565655, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:812 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:812 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:812 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:812 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:812 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:812 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:812 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:812 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:812 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@812: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24315f0 Cycle:812 CMD: READ, SEQNUM: 854565660, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:812 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@812: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24316a0 Cycle:812 CMD: READ, SEQNUM: 854565661, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:812 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@812: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431750 Cycle:812 CMD: READ, SEQNUM: 854565662, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:812 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@812: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431800 Cycle:812 CMD: READ, SEQNUM: 854565663, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:813 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:813 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:813 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:813 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:813 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:813 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:813 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:813 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:813 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:813 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@813: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432170 Cycle:813 CMD: READ, SEQNUM: 854565664, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:813 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@813: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432220 Cycle:813 CMD: READ, SEQNUM: 854565665, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:813 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@813: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24322d0 Cycle:813 CMD: READ, SEQNUM: 854565666, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:813 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@813: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432380 Cycle:813 CMD: READ, SEQNUM: 854565667, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:814 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:814 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:814 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:814 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:814 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:814 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:814 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:814 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:814 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:814 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:814 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:814 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:814 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@814: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242aaa0 Cycle:814 CMD: READ, SEQNUM: 854565668, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:814 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@814: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ab50 Cycle:814 CMD: READ, SEQNUM: 854565669, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:814 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@814: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ac00 Cycle:814 CMD: READ, SEQNUM: 854565670, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:814 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@814: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24327a0 Cycle:814 CMD: READ, SEQNUM: 854565671, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:815 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:815 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:815 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:815 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:815 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:815 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:815 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:815 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:815 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:815 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:815 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:815 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:815 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@815: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432c10 Cycle:815 CMD: READ, SEQNUM: 854565672, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:815 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@815: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432cc0 Cycle:815 CMD: READ, SEQNUM: 854565673, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:815 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@815: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432d70 Cycle:815 CMD: READ, SEQNUM: 854565674, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:815 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@815: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432e40 Cycle:815 CMD: READ, SEQNUM: 854565675, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:816 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:816 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:816 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:816 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:816 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:816 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:816 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:816 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:816 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:816 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:816 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:816 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:816 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@816: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24334c0 Cycle:816 CMD: READ, SEQNUM: 854565676, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:816 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@816: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2433570 Cycle:816 CMD: READ, SEQNUM: 854565677, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:816 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@816: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2433620 Cycle:816 CMD: READ, SEQNUM: 854565678, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:816 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@816: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24336f0 Cycle:816 CMD: READ, SEQNUM: 854565679, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:817 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:817 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:817 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:817 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:817 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:817 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:817 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:817 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:817 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:817 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:817 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:817 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:817 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@817: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b150 Cycle:817 CMD: READ, SEQNUM: 854565680, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:817 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@817: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b200 Cycle:817 CMD: READ, SEQNUM: 854565681, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:817 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@817: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b2b0 Cycle:817 CMD: READ, SEQNUM: 854565682, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:817 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@817: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2433b60 Cycle:817 CMD: READ, SEQNUM: 854565683, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:818 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:818 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:818 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:818 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:818 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:818 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:818 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:818 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:818 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:818 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:818 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:818 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:818 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@818: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409690 Cycle:818 CMD: READ, SEQNUM: 854565684, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:818 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@818: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2409740 Cycle:818 CMD: READ, SEQNUM: 854565685, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:818 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@818: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434010 Cycle:818 CMD: READ, SEQNUM: 854565686, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:818 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@818: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24340c0 Cycle:818 CMD: READ, SEQNUM: 854565687, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:819 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:819 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:819 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:819 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:819 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:819 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:819 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:819 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:819 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:819 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:819 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:819 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:819 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@819: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24344a0 Cycle:819 CMD: READ, SEQNUM: 854565688, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:819 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@819: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434550 Cycle:819 CMD: READ, SEQNUM: 854565689, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:819 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@819: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434600 Cycle:819 CMD: READ, SEQNUM: 854565690, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:819 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@819: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24346b0 Cycle:819 CMD: READ, SEQNUM: 854565691, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:820 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:820 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:820 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:820 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:820 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:820 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:820 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:820 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:820 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:820 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:820 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:820 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:820 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@820: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242dfd0 Cycle:820 CMD: READ, SEQNUM: 854565692, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:820 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@820: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242e080 Cycle:820 CMD: READ, SEQNUM: 854565693, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:820 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@820: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242e130 Cycle:820 CMD: READ, SEQNUM: 854565694, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:820 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@820: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434d90 Cycle:820 CMD: READ, SEQNUM: 854565695, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:821 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:821 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:821 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:821 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:821 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:821 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:821 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:821 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:821 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:821 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:821 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:821 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:821 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@821: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435200 Cycle:821 CMD: READ, SEQNUM: 854565696, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:821 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@821: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24352b0 Cycle:821 CMD: READ, SEQNUM: 854565697, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:821 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@821: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435380 Cycle:821 CMD: READ, SEQNUM: 854565698, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:821 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@821: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435450 Cycle:821 CMD: READ, SEQNUM: 854565699, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:822 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:822 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:822 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:822 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:822 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:822 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:822 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:822 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:822 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:822 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:822 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:822 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:822 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@822: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435890 Cycle:822 CMD: READ, SEQNUM: 854565700, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:822 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@822: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435940 Cycle:822 CMD: READ, SEQNUM: 854565701, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:822 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@822: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435a10 Cycle:822 CMD: READ, SEQNUM: 854565702, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:822 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@822: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435ae0 Cycle:822 CMD: READ, SEQNUM: 854565703, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:823 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:823 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:823 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:823 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:823 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:823 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:823 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:823 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:823 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:823 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:823 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:823 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:823 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@823: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435f20 Cycle:823 CMD: READ, SEQNUM: 854565704, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:823 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@823: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2435fd0 Cycle:823 CMD: READ, SEQNUM: 854565705, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:823 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@823: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24360a0 Cycle:823 CMD: READ, SEQNUM: 854565706, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:823 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@823: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436170 Cycle:823 CMD: READ, SEQNUM: 854565707, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:824 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:824 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:824 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:824 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:824 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:824 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:824 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:824 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:824 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:824 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:824 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:824 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:824 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@824: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436c00 Cycle:824 CMD: READ, SEQNUM: 854565712, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:824 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@824: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436cb0 Cycle:824 CMD: READ, SEQNUM: 854565713, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:824 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@824: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436d80 Cycle:824 CMD: READ, SEQNUM: 854565714, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:824 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@824: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436e50 Cycle:824 CMD: READ, SEQNUM: 854565715, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:825 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:825 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:825 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:825 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:825 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:825 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:825 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:825 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:825 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:825 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:825 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:825 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:825 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@825: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24365b0 Cycle:825 CMD: READ, SEQNUM: 854565708, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:825 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@825: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436660 Cycle:825 CMD: READ, SEQNUM: 854565709, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:825 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@825: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436730 Cycle:825 CMD: READ, SEQNUM: 854565710, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:825 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@825: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2436800 Cycle:825 CMD: READ, SEQNUM: 854565711, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:826 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:826 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:826 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:826 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:826 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:826 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:826 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:826 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:826 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@826: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fd00 Cycle:826 CMD: READ, SEQNUM: 854565720, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:826 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@826: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2429040 Cycle:826 CMD: READ, SEQNUM: 854565721, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:826 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@826: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ed90 Cycle:826 CMD: READ, SEQNUM: 854565722, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:826 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@826: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242ee60 Cycle:826 CMD: READ, SEQNUM: 854565723, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:827 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:827 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:827 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:827 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:827 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:827 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:827 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:827 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:827 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:827 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@827: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24372d0 Cycle:827 CMD: READ, SEQNUM: 854565716, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:827 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@827: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437380 Cycle:827 CMD: READ, SEQNUM: 854565717, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:827 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@827: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437430 Cycle:827 CMD: READ, SEQNUM: 854565718, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:827 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@827: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24374e0 Cycle:827 CMD: READ, SEQNUM: 854565719, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:828 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:828 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:828 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:828 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:828 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:828 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:828 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:828 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:828 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@828: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24222a0 Cycle:828 CMD: READ, SEQNUM: 854565724, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:828 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@828: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437f80 Cycle:828 CMD: READ, SEQNUM: 854565725, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:828 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@828: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438030 Cycle:828 CMD: READ, SEQNUM: 854565726, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:828 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@828: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24380e0 Cycle:828 CMD: READ, SEQNUM: 854565727, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:829 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:829 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:829 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:829 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:829 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:829 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:829 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:829 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:829 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:829 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@829: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431b40 Cycle:829 CMD: READ, SEQNUM: 854565728, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:829 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@829: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431bf0 Cycle:829 CMD: READ, SEQNUM: 854565729, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:829 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@829: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431ca0 Cycle:829 CMD: READ, SEQNUM: 854565730, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:829 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@829: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438a00 Cycle:829 CMD: READ, SEQNUM: 854565731, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:830 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:830 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:830 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:830 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:830 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:830 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:830 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:830 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:830 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:830 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:830 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:830 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:830 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@830: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242c5d0 Cycle:830 CMD: READ, SEQNUM: 854565732, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:830 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@830: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2417f30 Cycle:830 CMD: READ, SEQNUM: 854565733, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:830 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@830: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438ec0 Cycle:830 CMD: READ, SEQNUM: 854565734, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:830 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@830: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438fa0 Cycle:830 CMD: READ, SEQNUM: 854565735, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:831 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:831 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:831 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:831 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:831 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:831 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:831 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:831 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:831 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:831 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:831 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:831 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:831 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@831: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439440 Cycle:831 CMD: READ, SEQNUM: 854565736, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:831 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@831: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24394f0 Cycle:831 CMD: READ, SEQNUM: 854565737, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:831 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@831: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24395a0 Cycle:831 CMD: READ, SEQNUM: 854565738, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:831 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@831: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439650 Cycle:831 CMD: READ, SEQNUM: 854565739, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:832 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:832 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:832 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:832 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:832 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:832 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:832 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:832 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:832 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:832 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:832 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:832 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:832 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@832: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439ce0 Cycle:832 CMD: READ, SEQNUM: 854565740, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:832 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@832: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439d90 Cycle:832 CMD: READ, SEQNUM: 854565741, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:832 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@832: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439e40 Cycle:832 CMD: READ, SEQNUM: 854565742, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:832 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@832: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2439ef0 Cycle:832 CMD: READ, SEQNUM: 854565743, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:833 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:833 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:833 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:833 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:833 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:833 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:833 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:833 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:833 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:833 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:833 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:833 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:833 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@833: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431d50 Cycle:833 CMD: READ, SEQNUM: 854565744, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:833 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@833: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431e00 Cycle:833 CMD: READ, SEQNUM: 854565745, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:833 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@833: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2431eb0 Cycle:833 CMD: READ, SEQNUM: 854565746, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:833 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@833: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243a430 Cycle:833 CMD: READ, SEQNUM: 854565747, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:834 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:834 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:834 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:834 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:834 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:834 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:834 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:834 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:834 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:834 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:834 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:834 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:834 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@834: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2410200 Cycle:834 CMD: READ, SEQNUM: 854565748, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:834 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@834: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24102b0 Cycle:834 CMD: READ, SEQNUM: 854565749, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:834 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@834: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243aa40 Cycle:834 CMD: READ, SEQNUM: 854565750, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:834 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@834: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243aaf0 Cycle:834 CMD: READ, SEQNUM: 854565751, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:835 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:835 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:835 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:835 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:835 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:835 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:835 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:835 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:835 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:835 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:835 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:835 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:835 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@835: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ae30 Cycle:835 CMD: READ, SEQNUM: 854565752, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:835 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@835: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243aee0 Cycle:835 CMD: READ, SEQNUM: 854565753, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:835 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@835: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243af90 Cycle:835 CMD: READ, SEQNUM: 854565754, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:835 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@835: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243b040 Cycle:835 CMD: READ, SEQNUM: 854565755, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:836 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:836 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:836 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:836 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:836 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:836 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:836 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:836 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:836 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:836 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:836 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:836 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:836 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@836: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434c10 Cycle:836 CMD: READ, SEQNUM: 854565756, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:836 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@836: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2434cc0 Cycle:836 CMD: READ, SEQNUM: 854565757, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:836 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@836: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243b810 Cycle:836 CMD: READ, SEQNUM: 854565758, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:836 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@836: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243b8c0 Cycle:836 CMD: READ, SEQNUM: 854565759, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:837 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:837 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:837 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:837 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:837 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:837 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:837 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:837 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:837 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:837 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:837 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:837 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:837 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@837: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243bbe0 Cycle:837 CMD: READ, SEQNUM: 854565760, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:837 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@837: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243bc90 Cycle:837 CMD: READ, SEQNUM: 854565761, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:837 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@837: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243bd40 Cycle:837 CMD: READ, SEQNUM: 854565762, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:837 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@837: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243bdf0 Cycle:837 CMD: READ, SEQNUM: 854565763, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:838 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:838 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:838 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:838 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:838 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:838 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:838 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:838 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:838 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:838 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:838 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:838 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:838 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@838: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c310 Cycle:838 CMD: READ, SEQNUM: 854565764, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:838 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@838: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c3c0 Cycle:838 CMD: READ, SEQNUM: 854565765, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:838 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@838: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c470 Cycle:838 CMD: READ, SEQNUM: 854565766, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:838 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@838: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c520 Cycle:838 CMD: READ, SEQNUM: 854565767, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:839 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:839 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:839 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:839 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:839 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:839 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:839 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:839 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:839 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:839 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:839 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:839 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:839 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@839: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c9e0 Cycle:839 CMD: READ, SEQNUM: 854565768, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:839 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@839: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ca90 Cycle:839 CMD: READ, SEQNUM: 854565769, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:839 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@839: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243cb40 Cycle:839 CMD: READ, SEQNUM: 854565770, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:839 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@839: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243cbf0 Cycle:839 CMD: READ, SEQNUM: 854565771, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:840 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:840 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:840 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:840 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:840 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:840 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:840 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:840 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:840 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:840 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:840 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:840 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:840 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@840: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d760 Cycle:840 CMD: READ, SEQNUM: 854565776, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:840 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@840: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d810 Cycle:840 CMD: READ, SEQNUM: 854565777, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:840 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@840: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d8c0 Cycle:840 CMD: READ, SEQNUM: 854565778, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:840 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@840: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d970 Cycle:840 CMD: READ, SEQNUM: 854565779, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:841 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:841 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:841 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:841 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:841 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:841 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:841 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:841 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:841 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:841 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:841 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:841 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:841 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@841: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d0c0 Cycle:841 CMD: READ, SEQNUM: 854565772, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:841 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@841: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d170 Cycle:841 CMD: READ, SEQNUM: 854565773, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:841 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@841: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d220 Cycle:841 CMD: READ, SEQNUM: 854565774, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:841 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@841: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d2d0 Cycle:841 CMD: READ, SEQNUM: 854565775, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:842 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:842 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:842 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:842 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:842 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:842 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:842 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:842 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:842 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@842: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fba0 Cycle:842 CMD: READ, SEQNUM: 854565784, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:842 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@842: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242fc50 Cycle:842 CMD: READ, SEQNUM: 854565785, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:842 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@842: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243e8e0 Cycle:842 CMD: READ, SEQNUM: 854565786, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:842 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@842: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243e990 Cycle:842 CMD: READ, SEQNUM: 854565787, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:843 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:843 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:843 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:843 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:843 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:843 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:843 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:843 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:843 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:843 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@843: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ded0 Cycle:843 CMD: READ, SEQNUM: 854565780, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:843 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@843: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243df80 Cycle:843 CMD: READ, SEQNUM: 854565781, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:843 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@843: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243e030 Cycle:843 CMD: READ, SEQNUM: 854565782, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:843 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@843: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243e0e0 Cycle:843 CMD: READ, SEQNUM: 854565783, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:844 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:844 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:844 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:844 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:844 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:844 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:844 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:844 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:844 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@844: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ecf0 Cycle:844 CMD: READ, SEQNUM: 854565788, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:844 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@844: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243eda0 Cycle:844 CMD: READ, SEQNUM: 854565789, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:844 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@844: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ee50 Cycle:844 CMD: READ, SEQNUM: 854565790, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:844 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@844: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ef00 Cycle:844 CMD: READ, SEQNUM: 854565791, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:845 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:845 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:845 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:845 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:845 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:845 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:845 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:845 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:845 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:845 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@845: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24383f0 Cycle:845 CMD: READ, SEQNUM: 854565792, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:845 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@845: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f8f0 Cycle:845 CMD: READ, SEQNUM: 854565793, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:845 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@845: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f9a0 Cycle:845 CMD: READ, SEQNUM: 854565794, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:845 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@845: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243fa50 Cycle:845 CMD: READ, SEQNUM: 854565795, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:846 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:846 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:846 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:846 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:846 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:846 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:846 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:846 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:846 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:846 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:846 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:846 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:846 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@846: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2433140 Cycle:846 CMD: READ, SEQNUM: 854565796, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:846 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@846: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243fed0 Cycle:846 CMD: READ, SEQNUM: 854565797, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:846 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@846: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ff80 Cycle:846 CMD: READ, SEQNUM: 854565798, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:846 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@846: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440030 Cycle:846 CMD: READ, SEQNUM: 854565799, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:847 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:847 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:847 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:847 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:847 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:847 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:847 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:847 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:847 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:847 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:847 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:847 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:847 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@847: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24402d0 Cycle:847 CMD: READ, SEQNUM: 854565800, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:847 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@847: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440380 Cycle:847 CMD: READ, SEQNUM: 854565801, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:847 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@847: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440430 Cycle:847 CMD: READ, SEQNUM: 854565802, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:847 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@847: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24404e0 Cycle:847 CMD: READ, SEQNUM: 854565803, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:848 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:848 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:848 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:848 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:848 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:848 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:848 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:848 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:848 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:848 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:848 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:848 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:848 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@848: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440e00 Cycle:848 CMD: READ, SEQNUM: 854565804, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:848 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@848: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440eb0 Cycle:848 CMD: READ, SEQNUM: 854565805, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:848 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@848: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440f60 Cycle:848 CMD: READ, SEQNUM: 854565806, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:848 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@848: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437b60 Cycle:848 CMD: READ, SEQNUM: 854565807, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:849 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:849 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:849 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:849 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:849 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:849 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:849 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:849 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:849 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:849 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:849 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:849 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:849 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@849: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438570 Cycle:849 CMD: READ, SEQNUM: 854565808, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:849 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@849: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438620 Cycle:849 CMD: READ, SEQNUM: 854565809, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:849 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@849: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441290 Cycle:849 CMD: READ, SEQNUM: 854565810, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:849 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@849: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441340 Cycle:849 CMD: READ, SEQNUM: 854565811, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:850 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:850 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:850 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:850 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:850 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:850 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:850 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:850 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:850 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:850 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:850 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:850 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:850 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@850: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416c50 Cycle:850 CMD: READ, SEQNUM: 854565812, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:850 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@850: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2416d00 Cycle:850 CMD: READ, SEQNUM: 854565813, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:850 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@850: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24418b0 Cycle:850 CMD: READ, SEQNUM: 854565814, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:850 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@850: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441960 Cycle:850 CMD: READ, SEQNUM: 854565815, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:851 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:851 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:851 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:851 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:851 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:851 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:851 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:851 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:851 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:851 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:851 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:851 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:851 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@851: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441c70 Cycle:851 CMD: READ, SEQNUM: 854565816, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:851 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@851: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441d20 Cycle:851 CMD: READ, SEQNUM: 854565817, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:851 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@851: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441dd0 Cycle:851 CMD: READ, SEQNUM: 854565818, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:851 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@851: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2441e80 Cycle:851 CMD: READ, SEQNUM: 854565819, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:852 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:852 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:852 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:852 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:852 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:852 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:852 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:852 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:852 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:852 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:852 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:852 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:852 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@852: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243b6b0 Cycle:852 CMD: READ, SEQNUM: 854565820, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:852 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@852: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243b760 Cycle:852 CMD: READ, SEQNUM: 854565821, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:852 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@852: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442620 Cycle:852 CMD: READ, SEQNUM: 854565822, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:852 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@852: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24426d0 Cycle:852 CMD: READ, SEQNUM: 854565823, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:853 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:853 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:853 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:853 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:853 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:853 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:853 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:853 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:853 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:853 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:853 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:853 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:853 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@853: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24429f0 Cycle:853 CMD: READ, SEQNUM: 854565824, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:853 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@853: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442aa0 Cycle:853 CMD: READ, SEQNUM: 854565825, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:853 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@853: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442b50 Cycle:853 CMD: READ, SEQNUM: 854565826, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:853 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@853: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442c00 Cycle:853 CMD: READ, SEQNUM: 854565827, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:854 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:854 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:854 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:854 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:854 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:854 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:854 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:854 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:854 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:854 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:854 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:854 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:854 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@854: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24430c0 Cycle:854 CMD: READ, SEQNUM: 854565828, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:854 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@854: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443170 Cycle:854 CMD: READ, SEQNUM: 854565829, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:854 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@854: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443220 Cycle:854 CMD: READ, SEQNUM: 854565830, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:854 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@854: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24432d0 Cycle:854 CMD: READ, SEQNUM: 854565831, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:855 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:855 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:855 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:855 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:855 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:855 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:855 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:855 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:855 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:855 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:855 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:855 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:855 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@855: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243c8e0 Cycle:855 CMD: READ, SEQNUM: 854565832, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:855 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@855: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24437b0 Cycle:855 CMD: READ, SEQNUM: 854565833, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:855 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@855: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443860 Cycle:855 CMD: READ, SEQNUM: 854565834, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:855 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@855: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443940 Cycle:855 CMD: READ, SEQNUM: 854565835, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:856 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:856 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:856 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:856 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:856 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:856 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:856 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:856 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:856 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:856 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:856 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:856 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:856 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@856: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444510 Cycle:856 CMD: READ, SEQNUM: 854565840, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:856 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@856: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24445c0 Cycle:856 CMD: READ, SEQNUM: 854565841, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:856 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@856: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444670 Cycle:856 CMD: READ, SEQNUM: 854565842, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:856 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@856: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444720 Cycle:856 CMD: READ, SEQNUM: 854565843, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:857 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:857 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:857 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:857 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:857 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:857 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:857 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:857 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:857 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:857 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:857 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:857 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:857 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@857: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443ee0 Cycle:857 CMD: READ, SEQNUM: 854565836, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:857 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@857: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443f90 Cycle:857 CMD: READ, SEQNUM: 854565837, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:857 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@857: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444040 Cycle:857 CMD: READ, SEQNUM: 854565838, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:857 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@857: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24440f0 Cycle:857 CMD: READ, SEQNUM: 854565839, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:858 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:858 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:858 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:858 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:858 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:858 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:858 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:858 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:858 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@858: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437a00 Cycle:858 CMD: READ, SEQNUM: 854565848, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:858 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@858: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2437ab0 Cycle:858 CMD: READ, SEQNUM: 854565849, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:858 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@858: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24455e0 Cycle:858 CMD: READ, SEQNUM: 854565850, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:858 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@858: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445690 Cycle:858 CMD: READ, SEQNUM: 854565851, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:859 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:859 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:859 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:859 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:859 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:859 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:859 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:859 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:859 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:859 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@859: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444c60 Cycle:859 CMD: READ, SEQNUM: 854565844, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:859 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@859: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444d10 Cycle:859 CMD: READ, SEQNUM: 854565845, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:859 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@859: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444dc0 Cycle:859 CMD: READ, SEQNUM: 854565846, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:859 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@859: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2444e70 Cycle:859 CMD: READ, SEQNUM: 854565847, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:860 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:860 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:860 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:860 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:860 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:860 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:860 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:860 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:860 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@860: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445a50 Cycle:860 CMD: READ, SEQNUM: 854565852, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:860 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@860: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445b00 Cycle:860 CMD: READ, SEQNUM: 854565853, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:860 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@860: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445bb0 Cycle:860 CMD: READ, SEQNUM: 854565854, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:860 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@860: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445c60 Cycle:860 CMD: READ, SEQNUM: 854565855, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:861 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:861 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:861 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:861 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:861 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:861 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:861 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:861 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:861 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:861 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@861: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f3f0 Cycle:861 CMD: READ, SEQNUM: 854565856, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:861 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@861: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446630 Cycle:861 CMD: READ, SEQNUM: 854565857, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:861 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@861: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24466e0 Cycle:861 CMD: READ, SEQNUM: 854565858, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:861 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@861: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446790 Cycle:861 CMD: READ, SEQNUM: 854565859, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:862 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:862 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:862 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:862 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:862 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:862 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:862 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:862 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:862 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:862 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:862 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:862 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:862 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@862: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243ef00 Cycle:862 CMD: READ, SEQNUM: 854565860, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:862 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@862: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446be0 Cycle:862 CMD: READ, SEQNUM: 854565861, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:862 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@862: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446c90 Cycle:862 CMD: READ, SEQNUM: 854565862, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:862 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@862: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446d40 Cycle:862 CMD: READ, SEQNUM: 854565863, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:863 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:863 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:863 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:863 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:863 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:863 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:863 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:863 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:863 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:863 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:863 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:863 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:863 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@863: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446fe0 Cycle:863 CMD: READ, SEQNUM: 854565864, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:863 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@863: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24470d0 Cycle:863 CMD: READ, SEQNUM: 854565865, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:863 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@863: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2447180 Cycle:863 CMD: READ, SEQNUM: 854565866, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:863 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@863: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2447230 Cycle:863 CMD: READ, SEQNUM: 854565867, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:864 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:864 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:864 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:864 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:864 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:864 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:864 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:864 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:864 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:864 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:864 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:864 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:864 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@864: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440af0 Cycle:864 CMD: READ, SEQNUM: 854565868, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:864 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@864: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24479e0 Cycle:864 CMD: READ, SEQNUM: 854565869, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:864 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@864: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2447a90 Cycle:864 CMD: READ, SEQNUM: 854565870, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:864 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@864: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2447b70 Cycle:864 CMD: READ, SEQNUM: 854565871, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:865 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:865 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:865 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:865 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:865 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:865 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:865 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:865 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:865 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:865 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:865 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:865 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:865 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@865: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f540 Cycle:865 CMD: READ, SEQNUM: 854565872, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:865 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@865: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f5f0 Cycle:865 CMD: READ, SEQNUM: 854565873, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:865 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@865: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448010 Cycle:865 CMD: READ, SEQNUM: 854565874, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:865 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@865: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24480c0 Cycle:865 CMD: READ, SEQNUM: 854565875, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:866 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:866 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:866 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:866 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:866 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:866 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:866 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:866 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:866 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:866 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:866 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:866 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:866 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@866: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241da10 Cycle:866 CMD: READ, SEQNUM: 854565876, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:866 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@866: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241dac0 Cycle:866 CMD: READ, SEQNUM: 854565877, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:866 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@866: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24486b0 Cycle:866 CMD: READ, SEQNUM: 854565878, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:866 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@866: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448760 Cycle:866 CMD: READ, SEQNUM: 854565879, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:867 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:867 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:867 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:867 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:867 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:867 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:867 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:867 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:867 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:867 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:867 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:867 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:867 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@867: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448980 Cycle:867 CMD: READ, SEQNUM: 854565880, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:867 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@867: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448a30 Cycle:867 CMD: READ, SEQNUM: 854565881, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:867 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@867: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448ae0 Cycle:867 CMD: READ, SEQNUM: 854565882, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:867 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@867: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2448b90 Cycle:867 CMD: READ, SEQNUM: 854565883, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:868 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:868 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:868 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:868 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:868 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:868 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:868 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:868 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:868 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:868 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:868 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:868 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:868 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@868: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442410 Cycle:868 CMD: READ, SEQNUM: 854565884, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:868 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@868: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24424c0 Cycle:868 CMD: READ, SEQNUM: 854565885, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:868 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@868: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2442570 Cycle:868 CMD: READ, SEQNUM: 854565886, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:868 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@868: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24494e0 Cycle:868 CMD: READ, SEQNUM: 854565887, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:869 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:869 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:869 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:869 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:869 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:869 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:869 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:869 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:869 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:869 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:869 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:869 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:869 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@869: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449ba0 Cycle:869 CMD: READ, SEQNUM: 854565888, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:869 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@869: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449c50 Cycle:869 CMD: READ, SEQNUM: 854565889, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:869 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@869: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449d00 Cycle:869 CMD: READ, SEQNUM: 854565890, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:869 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@869: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449db0 Cycle:869 CMD: READ, SEQNUM: 854565891, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:870 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:870 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:870 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:870 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:870 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:870 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:870 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:870 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:870 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:870 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:870 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:870 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:870 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@870: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a2c0 Cycle:870 CMD: READ, SEQNUM: 854565892, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:870 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@870: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440bf0 Cycle:870 CMD: READ, SEQNUM: 854565893, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:870 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@870: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440ca0 Cycle:870 CMD: READ, SEQNUM: 854565894, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:870 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@870: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2440d50 Cycle:870 CMD: READ, SEQNUM: 854565895, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:871 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:871 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:871 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:871 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:871 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:871 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:871 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:871 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:871 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:871 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:871 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:871 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:871 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@871: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a740 Cycle:871 CMD: READ, SEQNUM: 854565896, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:871 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@871: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a7f0 Cycle:871 CMD: READ, SEQNUM: 854565897, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:871 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@871: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a8a0 Cycle:871 CMD: READ, SEQNUM: 854565898, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:871 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@871: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a950 Cycle:871 CMD: READ, SEQNUM: 854565899, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:872 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:872 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:872 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:872 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:872 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:872 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:872 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:872 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:872 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:872 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:872 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:872 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:872 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@872: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b440 Cycle:872 CMD: READ, SEQNUM: 854565904, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:872 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@872: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b4f0 Cycle:872 CMD: READ, SEQNUM: 854565905, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:872 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@872: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b5a0 Cycle:872 CMD: READ, SEQNUM: 854565906, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:872 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@872: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b650 Cycle:872 CMD: READ, SEQNUM: 854565907, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:873 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:873 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:873 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:873 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:873 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:873 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:873 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:873 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:873 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:873 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:873 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:873 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:873 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@873: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244adf0 Cycle:873 CMD: READ, SEQNUM: 854565900, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:873 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@873: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244aea0 Cycle:873 CMD: READ, SEQNUM: 854565901, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:873 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@873: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244af50 Cycle:873 CMD: READ, SEQNUM: 854565902, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:873 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@873: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b000 Cycle:873 CMD: READ, SEQNUM: 854565903, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:874 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:874 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:874 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:874 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:874 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:874 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:874 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:874 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:874 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@874: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24440f0 Cycle:874 CMD: READ, SEQNUM: 854565912, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:874 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@874: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d170 Cycle:874 CMD: READ, SEQNUM: 854565913, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:874 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@874: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243d220 Cycle:874 CMD: READ, SEQNUM: 854565914, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:874 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@874: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c350 Cycle:874 CMD: READ, SEQNUM: 854565915, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:875 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:875 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:875 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:875 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:875 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:875 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:875 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:875 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:875 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:875 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@875: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244baf0 Cycle:875 CMD: READ, SEQNUM: 854565908, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:875 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@875: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244bba0 Cycle:875 CMD: READ, SEQNUM: 854565909, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:875 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@875: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244bc50 Cycle:875 CMD: READ, SEQNUM: 854565910, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:875 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@875: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244bd00 Cycle:875 CMD: READ, SEQNUM: 854565911, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:876 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:876 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:876 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:876 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:876 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:876 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:876 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:876 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:876 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@876: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c820 Cycle:876 CMD: READ, SEQNUM: 854565916, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:876 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@876: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c8d0 Cycle:876 CMD: READ, SEQNUM: 854565917, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:876 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@876: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c980 Cycle:876 CMD: READ, SEQNUM: 854565918, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:876 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@876: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244ca30 Cycle:876 CMD: READ, SEQNUM: 854565919, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:877 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:877 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:877 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:877 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:877 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:877 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:877 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:877 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:877 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:877 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@877: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d3a0 Cycle:877 CMD: READ, SEQNUM: 854565920, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:877 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@877: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d450 Cycle:877 CMD: READ, SEQNUM: 854565921, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:877 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@877: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d500 Cycle:877 CMD: READ, SEQNUM: 854565922, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:877 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@877: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d5b0 Cycle:877 CMD: READ, SEQNUM: 854565923, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:878 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:878 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:878 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:878 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:878 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:878 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:878 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:878 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:878 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:878 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:878 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:878 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:878 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@878: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445b00 Cycle:878 CMD: READ, SEQNUM: 854565924, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:878 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@878: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445bb0 Cycle:878 CMD: READ, SEQNUM: 854565925, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:878 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@878: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2445c60 Cycle:878 CMD: READ, SEQNUM: 854565926, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:878 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@878: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d970 Cycle:878 CMD: READ, SEQNUM: 854565927, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:879 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:879 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:879 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:879 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:879 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:879 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:879 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:879 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:879 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:879 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:879 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:879 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:879 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@879: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244de20 Cycle:879 CMD: READ, SEQNUM: 854565928, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:879 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@879: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244ded0 Cycle:879 CMD: READ, SEQNUM: 854565929, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:879 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@879: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244df80 Cycle:879 CMD: READ, SEQNUM: 854565930, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:879 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@879: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e030 Cycle:879 CMD: READ, SEQNUM: 854565931, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:880 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:880 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:880 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:880 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:880 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:880 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:880 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:880 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:880 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:880 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:880 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:880 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:880 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@880: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e6b0 Cycle:880 CMD: READ, SEQNUM: 854565932, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:880 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@880: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e760 Cycle:880 CMD: READ, SEQNUM: 854565933, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:880 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@880: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e810 Cycle:880 CMD: READ, SEQNUM: 854565934, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:880 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@880: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e8c0 Cycle:880 CMD: READ, SEQNUM: 854565935, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:881 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:881 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:881 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:881 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:881 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:881 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:881 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:881 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:881 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:881 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:881 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:881 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:881 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@881: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446210 Cycle:881 CMD: READ, SEQNUM: 854565936, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:881 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@881: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24462c0 Cycle:881 CMD: READ, SEQNUM: 854565937, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:881 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@881: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446370 Cycle:881 CMD: READ, SEQNUM: 854565938, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:881 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@881: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244edb0 Cycle:881 CMD: READ, SEQNUM: 854565939, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:882 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:882 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:882 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:882 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:882 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:882 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:882 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:882 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:882 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:882 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:882 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:882 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:882 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@882: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234b910 Cycle:882 CMD: READ, SEQNUM: 854565940, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:882 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@882: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234b9c0 Cycle:882 CMD: READ, SEQNUM: 854565941, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:882 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@882: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x234ba70 Cycle:882 CMD: READ, SEQNUM: 854565942, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:882 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@882: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244f240 Cycle:882 CMD: READ, SEQNUM: 854565943, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:883 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:883 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:883 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:883 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:883 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:883 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:883 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:883 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:883 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:883 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:883 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:883 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:883 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@883: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244f6f0 Cycle:883 CMD: READ, SEQNUM: 854565944, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:883 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@883: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244f7a0 Cycle:883 CMD: READ, SEQNUM: 854565945, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:883 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@883: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244f850 Cycle:883 CMD: READ, SEQNUM: 854565946, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:883 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@883: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244f900 Cycle:883 CMD: READ, SEQNUM: 854565947, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:884 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:884 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:884 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:884 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:884 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:884 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:884 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:884 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:884 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:884 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:884 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:884 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:884 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@884: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24492d0 Cycle:884 CMD: READ, SEQNUM: 854565948, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:884 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@884: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449380 Cycle:884 CMD: READ, SEQNUM: 854565949, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:884 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@884: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2449430 Cycle:884 CMD: READ, SEQNUM: 854565950, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:884 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@884: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244ffa0 Cycle:884 CMD: READ, SEQNUM: 854565951, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:885 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:885 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:885 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:885 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:885 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:885 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:885 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:885 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:885 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:885 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:885 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:885 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:885 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@885: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450450 Cycle:885 CMD: READ, SEQNUM: 854565952, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:885 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@885: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450500 Cycle:885 CMD: READ, SEQNUM: 854565953, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:885 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@885: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24505b0 Cycle:885 CMD: READ, SEQNUM: 854565954, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:885 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@885: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450660 Cycle:885 CMD: READ, SEQNUM: 854565955, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:886 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:886 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:886 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:886 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:886 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:886 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:886 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:886 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:886 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:886 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:886 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:886 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:886 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@886: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450af0 Cycle:886 CMD: READ, SEQNUM: 854565956, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:886 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@886: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450ba0 Cycle:886 CMD: READ, SEQNUM: 854565957, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:886 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@886: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450c50 Cycle:886 CMD: READ, SEQNUM: 854565958, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:886 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@886: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2450d00 Cycle:886 CMD: READ, SEQNUM: 854565959, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:887 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:887 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:887 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:887 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:887 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:887 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:887 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:887 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:887 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:887 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:887 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:887 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:887 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@887: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24511b0 Cycle:887 CMD: READ, SEQNUM: 854565960, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:887 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@887: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451260 Cycle:887 CMD: READ, SEQNUM: 854565961, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:887 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@887: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451310 Cycle:887 CMD: READ, SEQNUM: 854565962, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:887 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@887: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24513c0 Cycle:887 CMD: READ, SEQNUM: 854565963, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:888 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:888 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:888 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:888 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:888 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:888 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:888 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:888 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:888 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:888 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:888 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:888 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:888 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@888: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451ef0 Cycle:888 CMD: READ, SEQNUM: 854565968, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:888 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@888: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451fa0 Cycle:888 CMD: READ, SEQNUM: 854565969, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:888 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@888: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2452050 Cycle:888 CMD: READ, SEQNUM: 854565970, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:888 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@888: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2452100 Cycle:888 CMD: READ, SEQNUM: 854565971, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:889 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:889 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:889 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:889 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:889 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:889 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:889 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:889 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:889 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:889 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:889 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:889 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:889 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@889: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451870 Cycle:889 CMD: READ, SEQNUM: 854565964, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:889 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@889: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451920 Cycle:889 CMD: READ, SEQNUM: 854565965, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:889 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@889: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24519d0 Cycle:889 CMD: READ, SEQNUM: 854565966, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:889 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@889: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451a80 Cycle:889 CMD: READ, SEQNUM: 854565967, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:890 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:890 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:890 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:890 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:890 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:890 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:890 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:890 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:890 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@890: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244b000 Cycle:890 CMD: READ, SEQNUM: 854565976, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:890 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@890: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2443f90 Cycle:890 CMD: READ, SEQNUM: 854565977, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:890 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@890: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a0b0 Cycle:890 CMD: READ, SEQNUM: 854565978, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:890 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@890: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244a180 Cycle:890 CMD: READ, SEQNUM: 854565979, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:891 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:891 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:891 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:891 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:891 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:891 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:891 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:891 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:891 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:891 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@891: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24525f0 Cycle:891 CMD: READ, SEQNUM: 854565972, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:891 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@891: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24526a0 Cycle:891 CMD: READ, SEQNUM: 854565973, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:891 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@891: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2452750 Cycle:891 CMD: READ, SEQNUM: 854565974, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:891 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@891: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2452800 Cycle:891 CMD: READ, SEQNUM: 854565975, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:892 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:892 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:892 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:892 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:892 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:892 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:892 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:892 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:892 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@892: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453360 Cycle:892 CMD: READ, SEQNUM: 854565980, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:892 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@892: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453410 Cycle:892 CMD: READ, SEQNUM: 854565981, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:892 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@892: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24534e0 Cycle:892 CMD: READ, SEQNUM: 854565982, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:892 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@892: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24535b0 Cycle:892 CMD: READ, SEQNUM: 854565983, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:893 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:893 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:893 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:893 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:893 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:893 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:893 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:893 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:893 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:893 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@893: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453eb0 Cycle:893 CMD: READ, SEQNUM: 854565984, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:893 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@893: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453f60 Cycle:893 CMD: READ, SEQNUM: 854565985, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:893 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@893: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454010 Cycle:893 CMD: READ, SEQNUM: 854565986, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:893 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@893: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24540c0 Cycle:893 CMD: READ, SEQNUM: 854565987, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:894 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:894 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:894 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:894 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:894 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:894 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:894 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:894 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:894 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:894 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:894 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:894 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:894 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@894: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c8d0 Cycle:894 CMD: READ, SEQNUM: 854565988, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:894 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@894: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244c980 Cycle:894 CMD: READ, SEQNUM: 854565989, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:894 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@894: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24544b0 Cycle:894 CMD: READ, SEQNUM: 854565990, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:894 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@894: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454560 Cycle:894 CMD: READ, SEQNUM: 854565991, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:895 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:895 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:895 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:895 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:895 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:895 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:895 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:895 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:895 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:895 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:895 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:895 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:895 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@895: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454940 Cycle:895 CMD: READ, SEQNUM: 854565992, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:895 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@895: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24549f0 Cycle:895 CMD: READ, SEQNUM: 854565993, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:895 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@895: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454ac0 Cycle:895 CMD: READ, SEQNUM: 854565994, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:895 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@895: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454b90 Cycle:895 CMD: READ, SEQNUM: 854565995, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:896 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:896 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:896 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:896 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:896 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:896 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:896 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:896 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:896 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:896 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:896 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:896 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:896 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@896: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24551d0 Cycle:896 CMD: READ, SEQNUM: 854565996, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:896 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@896: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455280 Cycle:896 CMD: READ, SEQNUM: 854565997, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:896 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@896: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455350 Cycle:896 CMD: READ, SEQNUM: 854565998, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:896 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@896: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455420 Cycle:896 CMD: READ, SEQNUM: 854565999, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:897 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:897 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:897 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:897 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:897 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:897 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:897 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:897 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:897 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:897 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:897 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:897 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:897 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@897: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244cf80 Cycle:897 CMD: READ, SEQNUM: 854566000, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:897 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@897: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d030 Cycle:897 CMD: READ, SEQNUM: 854566001, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:897 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@897: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d0e0 Cycle:897 CMD: READ, SEQNUM: 854566002, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:897 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@897: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455860 Cycle:897 CMD: READ, SEQNUM: 854566003, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:898 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:898 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:898 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:898 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:898 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:898 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:898 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:898 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:898 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:898 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:898 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:898 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:898 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@898: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b360 Cycle:898 CMD: READ, SEQNUM: 854566004, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:898 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@898: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x242b410 Cycle:898 CMD: READ, SEQNUM: 854566005, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:898 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@898: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455d10 Cycle:898 CMD: READ, SEQNUM: 854566006, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:898 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@898: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2455dc0 Cycle:898 CMD: READ, SEQNUM: 854566007, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:899 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:899 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:899 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:899 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:899 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:899 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:899 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:899 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:899 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:899 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:899 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:899 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:899 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@899: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24561a0 Cycle:899 CMD: READ, SEQNUM: 854566008, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:899 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@899: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456250 Cycle:899 CMD: READ, SEQNUM: 854566009, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:899 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@899: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456300 Cycle:899 CMD: READ, SEQNUM: 854566010, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:899 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@899: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24563b0 Cycle:899 CMD: READ, SEQNUM: 854566011, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:900 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:900 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:900 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:900 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:900 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:900 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:900 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:900 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:900 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:900 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:900 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:900 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:900 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@900: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244fd90 Cycle:900 CMD: READ, SEQNUM: 854566012, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:900 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@900: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244fe40 Cycle:900 CMD: READ, SEQNUM: 854566013, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:900 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@900: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456a70 Cycle:900 CMD: READ, SEQNUM: 854566014, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:900 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@900: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456b20 Cycle:900 CMD: READ, SEQNUM: 854566015, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:901 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:901 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:901 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:901 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:901 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:901 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:901 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:901 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:901 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:901 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:901 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:901 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:901 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@901: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456f00 Cycle:901 CMD: READ, SEQNUM: 854566016, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:901 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@901: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456fb0 Cycle:901 CMD: READ, SEQNUM: 854566017, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:901 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@901: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457080 Cycle:901 CMD: READ, SEQNUM: 854566018, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:901 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@901: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457150 Cycle:901 CMD: READ, SEQNUM: 854566019, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:902 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:902 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:902 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:902 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:902 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:902 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:902 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:902 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:902 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:902 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:902 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:902 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:902 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@902: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457590 Cycle:902 CMD: READ, SEQNUM: 854566020, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:902 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@902: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457640 Cycle:902 CMD: READ, SEQNUM: 854566021, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:902 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@902: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457710 Cycle:902 CMD: READ, SEQNUM: 854566022, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:902 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@902: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24577e0 Cycle:902 CMD: READ, SEQNUM: 854566023, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:903 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:903 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:903 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:903 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:903 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:903 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:903 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:903 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:903 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:903 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:903 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:903 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:903 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@903: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457c20 Cycle:903 CMD: READ, SEQNUM: 854566024, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:903 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@903: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457cd0 Cycle:903 CMD: READ, SEQNUM: 854566025, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:903 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@903: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457da0 Cycle:903 CMD: READ, SEQNUM: 854566026, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:903 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@903: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2457e70 Cycle:903 CMD: READ, SEQNUM: 854566027, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:904 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:904 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:904 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:904 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:904 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:904 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:904 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:904 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:904 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:904 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:904 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:904 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:904 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@904: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458900 Cycle:904 CMD: READ, SEQNUM: 854566032, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:904 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@904: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24589b0 Cycle:904 CMD: READ, SEQNUM: 854566033, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:904 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@904: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458a80 Cycle:904 CMD: READ, SEQNUM: 854566034, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:904 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@904: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458b50 Cycle:904 CMD: READ, SEQNUM: 854566035, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:905 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:905 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:905 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:905 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:905 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:905 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:905 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:905 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:905 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:905 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:905 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:905 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:905 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@905: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24582b0 Cycle:905 CMD: READ, SEQNUM: 854566028, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:905 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@905: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458360 Cycle:905 CMD: READ, SEQNUM: 854566029, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:905 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@905: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458430 Cycle:905 CMD: READ, SEQNUM: 854566030, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:905 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@905: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458500 Cycle:905 CMD: READ, SEQNUM: 854566031, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:906 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:906 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:906 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:906 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:906 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:906 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:906 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:906 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:906 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@906: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244aea0 Cycle:906 CMD: READ, SEQNUM: 854566040, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:906 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@906: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24596a0 Cycle:906 CMD: READ, SEQNUM: 854566041, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:906 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@906: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459750 Cycle:906 CMD: READ, SEQNUM: 854566042, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:906 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@906: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459800 Cycle:906 CMD: READ, SEQNUM: 854566043, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:907 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:907 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:907 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:907 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:907 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:907 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:907 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:907 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:907 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:907 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@907: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458f10 Cycle:907 CMD: READ, SEQNUM: 854566036, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:907 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@907: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2458fc0 Cycle:907 CMD: READ, SEQNUM: 854566037, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:907 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@907: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459070 Cycle:907 CMD: READ, SEQNUM: 854566038, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:907 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@907: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459120 Cycle:907 CMD: READ, SEQNUM: 854566039, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:908 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:908 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:908 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:908 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:908 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:908 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:908 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:908 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:908 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@908: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459a10 Cycle:908 CMD: READ, SEQNUM: 854566044, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:908 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@908: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459ac0 Cycle:908 CMD: READ, SEQNUM: 854566045, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:908 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@908: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459b70 Cycle:908 CMD: READ, SEQNUM: 854566046, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:908 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@908: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459c20 Cycle:908 CMD: READ, SEQNUM: 854566047, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:909 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:909 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:909 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:909 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:909 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:909 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:909 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:909 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:909 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:909 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@909: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453940 Cycle:909 CMD: READ, SEQNUM: 854566048, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:909 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@909: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a6c0 Cycle:909 CMD: READ, SEQNUM: 854566049, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:909 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@909: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a770 Cycle:909 CMD: READ, SEQNUM: 854566050, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:909 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@909: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a820 Cycle:909 CMD: READ, SEQNUM: 854566051, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:910 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:910 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:910 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:910 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:910 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:910 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:910 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:910 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:910 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:910 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:910 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:910 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:910 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@910: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244e330 Cycle:910 CMD: READ, SEQNUM: 854566052, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:910 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@910: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ace0 Cycle:910 CMD: READ, SEQNUM: 854566053, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:910 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@910: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ad90 Cycle:910 CMD: READ, SEQNUM: 854566054, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:910 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@910: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ae40 Cycle:910 CMD: READ, SEQNUM: 854566055, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:911 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:911 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:911 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:911 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:911 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:911 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:911 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:911 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:911 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:911 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:911 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:911 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:911 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@911: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245b2e0 Cycle:911 CMD: READ, SEQNUM: 854566056, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:911 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@911: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245b390 Cycle:911 CMD: READ, SEQNUM: 854566057, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:911 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@911: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245b440 Cycle:911 CMD: READ, SEQNUM: 854566058, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:911 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@911: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245b4f0 Cycle:911 CMD: READ, SEQNUM: 854566059, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:912 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:912 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:912 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:912 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:912 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:912 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:912 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:912 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:912 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:912 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:912 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:912 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:912 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@912: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245bd20 Cycle:912 CMD: READ, SEQNUM: 854566060, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:912 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@912: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245bdd0 Cycle:912 CMD: READ, SEQNUM: 854566061, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:912 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@912: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245be80 Cycle:912 CMD: READ, SEQNUM: 854566062, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:912 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@912: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2452e80 Cycle:912 CMD: READ, SEQNUM: 854566063, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:913 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:913 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:913 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:913 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:913 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:913 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:913 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:913 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:913 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:913 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:913 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:913 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:913 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@913: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24460b0 Cycle:913 CMD: READ, SEQNUM: 854566064, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:913 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@913: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453a90 Cycle:913 CMD: READ, SEQNUM: 854566065, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:913 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@913: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453b40 Cycle:913 CMD: READ, SEQNUM: 854566066, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:913 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@913: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245c220 Cycle:913 CMD: READ, SEQNUM: 854566067, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:914 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:914 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:914 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:914 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:914 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:914 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:914 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:914 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:914 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:914 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:914 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:914 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:914 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@914: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2432010 Cycle:914 CMD: READ, SEQNUM: 854566068, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:914 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@914: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24320c0 Cycle:914 CMD: READ, SEQNUM: 854566069, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:914 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@914: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245c850 Cycle:914 CMD: READ, SEQNUM: 854566070, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:914 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@914: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245c900 Cycle:914 CMD: READ, SEQNUM: 854566071, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:915 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:915 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:915 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:915 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:915 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:915 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:915 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:915 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:915 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:915 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:915 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:915 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:915 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@915: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245cc40 Cycle:915 CMD: READ, SEQNUM: 854566072, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:915 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@915: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ccf0 Cycle:915 CMD: READ, SEQNUM: 854566073, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:915 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@915: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245cda0 Cycle:915 CMD: READ, SEQNUM: 854566074, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:915 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@915: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ce50 Cycle:915 CMD: READ, SEQNUM: 854566075, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:916 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:916 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:916 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:916 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:916 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:916 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:916 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:916 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:916 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:916 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:916 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:916 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:916 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@916: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2456910 Cycle:916 CMD: READ, SEQNUM: 854566076, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:916 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@916: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24569c0 Cycle:916 CMD: READ, SEQNUM: 854566077, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:916 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@916: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245d680 Cycle:916 CMD: READ, SEQNUM: 854566078, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:916 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@916: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245d730 Cycle:916 CMD: READ, SEQNUM: 854566079, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:917 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:917 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:917 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:917 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:917 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:917 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:917 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:917 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:917 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:917 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:917 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:917 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:917 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@917: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245da50 Cycle:917 CMD: READ, SEQNUM: 854566080, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:917 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@917: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245db00 Cycle:917 CMD: READ, SEQNUM: 854566081, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:917 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@917: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245dbb0 Cycle:917 CMD: READ, SEQNUM: 854566082, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:917 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@917: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245dc60 Cycle:917 CMD: READ, SEQNUM: 854566083, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:918 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:918 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:918 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:918 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:918 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:918 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:918 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:918 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:918 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:918 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:918 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:918 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:918 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@918: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e150 Cycle:918 CMD: READ, SEQNUM: 854566084, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:918 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@918: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e200 Cycle:918 CMD: READ, SEQNUM: 854566085, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:918 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@918: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e2b0 Cycle:918 CMD: READ, SEQNUM: 854566086, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:918 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@918: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e360 Cycle:918 CMD: READ, SEQNUM: 854566087, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:919 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:919 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:919 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:919 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:919 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:919 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:919 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:919 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:919 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:919 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:919 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:919 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:919 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@919: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e7f0 Cycle:919 CMD: READ, SEQNUM: 854566088, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:919 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@919: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e8a0 Cycle:919 CMD: READ, SEQNUM: 854566089, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:919 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@919: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e950 Cycle:919 CMD: READ, SEQNUM: 854566090, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:919 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@919: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ea00 Cycle:919 CMD: READ, SEQNUM: 854566091, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:920 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:920 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:920 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:920 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:920 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:920 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:920 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:920 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:920 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:920 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:920 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:920 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:920 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@920: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f570 Cycle:920 CMD: READ, SEQNUM: 854566096, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:920 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@920: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f620 Cycle:920 CMD: READ, SEQNUM: 854566097, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:920 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@920: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f6d0 Cycle:920 CMD: READ, SEQNUM: 854566098, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:920 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@920: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f780 Cycle:920 CMD: READ, SEQNUM: 854566099, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:921 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:921 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:921 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:921 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:921 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:921 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:921 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:921 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:921 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:921 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:921 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:921 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:921 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@921: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245eed0 Cycle:921 CMD: READ, SEQNUM: 854566092, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:921 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@921: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ef80 Cycle:921 CMD: READ, SEQNUM: 854566093, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:921 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@921: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f030 Cycle:921 CMD: READ, SEQNUM: 854566094, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:921 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@921: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f0e0 Cycle:921 CMD: READ, SEQNUM: 854566095, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:922 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:922 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:922 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:922 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:922 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:922 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:922 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:922 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:922 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@922: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2451920 Cycle:922 CMD: READ, SEQNUM: 854566104, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:922 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@922: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24519d0 Cycle:922 CMD: READ, SEQNUM: 854566105, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:922 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@922: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460650 Cycle:922 CMD: READ, SEQNUM: 854566106, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:922 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@922: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460700 Cycle:922 CMD: READ, SEQNUM: 854566107, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:923 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:923 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:923 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:923 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:923 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:923 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:923 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:923 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:923 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:923 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@923: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245fca0 Cycle:923 CMD: READ, SEQNUM: 854566100, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:923 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@923: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245fd50 Cycle:923 CMD: READ, SEQNUM: 854566101, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:923 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@923: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245fe00 Cycle:923 CMD: READ, SEQNUM: 854566102, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:923 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@923: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245feb0 Cycle:923 CMD: READ, SEQNUM: 854566103, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:924 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:924 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:924 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:924 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:924 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:924 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:924 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:924 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:924 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@924: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460ae0 Cycle:924 CMD: READ, SEQNUM: 854566108, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:924 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@924: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460b90 Cycle:924 CMD: READ, SEQNUM: 854566109, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:924 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@924: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460c40 Cycle:924 CMD: READ, SEQNUM: 854566110, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:924 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@924: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460cf0 Cycle:924 CMD: READ, SEQNUM: 854566111, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:925 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:925 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:925 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:925 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:925 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:925 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:925 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:925 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:925 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:925 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@925: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a170 Cycle:925 CMD: READ, SEQNUM: 854566112, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:925 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@925: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24616c0 Cycle:925 CMD: READ, SEQNUM: 854566113, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:925 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@925: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461770 Cycle:925 CMD: READ, SEQNUM: 854566114, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:925 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@925: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461820 Cycle:925 CMD: READ, SEQNUM: 854566115, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:926 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:926 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:926 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:926 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:926 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:926 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:926 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:926 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:926 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:926 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:926 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:926 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:926 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@926: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2454e50 Cycle:926 CMD: READ, SEQNUM: 854566116, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:926 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@926: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461ca0 Cycle:926 CMD: READ, SEQNUM: 854566117, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:926 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@926: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461d50 Cycle:926 CMD: READ, SEQNUM: 854566118, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:926 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@926: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461e00 Cycle:926 CMD: READ, SEQNUM: 854566119, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:927 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:927 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:927 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:927 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:927 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:927 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:927 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:927 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:927 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:927 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:927 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:927 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:927 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@927: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24620a0 Cycle:927 CMD: READ, SEQNUM: 854566120, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:927 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@927: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2462150 Cycle:927 CMD: READ, SEQNUM: 854566121, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:927 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@927: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2462200 Cycle:927 CMD: READ, SEQNUM: 854566122, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:927 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@927: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24622b0 Cycle:927 CMD: READ, SEQNUM: 854566123, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:928 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:928 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:928 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:928 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:928 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:928 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:928 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:928 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:928 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:928 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:928 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:928 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:928 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@928: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24629b0 Cycle:928 CMD: READ, SEQNUM: 854566124, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:928 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@928: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2462a60 Cycle:928 CMD: READ, SEQNUM: 854566125, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:928 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@928: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2462b10 Cycle:928 CMD: READ, SEQNUM: 854566126, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:928 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@928: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2462bc0 Cycle:928 CMD: READ, SEQNUM: 854566127, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:929 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:929 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:929 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:929 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:929 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:929 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:929 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:929 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:929 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:929 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:929 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:929 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:929 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@929: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a2f0 Cycle:929 CMD: READ, SEQNUM: 854566128, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:929 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@929: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a3a0 Cycle:929 CMD: READ, SEQNUM: 854566129, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:929 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@929: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2463030 Cycle:929 CMD: READ, SEQNUM: 854566130, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:929 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@929: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24630e0 Cycle:929 CMD: READ, SEQNUM: 854566131, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:930 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:930 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:930 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:930 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:930 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:930 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:930 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:930 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:930 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:930 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:930 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:930 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:930 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@930: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24387c0 Cycle:930 CMD: READ, SEQNUM: 854566132, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:930 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@930: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2438870 Cycle:930 CMD: READ, SEQNUM: 854566133, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:930 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@930: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2463620 Cycle:930 CMD: READ, SEQNUM: 854566134, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:930 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@930: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24636d0 Cycle:930 CMD: READ, SEQNUM: 854566135, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:931 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:931 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:931 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:931 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:931 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:931 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:931 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:931 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:931 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:931 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:931 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:931 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:931 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@931: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24639e0 Cycle:931 CMD: READ, SEQNUM: 854566136, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:931 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@931: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2463a90 Cycle:931 CMD: READ, SEQNUM: 854566137, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:931 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@931: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2463b40 Cycle:931 CMD: READ, SEQNUM: 854566138, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:931 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@931: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2463bf0 Cycle:931 CMD: READ, SEQNUM: 854566139, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:932 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:932 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:932 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:932 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:932 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:932 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:932 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:932 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:932 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:932 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:932 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:932 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:932 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@932: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245d520 Cycle:932 CMD: READ, SEQNUM: 854566140, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:932 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@932: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245d5d0 Cycle:932 CMD: READ, SEQNUM: 854566141, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:932 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@932: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24643b0 Cycle:932 CMD: READ, SEQNUM: 854566142, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:932 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@932: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464460 Cycle:932 CMD: READ, SEQNUM: 854566143, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:933 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:933 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:933 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:933 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:933 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:933 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:933 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:933 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:933 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:933 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:933 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:933 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:933 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@933: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464990 Cycle:933 CMD: READ, SEQNUM: 854566144, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:933 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@933: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464a40 Cycle:933 CMD: READ, SEQNUM: 854566145, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:933 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@933: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464af0 Cycle:933 CMD: READ, SEQNUM: 854566146, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:933 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@933: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464ba0 Cycle:933 CMD: READ, SEQNUM: 854566147, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:934 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:934 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:934 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:934 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:934 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:934 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:934 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:934 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:934 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:934 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:934 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:934 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:934 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@934: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24650c0 Cycle:934 CMD: READ, SEQNUM: 854566148, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:934 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@934: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245bb10 Cycle:934 CMD: READ, SEQNUM: 854566149, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:934 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@934: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245bbc0 Cycle:934 CMD: READ, SEQNUM: 854566150, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:934 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@934: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465170 Cycle:934 CMD: READ, SEQNUM: 854566151, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:935 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:935 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:935 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:935 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:935 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:935 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:935 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:935 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:935 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:935 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:935 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:935 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:935 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@935: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245e6f0 Cycle:935 CMD: READ, SEQNUM: 854566152, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:935 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@935: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24654e0 Cycle:935 CMD: READ, SEQNUM: 854566153, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:935 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@935: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465590 Cycle:935 CMD: READ, SEQNUM: 854566154, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:935 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@935: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465640 Cycle:935 CMD: READ, SEQNUM: 854566155, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:936 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:936 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:936 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:936 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:936 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:936 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:936 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:936 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:936 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:936 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:936 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:936 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:936 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@936: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466270 Cycle:936 CMD: READ, SEQNUM: 854566160, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:936 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@936: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466320 Cycle:936 CMD: READ, SEQNUM: 854566161, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:936 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@936: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24663d0 Cycle:936 CMD: READ, SEQNUM: 854566162, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:936 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@936: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466480 Cycle:936 CMD: READ, SEQNUM: 854566163, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:937 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:937 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:937 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:937 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:937 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:937 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:937 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:937 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:937 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:937 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:937 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:937 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:937 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@937: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465c00 Cycle:937 CMD: READ, SEQNUM: 854566156, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:937 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@937: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465cb0 Cycle:937 CMD: READ, SEQNUM: 854566157, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:937 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@937: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465d60 Cycle:937 CMD: READ, SEQNUM: 854566158, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:937 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@937: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465e10 Cycle:937 CMD: READ, SEQNUM: 854566159, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:938 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:938 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:938 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:938 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:938 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:938 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:938 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:938 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:938 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@938: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2459540 Cycle:938 CMD: READ, SEQNUM: 854566168, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:938 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@938: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24595f0 Cycle:938 CMD: READ, SEQNUM: 854566169, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:938 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@938: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24673a0 Cycle:938 CMD: READ, SEQNUM: 854566170, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:938 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@938: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467450 Cycle:938 CMD: READ, SEQNUM: 854566171, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:939 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:939 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:939 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:939 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:939 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:939 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:939 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:939 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:939 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:939 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@939: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24669d0 Cycle:939 CMD: READ, SEQNUM: 854566164, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:939 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@939: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466a80 Cycle:939 CMD: READ, SEQNUM: 854566165, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:939 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@939: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466b30 Cycle:939 CMD: READ, SEQNUM: 854566166, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:939 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@939: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2466be0 Cycle:939 CMD: READ, SEQNUM: 854566167, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:940 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:940 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:940 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:940 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:940 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:940 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:940 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:940 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:940 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@940: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24677b0 Cycle:940 CMD: READ, SEQNUM: 854566172, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:940 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@940: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467860 Cycle:940 CMD: READ, SEQNUM: 854566173, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:940 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@940: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467910 Cycle:940 CMD: READ, SEQNUM: 854566174, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:940 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@940: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24679c0 Cycle:940 CMD: READ, SEQNUM: 854566175, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:941 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:941 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:941 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:941 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:941 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:941 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:941 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:941 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:941 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:941 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@941: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24611c0 Cycle:941 CMD: READ, SEQNUM: 854566176, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:941 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@941: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468390 Cycle:941 CMD: READ, SEQNUM: 854566177, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:941 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@941: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468440 Cycle:941 CMD: READ, SEQNUM: 854566178, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:941 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@941: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24684f0 Cycle:941 CMD: READ, SEQNUM: 854566179, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:942 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:942 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:942 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:942 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:942 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:942 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:942 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:942 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:942 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:942 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:942 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:942 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:942 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@942: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2460cf0 Cycle:942 CMD: READ, SEQNUM: 854566180, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:942 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@942: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468940 Cycle:942 CMD: READ, SEQNUM: 854566181, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:942 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@942: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24689f0 Cycle:942 CMD: READ, SEQNUM: 854566182, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:942 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@942: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468aa0 Cycle:942 CMD: READ, SEQNUM: 854566183, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:943 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:943 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:943 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:943 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:943 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:943 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:943 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:943 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:943 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:943 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:943 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:943 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:943 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@943: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468d40 Cycle:943 CMD: READ, SEQNUM: 854566184, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:943 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@943: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468e50 Cycle:943 CMD: READ, SEQNUM: 854566185, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:943 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@943: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468f00 Cycle:943 CMD: READ, SEQNUM: 854566186, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:943 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@943: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468fb0 Cycle:943 CMD: READ, SEQNUM: 854566187, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:944 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:944 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:944 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:944 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:944 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:944 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:944 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:944 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:944 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:944 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:944 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:944 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:944 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@944: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24628b0 Cycle:944 CMD: READ, SEQNUM: 854566188, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:944 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@944: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2469740 Cycle:944 CMD: READ, SEQNUM: 854566189, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:944 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@944: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24697f0 Cycle:944 CMD: READ, SEQNUM: 854566190, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:944 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@944: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24698d0 Cycle:944 CMD: READ, SEQNUM: 854566191, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:945 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:945 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:945 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:945 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:945 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:945 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:945 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:945 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:945 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:945 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:945 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:945 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:945 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@945: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24612a0 Cycle:945 CMD: READ, SEQNUM: 854566192, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:945 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@945: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461350 Cycle:945 CMD: READ, SEQNUM: 854566193, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:945 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@945: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461400 Cycle:945 CMD: READ, SEQNUM: 854566194, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:945 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@945: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2469e50 Cycle:945 CMD: READ, SEQNUM: 854566195, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:946 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:946 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:946 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:946 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:946 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:946 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:946 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:946 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:946 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:946 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:946 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:946 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:946 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@946: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f6e0 Cycle:946 CMD: READ, SEQNUM: 854566196, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:946 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@946: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f790 Cycle:946 CMD: READ, SEQNUM: 854566197, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:946 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@946: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x243f840 Cycle:946 CMD: READ, SEQNUM: 854566198, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:946 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@946: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246a530 Cycle:946 CMD: READ, SEQNUM: 854566199, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:947 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:947 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:947 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:947 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:947 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:947 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:947 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:947 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:947 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:947 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:947 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:947 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:947 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@947: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246a9c0 Cycle:947 CMD: READ, SEQNUM: 854566200, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:947 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@947: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246aa70 Cycle:947 CMD: READ, SEQNUM: 854566201, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:947 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@947: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246ab20 Cycle:947 CMD: READ, SEQNUM: 854566202, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:947 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@947: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246abd0 Cycle:947 CMD: READ, SEQNUM: 854566203, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:948 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:948 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:948 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:948 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:948 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:948 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:948 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:948 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:948 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:948 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:948 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:948 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:948 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@948: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24641a0 Cycle:948 CMD: READ, SEQNUM: 854566204, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:948 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@948: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464250 Cycle:948 CMD: READ, SEQNUM: 854566205, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:948 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@948: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464300 Cycle:948 CMD: READ, SEQNUM: 854566206, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:948 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@948: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b260 Cycle:948 CMD: READ, SEQNUM: 854566207, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:949 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:949 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:949 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:949 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:949 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:949 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:949 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:949 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:949 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:949 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:949 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:949 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:949 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@949: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b700 Cycle:949 CMD: READ, SEQNUM: 854566208, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:949 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@949: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b7b0 Cycle:949 CMD: READ, SEQNUM: 854566209, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:949 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@949: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b860 Cycle:949 CMD: READ, SEQNUM: 854566210, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:949 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@949: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b910 Cycle:949 CMD: READ, SEQNUM: 854566211, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:950 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:950 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:950 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:950 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:950 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:950 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:950 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:950 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:950 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:950 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:950 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:950 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:950 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@950: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246be00 Cycle:950 CMD: READ, SEQNUM: 854566212, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:950 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@950: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246beb0 Cycle:950 CMD: READ, SEQNUM: 854566213, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:950 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@950: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246bf60 Cycle:950 CMD: READ, SEQNUM: 854566214, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:950 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@950: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246c010 Cycle:950 CMD: READ, SEQNUM: 854566215, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:951 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:951 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:951 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:951 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:951 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:951 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:951 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:951 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:951 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:951 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:951 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:951 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:951 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@951: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246c4c0 Cycle:951 CMD: READ, SEQNUM: 854566216, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:951 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@951: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246c570 Cycle:951 CMD: READ, SEQNUM: 854566217, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:951 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@951: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246c620 Cycle:951 CMD: READ, SEQNUM: 854566218, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:951 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@951: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246c6d0 Cycle:951 CMD: READ, SEQNUM: 854566219, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:952 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:952 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:952 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:952 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:952 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:952 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:952 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:952 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:952 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:952 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:952 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:952 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:952 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@952: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d230 Cycle:952 CMD: READ, SEQNUM: 854566224, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:952 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@952: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d2e0 Cycle:952 CMD: READ, SEQNUM: 854566225, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:952 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@952: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d390 Cycle:952 CMD: READ, SEQNUM: 854566226, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:952 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@952: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d440 Cycle:952 CMD: READ, SEQNUM: 854566227, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:953 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:953 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:953 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:953 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:953 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:953 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:953 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:953 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:953 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:953 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:953 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:953 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:953 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@953: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cb80 Cycle:953 CMD: READ, SEQNUM: 854566220, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:953 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@953: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cc30 Cycle:953 CMD: READ, SEQNUM: 854566221, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:953 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@953: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cce0 Cycle:953 CMD: READ, SEQNUM: 854566222, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:953 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@953: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cd90 Cycle:953 CMD: READ, SEQNUM: 854566223, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:954 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:954 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:954 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:954 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:954 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:954 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:954 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:954 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:954 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@954: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465e10 Cycle:954 CMD: READ, SEQNUM: 854566232, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:954 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@954: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245ef80 Cycle:954 CMD: READ, SEQNUM: 854566233, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:954 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@954: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245f030 Cycle:954 CMD: READ, SEQNUM: 854566234, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:954 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@954: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2464eb0 Cycle:954 CMD: READ, SEQNUM: 854566235, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:955 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:955 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:955 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:955 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:955 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:955 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:955 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:955 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:955 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:955 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@955: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d900 Cycle:955 CMD: READ, SEQNUM: 854566228, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:955 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@955: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246d9b0 Cycle:955 CMD: READ, SEQNUM: 854566229, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:955 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@955: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246da60 Cycle:955 CMD: READ, SEQNUM: 854566230, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:955 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@955: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246db10 Cycle:955 CMD: READ, SEQNUM: 854566231, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:956 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:956 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:956 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:956 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:956 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:956 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:956 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:956 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:956 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@956: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e640 Cycle:956 CMD: READ, SEQNUM: 854566236, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:956 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@956: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e6f0 Cycle:956 CMD: READ, SEQNUM: 854566237, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:956 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@956: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e7a0 Cycle:956 CMD: READ, SEQNUM: 854566238, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:956 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@956: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e850 Cycle:956 CMD: READ, SEQNUM: 854566239, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:957 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:957 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:957 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:957 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:957 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:957 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:957 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:957 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:957 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:957 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@957: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f1c0 Cycle:957 CMD: READ, SEQNUM: 854566240, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:957 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@957: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f270 Cycle:957 CMD: READ, SEQNUM: 854566241, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:957 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@957: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f320 Cycle:957 CMD: READ, SEQNUM: 854566242, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:957 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@957: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f3d0 Cycle:957 CMD: READ, SEQNUM: 854566243, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:958 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:958 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:958 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:958 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:958 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:958 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:958 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:958 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:958 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:958 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:958 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:958 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:958 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@958: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467860 Cycle:958 CMD: READ, SEQNUM: 854566244, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:958 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@958: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467910 Cycle:958 CMD: READ, SEQNUM: 854566245, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:958 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@958: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24679c0 Cycle:958 CMD: READ, SEQNUM: 854566246, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:958 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@958: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f7c0 Cycle:958 CMD: READ, SEQNUM: 854566247, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:959 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:959 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:959 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:959 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:959 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:959 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:959 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:959 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:959 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:959 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:959 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:959 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:959 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@959: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246fc70 Cycle:959 CMD: READ, SEQNUM: 854566248, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:959 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@959: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246fd20 Cycle:959 CMD: READ, SEQNUM: 854566249, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:959 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@959: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246fdd0 Cycle:959 CMD: READ, SEQNUM: 854566250, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:959 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@959: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246fe80 Cycle:959 CMD: READ, SEQNUM: 854566251, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:960 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:960 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:960 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:960 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:960 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:960 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:960 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:960 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:960 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:960 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:960 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:960 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:960 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@960: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24704f0 Cycle:960 CMD: READ, SEQNUM: 854566252, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:960 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@960: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24705a0 Cycle:960 CMD: READ, SEQNUM: 854566253, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:960 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@960: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2470650 Cycle:960 CMD: READ, SEQNUM: 854566254, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:960 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@960: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2470700 Cycle:960 CMD: READ, SEQNUM: 854566255, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:961 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:961 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:961 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:961 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:961 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:961 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:961 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:961 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:961 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:961 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:961 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:961 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:961 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@961: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2467f70 Cycle:961 CMD: READ, SEQNUM: 854566256, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:961 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@961: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468020 Cycle:961 CMD: READ, SEQNUM: 854566257, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:961 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@961: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24680d0 Cycle:961 CMD: READ, SEQNUM: 854566258, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:961 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@961: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2470c30 Cycle:961 CMD: READ, SEQNUM: 854566259, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:962 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:962 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:962 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:962 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:962 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:962 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:962 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:962 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:962 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:962 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:962 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:962 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:962 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@962: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446420 Cycle:962 CMD: READ, SEQNUM: 854566260, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:962 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@962: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24464d0 Cycle:962 CMD: READ, SEQNUM: 854566261, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:962 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@962: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2446580 Cycle:962 CMD: READ, SEQNUM: 854566262, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:962 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@962: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24710e0 Cycle:962 CMD: READ, SEQNUM: 854566263, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:963 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:963 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:963 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:963 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:963 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:963 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:963 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:963 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:963 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:963 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:963 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:963 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:963 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@963: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471570 Cycle:963 CMD: READ, SEQNUM: 854566264, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:963 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@963: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471620 Cycle:963 CMD: READ, SEQNUM: 854566265, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:963 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@963: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24716d0 Cycle:963 CMD: READ, SEQNUM: 854566266, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:963 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@963: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471780 Cycle:963 CMD: READ, SEQNUM: 854566267, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:964 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:964 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:964 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:964 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:964 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:964 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:964 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:964 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:964 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:964 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:964 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:964 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:964 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@964: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b050 Cycle:964 CMD: READ, SEQNUM: 854566268, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:964 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@964: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b100 Cycle:964 CMD: READ, SEQNUM: 854566269, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:964 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@964: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246b1b0 Cycle:964 CMD: READ, SEQNUM: 854566270, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:964 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@964: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471e10 Cycle:964 CMD: READ, SEQNUM: 854566271, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:965 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:965 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:965 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:965 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:965 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:965 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:965 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:965 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:965 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:965 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:965 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:965 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:965 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@965: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24722c0 Cycle:965 CMD: READ, SEQNUM: 854566272, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:965 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@965: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472370 Cycle:965 CMD: READ, SEQNUM: 854566273, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:965 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@965: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472420 Cycle:965 CMD: READ, SEQNUM: 854566274, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:965 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@965: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24724d0 Cycle:965 CMD: READ, SEQNUM: 854566275, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:966 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:966 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:966 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:966 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:966 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:966 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:966 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:966 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:966 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:966 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:966 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:966 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:966 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@966: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472980 Cycle:966 CMD: READ, SEQNUM: 854566276, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:966 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@966: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472a30 Cycle:966 CMD: READ, SEQNUM: 854566277, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:966 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@966: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472ae0 Cycle:966 CMD: READ, SEQNUM: 854566278, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:966 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@966: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2472b90 Cycle:966 CMD: READ, SEQNUM: 854566279, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:967 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:967 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:967 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:967 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:967 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:967 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:967 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:967 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:967 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:967 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:967 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:967 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:967 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@967: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473040 Cycle:967 CMD: READ, SEQNUM: 854566280, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:967 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@967: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24730f0 Cycle:967 CMD: READ, SEQNUM: 854566281, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:967 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@967: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24731a0 Cycle:967 CMD: READ, SEQNUM: 854566282, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:967 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@967: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473250 Cycle:967 CMD: READ, SEQNUM: 854566283, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:968 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:968 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:968 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:968 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:968 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:968 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:968 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:968 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:968 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:968 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:968 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:968 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:968 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@968: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473d80 Cycle:968 CMD: READ, SEQNUM: 854566288, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:968 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@968: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473e30 Cycle:968 CMD: READ, SEQNUM: 854566289, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:968 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@968: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473ee0 Cycle:968 CMD: READ, SEQNUM: 854566290, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:968 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@968: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473f90 Cycle:968 CMD: READ, SEQNUM: 854566291, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:969 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:969 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:969 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:969 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:969 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:969 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:969 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:969 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:969 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:969 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:969 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:969 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:969 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@969: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473700 Cycle:969 CMD: READ, SEQNUM: 854566284, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:969 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@969: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24737b0 Cycle:969 CMD: READ, SEQNUM: 854566285, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:969 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@969: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473860 Cycle:969 CMD: READ, SEQNUM: 854566286, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:969 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@969: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473910 Cycle:969 CMD: READ, SEQNUM: 854566287, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:970 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:970 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:970 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:970 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:970 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:970 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:970 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:970 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:970 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@970: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cd90 Cycle:970 CMD: READ, SEQNUM: 854566296, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:970 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@970: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465cb0 Cycle:970 CMD: READ, SEQNUM: 854566297, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:970 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@970: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2474d10 Cycle:970 CMD: READ, SEQNUM: 854566298, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:970 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@970: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2474dc0 Cycle:970 CMD: READ, SEQNUM: 854566299, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:971 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:971 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:971 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:971 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:971 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:971 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:971 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:971 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:971 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:971 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@971: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2474480 Cycle:971 CMD: READ, SEQNUM: 854566292, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:971 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@971: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2474530 Cycle:971 CMD: READ, SEQNUM: 854566293, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:971 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@971: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24745e0 Cycle:971 CMD: READ, SEQNUM: 854566294, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:971 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@971: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2474690 Cycle:971 CMD: READ, SEQNUM: 854566295, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:972 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:972 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:972 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:972 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:972 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:972 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:972 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:972 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:972 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@972: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24751e0 Cycle:972 CMD: READ, SEQNUM: 854566300, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:972 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@972: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475290 Cycle:972 CMD: READ, SEQNUM: 854566301, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:972 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@972: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475360 Cycle:972 CMD: READ, SEQNUM: 854566302, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:972 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@972: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475430 Cycle:972 CMD: READ, SEQNUM: 854566303, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:973 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:973 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:973 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:973 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:973 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:973 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:973 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:973 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:973 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:973 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@973: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475d30 Cycle:973 CMD: READ, SEQNUM: 854566304, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:973 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@973: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475de0 Cycle:973 CMD: READ, SEQNUM: 854566305, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:973 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@973: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475e90 Cycle:973 CMD: READ, SEQNUM: 854566306, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:973 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@973: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475f40 Cycle:973 CMD: READ, SEQNUM: 854566307, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:974 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:974 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:974 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:974 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:974 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:974 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:974 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:974 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:974 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:974 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:974 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:974 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:974 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@974: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e6f0 Cycle:974 CMD: READ, SEQNUM: 854566308, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:974 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@974: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e7a0 Cycle:974 CMD: READ, SEQNUM: 854566309, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:974 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@974: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2476330 Cycle:974 CMD: READ, SEQNUM: 854566310, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:974 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@974: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24763e0 Cycle:974 CMD: READ, SEQNUM: 854566311, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:975 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:975 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:975 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:975 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:975 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:975 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:975 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:975 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:975 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:975 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:975 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:975 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:975 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@975: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24767c0 Cycle:975 CMD: READ, SEQNUM: 854566312, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:975 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@975: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2476870 Cycle:975 CMD: READ, SEQNUM: 854566313, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:975 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@975: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2476940 Cycle:975 CMD: READ, SEQNUM: 854566314, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:975 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@975: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2476a10 Cycle:975 CMD: READ, SEQNUM: 854566315, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:976 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:976 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:976 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:976 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:976 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:976 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:976 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:976 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:976 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:976 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:976 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:976 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:976 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@976: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477270 Cycle:976 CMD: READ, SEQNUM: 854566316, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:976 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@976: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477320 Cycle:976 CMD: READ, SEQNUM: 854566317, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:976 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@976: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24773d0 Cycle:976 CMD: READ, SEQNUM: 854566318, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:976 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@976: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246e160 Cycle:976 CMD: READ, SEQNUM: 854566319, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:977 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:977 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:977 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:977 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:977 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:977 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:977 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:977 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:977 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:977 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:977 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:977 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:977 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@977: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246eda0 Cycle:977 CMD: READ, SEQNUM: 854566320, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:977 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@977: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246ee50 Cycle:977 CMD: READ, SEQNUM: 854566321, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:977 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@977: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246ef00 Cycle:977 CMD: READ, SEQNUM: 854566322, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:977 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@977: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477700 Cycle:977 CMD: READ, SEQNUM: 854566323, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:978 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:978 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:978 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:978 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:978 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:978 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:978 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:978 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:978 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:978 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:978 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:978 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:978 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@978: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d190 Cycle:978 CMD: READ, SEQNUM: 854566324, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:978 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@978: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x244d240 Cycle:978 CMD: READ, SEQNUM: 854566325, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:978 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@978: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477bb0 Cycle:978 CMD: READ, SEQNUM: 854566326, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:978 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@978: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477c60 Cycle:978 CMD: READ, SEQNUM: 854566327, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:979 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:979 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:979 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:979 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:979 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:979 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:979 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:979 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:979 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:979 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:979 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:979 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:979 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@979: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478040 Cycle:979 CMD: READ, SEQNUM: 854566328, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:979 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@979: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24780f0 Cycle:979 CMD: READ, SEQNUM: 854566329, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:979 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@979: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24781a0 Cycle:979 CMD: READ, SEQNUM: 854566330, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:979 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@979: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478250 Cycle:979 CMD: READ, SEQNUM: 854566331, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:980 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:980 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:980 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:980 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:980 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:980 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:980 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:980 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:980 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:980 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:980 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:980 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:980 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@980: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471c00 Cycle:980 CMD: READ, SEQNUM: 854566332, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:980 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@980: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2471cb0 Cycle:980 CMD: READ, SEQNUM: 854566333, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:980 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@980: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478910 Cycle:980 CMD: READ, SEQNUM: 854566334, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:980 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@980: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24789c0 Cycle:980 CMD: READ, SEQNUM: 854566335, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:981 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:981 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:981 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:981 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:981 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:981 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:981 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:981 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:981 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:981 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:981 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:981 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:981 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@981: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478da0 Cycle:981 CMD: READ, SEQNUM: 854566336, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:981 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@981: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478e50 Cycle:981 CMD: READ, SEQNUM: 854566337, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:981 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@981: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478f20 Cycle:981 CMD: READ, SEQNUM: 854566338, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:981 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@981: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478ff0 Cycle:981 CMD: READ, SEQNUM: 854566339, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:982 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:982 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:982 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:982 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:982 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:982 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:982 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:982 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:982 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:982 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:982 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:982 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:982 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@982: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479430 Cycle:982 CMD: READ, SEQNUM: 854566340, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:982 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@982: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24794e0 Cycle:982 CMD: READ, SEQNUM: 854566341, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:982 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@982: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24795b0 Cycle:982 CMD: READ, SEQNUM: 854566342, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:982 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@982: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479680 Cycle:982 CMD: READ, SEQNUM: 854566343, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:983 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:983 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:983 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:983 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:983 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:983 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:983 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:983 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:983 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:983 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:983 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:983 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:983 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@983: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479ac0 Cycle:983 CMD: READ, SEQNUM: 854566344, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:983 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@983: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479b70 Cycle:983 CMD: READ, SEQNUM: 854566345, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:983 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@983: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479c40 Cycle:983 CMD: READ, SEQNUM: 854566346, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:983 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@983: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479d10 Cycle:983 CMD: READ, SEQNUM: 854566347, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:984 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:984 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:984 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:984 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:984 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:984 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:984 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:984 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:984 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:984 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:984 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:984 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:984 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@984: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a400 Cycle:984 CMD: READ, SEQNUM: 854566352, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:984 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@984: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a4b0 Cycle:984 CMD: READ, SEQNUM: 854566353, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:984 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@984: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a560 Cycle:984 CMD: READ, SEQNUM: 854566354, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:984 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@984: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a610 Cycle:984 CMD: READ, SEQNUM: 854566355, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:985 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:985 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:985 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:985 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:985 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:985 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:985 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:985 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:985 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:985 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:985 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:985 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:985 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@985: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479f20 Cycle:985 CMD: READ, SEQNUM: 854566348, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:985 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@985: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479fd0 Cycle:985 CMD: READ, SEQNUM: 854566349, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:985 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@985: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a080 Cycle:985 CMD: READ, SEQNUM: 854566350, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:985 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@985: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a130 Cycle:985 CMD: READ, SEQNUM: 854566351, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:986 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:986 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:986 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:986 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:986 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:986 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:986 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:986 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:986 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@986: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cc30 Cycle:986 CMD: READ, SEQNUM: 854566360, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:986 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@986: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246cce0 Cycle:986 CMD: READ, SEQNUM: 854566361, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:986 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@986: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247b5a0 Cycle:986 CMD: READ, SEQNUM: 854566362, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:986 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@986: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247b670 Cycle:986 CMD: READ, SEQNUM: 854566363, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:987 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:987 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:987 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:987 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:987 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:987 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:987 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:987 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:987 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:987 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@987: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ab50 Cycle:987 CMD: READ, SEQNUM: 854566356, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:987 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@987: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ac00 Cycle:987 CMD: READ, SEQNUM: 854566357, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:987 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@987: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247acb0 Cycle:987 CMD: READ, SEQNUM: 854566358, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:987 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@987: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ad60 Cycle:987 CMD: READ, SEQNUM: 854566359, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:988 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:988 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:988 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:988 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:988 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:988 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:988 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:988 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:988 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@988: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247b9a0 Cycle:988 CMD: READ, SEQNUM: 854566364, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:988 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@988: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ba50 Cycle:988 CMD: READ, SEQNUM: 854566365, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:988 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@988: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247bb00 Cycle:988 CMD: READ, SEQNUM: 854566366, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:988 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@988: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247bbb0 Cycle:988 CMD: READ, SEQNUM: 854566367, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:989 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:989 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:989 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:989 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:989 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:989 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:989 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:989 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:989 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:989 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@989: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475830 Cycle:989 CMD: READ, SEQNUM: 854566368, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:989 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@989: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c5d0 Cycle:989 CMD: READ, SEQNUM: 854566369, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:989 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@989: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c680 Cycle:989 CMD: READ, SEQNUM: 854566370, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:989 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@989: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c750 Cycle:989 CMD: READ, SEQNUM: 854566371, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:990 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:990 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:990 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:990 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:990 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:990 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:990 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:990 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:990 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:990 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:990 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:990 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:990 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@990: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475290 Cycle:990 CMD: READ, SEQNUM: 854566372, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:990 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@990: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247cc10 Cycle:990 CMD: READ, SEQNUM: 854566373, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:990 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@990: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ccc0 Cycle:990 CMD: READ, SEQNUM: 854566374, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:990 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@990: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247cd70 Cycle:990 CMD: READ, SEQNUM: 854566375, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:991 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:991 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:991 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:991 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:991 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:991 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:991 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:991 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:991 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:991 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:991 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:991 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:991 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@991: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247cfb0 Cycle:991 CMD: READ, SEQNUM: 854566376, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:991 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@991: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d0a0 Cycle:991 CMD: READ, SEQNUM: 854566377, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:991 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@991: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d150 Cycle:991 CMD: READ, SEQNUM: 854566378, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:991 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@991: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d200 Cycle:991 CMD: READ, SEQNUM: 854566379, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:992 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:992 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:992 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:992 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:992 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:992 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:992 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:992 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:992 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:992 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:992 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:992 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:992 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@992: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d9f0 Cycle:992 CMD: READ, SEQNUM: 854566380, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:992 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@992: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247daa0 Cycle:992 CMD: READ, SEQNUM: 854566381, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:992 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@992: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247db50 Cycle:992 CMD: READ, SEQNUM: 854566382, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:992 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@992: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247dc00 Cycle:992 CMD: READ, SEQNUM: 854566383, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:993 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:993 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:993 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:993 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:993 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:993 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:993 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:993 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:993 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:993 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:993 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:993 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:993 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@993: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475960 Cycle:993 CMD: READ, SEQNUM: 854566384, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:993 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@993: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475a10 Cycle:993 CMD: READ, SEQNUM: 854566385, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:993 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@993: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247e0c0 Cycle:993 CMD: READ, SEQNUM: 854566386, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:993 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@993: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247e170 Cycle:993 CMD: READ, SEQNUM: 854566387, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:994 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:994 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:994 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:994 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:994 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:994 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:994 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:994 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:994 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:994 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:994 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:994 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:994 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@994: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453d50 Cycle:994 CMD: READ, SEQNUM: 854566388, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:994 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@994: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2453e00 Cycle:994 CMD: READ, SEQNUM: 854566389, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:994 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@994: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247e6c0 Cycle:994 CMD: READ, SEQNUM: 854566390, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:994 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@994: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247e770 Cycle:994 CMD: READ, SEQNUM: 854566391, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:995 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:995 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:995 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:995 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:995 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:995 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:995 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:995 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:995 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:995 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:995 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:995 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:995 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@995: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246fbb0 Cycle:995 CMD: READ, SEQNUM: 854566392, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:995 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@995: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247ead0 Cycle:995 CMD: READ, SEQNUM: 854566393, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:995 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@995: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247eb80 Cycle:995 CMD: READ, SEQNUM: 854566394, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:995 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@995: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247eca0 Cycle:995 CMD: READ, SEQNUM: 854566395, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:996 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:996 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:996 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:996 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:996 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:996 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:996 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:996 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:996 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:996 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:996 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:996 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:996 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@996: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24787b0 Cycle:996 CMD: READ, SEQNUM: 854566396, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:996 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@996: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2478860 Cycle:996 CMD: READ, SEQNUM: 854566397, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:996 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@996: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247f560 Cycle:996 CMD: READ, SEQNUM: 854566398, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:996 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@996: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247f610 Cycle:996 CMD: READ, SEQNUM: 854566399, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:997 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:997 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:997 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:997 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:997 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:997 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:997 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:997 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:997 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:997 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:997 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:997 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:997 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@997: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247fb00 Cycle:997 CMD: READ, SEQNUM: 854566400, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:997 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@997: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247fbb0 Cycle:997 CMD: READ, SEQNUM: 854566401, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:997 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@997: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247fc60 Cycle:997 CMD: READ, SEQNUM: 854566402, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:997 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@997: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247fd10 Cycle:997 CMD: READ, SEQNUM: 854566403, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:998 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:998 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:998 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:998 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:998 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:998 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:998 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:998 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:998 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:998 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:998 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:998 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:998 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@998: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247fa40 Cycle:998 CMD: READ, SEQNUM: 854566404, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:998 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@998: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477060 Cycle:998 CMD: READ, SEQNUM: 854566405, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:998 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@998: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2477130 Cycle:998 CMD: READ, SEQNUM: 854566406, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:998 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@998: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24802a0 Cycle:998 CMD: READ, SEQNUM: 854566407, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:999 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:999 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:999 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:999 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:999 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:999 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:999 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:999 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:999 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:999 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:999 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:999 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:999 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@999: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480640 Cycle:999 CMD: READ, SEQNUM: 854566408, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:999 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@999: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24806f0 Cycle:999 CMD: READ, SEQNUM: 854566409, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:999 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@999: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24807a0 Cycle:999 CMD: READ, SEQNUM: 854566410, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:999 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@999: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480850 Cycle:999 CMD: READ, SEQNUM: 854566411, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1000 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1000 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1000 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1000 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1000 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1000 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1000 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1000 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1000 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1000 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1000 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1000 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1000 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1000: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24813e0 Cycle:1000 CMD: READ, SEQNUM: 854566416, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1000 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1000: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481490 Cycle:1000 CMD: READ, SEQNUM: 854566417, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1000 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1000: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481540 Cycle:1000 CMD: READ, SEQNUM: 854566418, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1000 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1000: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24815f0 Cycle:1000 CMD: READ, SEQNUM: 854566419, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1001 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1001 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1001 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1001 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1001 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1001 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1001 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1001 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1001 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1001 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1001 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1001 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1001 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1001: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480da0 Cycle:1001 CMD: READ, SEQNUM: 854566412, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1001 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1001: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480e50 Cycle:1001 CMD: READ, SEQNUM: 854566413, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1001 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1001: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480f00 Cycle:1001 CMD: READ, SEQNUM: 854566414, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1001 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1001: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480fb0 Cycle:1001 CMD: READ, SEQNUM: 854566415, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1002 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1002 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1002 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1002 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1002 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1002 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1002 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1002 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1002 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1002: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24737b0 Cycle:1002 CMD: READ, SEQNUM: 854566424, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1002 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1002: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2473860 Cycle:1002 CMD: READ, SEQNUM: 854566425, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1002 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1002: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482460 Cycle:1002 CMD: READ, SEQNUM: 854566426, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1002 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1002: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482550 Cycle:1002 CMD: READ, SEQNUM: 854566427, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1003 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1003 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1003 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1003 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1003 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1003 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1003 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1003 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1003 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1003 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1003: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481b40 Cycle:1003 CMD: READ, SEQNUM: 854566420, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1003 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1003: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481bf0 Cycle:1003 CMD: READ, SEQNUM: 854566421, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1003 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1003: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481ca0 Cycle:1003 CMD: READ, SEQNUM: 854566422, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1003 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1003: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2481d50 Cycle:1003 CMD: READ, SEQNUM: 854566423, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1004 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1004 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1004 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1004 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1004 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1004 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1004 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1004 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1004 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1004: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482890 Cycle:1004 CMD: READ, SEQNUM: 854566428, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1004 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1004: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482940 Cycle:1004 CMD: READ, SEQNUM: 854566429, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1004 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1004: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24829f0 Cycle:1004 CMD: READ, SEQNUM: 854566430, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1004 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1004: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482aa0 Cycle:1004 CMD: READ, SEQNUM: 854566431, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1005 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1005 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1005 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1005 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1005 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1005 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1005 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1005 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1005 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1005 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1005: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c080 Cycle:1005 CMD: READ, SEQNUM: 854566432, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1005 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1005: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483490 Cycle:1005 CMD: READ, SEQNUM: 854566433, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1005 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1005: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483540 Cycle:1005 CMD: READ, SEQNUM: 854566434, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1005 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1005: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24835f0 Cycle:1005 CMD: READ, SEQNUM: 854566435, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1006 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1006 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1006 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1006 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1006 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1006 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1006 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1006 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1006 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1006 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1006 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1006 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1006 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1006: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2476ce0 Cycle:1006 CMD: READ, SEQNUM: 854566436, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1006 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1006: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483a00 Cycle:1006 CMD: READ, SEQNUM: 854566437, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1006 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1006: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483ab0 Cycle:1006 CMD: READ, SEQNUM: 854566438, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1006 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1006: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483b60 Cycle:1006 CMD: READ, SEQNUM: 854566439, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1007 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1007 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1007 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1007 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1007 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1007 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1007 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1007 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1007 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1007 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1007 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1007 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1007 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1007: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483f40 Cycle:1007 CMD: READ, SEQNUM: 854566440, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1007 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1007: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483ff0 Cycle:1007 CMD: READ, SEQNUM: 854566441, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1007 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1007: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24840a0 Cycle:1007 CMD: READ, SEQNUM: 854566442, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1007 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1007: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2484150 Cycle:1007 CMD: READ, SEQNUM: 854566443, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1008 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1008 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1008 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1008 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1008 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1008 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1008 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1008 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1008 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1008 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1008 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1008 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1008 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1008: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d8f0 Cycle:1008 CMD: READ, SEQNUM: 854566444, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1008 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1008: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24847c0 Cycle:1008 CMD: READ, SEQNUM: 854566445, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1008 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1008: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2484870 Cycle:1008 CMD: READ, SEQNUM: 854566446, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1008 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1008: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2484920 Cycle:1008 CMD: READ, SEQNUM: 854566447, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1009 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1009 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1009 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1009 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1009 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1009 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1009 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1009 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1009 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1009 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1009 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1009 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1009 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1009: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c1b0 Cycle:1009 CMD: READ, SEQNUM: 854566448, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1009 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1009: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c260 Cycle:1009 CMD: READ, SEQNUM: 854566449, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1009 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1009: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c310 Cycle:1009 CMD: READ, SEQNUM: 854566450, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1009 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1009: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2484ec0 Cycle:1009 CMD: READ, SEQNUM: 854566451, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1010 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1010 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1010 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1010 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1010 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1010 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1010 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1010 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1010 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1010 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1010 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1010 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1010 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1010: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a540 Cycle:1010 CMD: READ, SEQNUM: 854566452, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1010 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1010: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x245a5f0 Cycle:1010 CMD: READ, SEQNUM: 854566453, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1010 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1010: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485480 Cycle:1010 CMD: READ, SEQNUM: 854566454, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1010 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1010: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485530 Cycle:1010 CMD: READ, SEQNUM: 854566455, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1011 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1011 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1011 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1011 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1011 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1011 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1011 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1011 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1011 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1011 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1011 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1011 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1011 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1011: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485810 Cycle:1011 CMD: READ, SEQNUM: 854566456, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1011 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1011: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24858c0 Cycle:1011 CMD: READ, SEQNUM: 854566457, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1011 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1011: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485970 Cycle:1011 CMD: READ, SEQNUM: 854566458, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1011 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1011: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485a20 Cycle:1011 CMD: READ, SEQNUM: 854566459, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1012 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1012 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1012 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1012 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1012 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1012 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1012 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1012 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1012 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1012 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1012 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1012 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1012 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1012: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247f400 Cycle:1012 CMD: READ, SEQNUM: 854566460, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1012 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1012: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247f4b0 Cycle:1012 CMD: READ, SEQNUM: 854566461, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1012 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1012: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486140 Cycle:1012 CMD: READ, SEQNUM: 854566462, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1012 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1012: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24861f0 Cycle:1012 CMD: READ, SEQNUM: 854566463, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1013 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1013 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1013 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1013 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1013 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1013 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1013 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1013 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1013 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1013 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1013 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1013 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1013 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1013: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24865b0 Cycle:1013 CMD: READ, SEQNUM: 854566464, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1013 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1013: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486660 Cycle:1013 CMD: READ, SEQNUM: 854566465, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1013 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1013: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486710 Cycle:1013 CMD: READ, SEQNUM: 854566466, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1013 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1013: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24867c0 Cycle:1013 CMD: READ, SEQNUM: 854566467, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1014 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1014 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1014 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1014 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1014 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1014 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1014 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1014 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1014 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1014 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1014 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1014 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1014 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1014: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2470050 Cycle:1014 CMD: READ, SEQNUM: 854566468, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1014 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1014: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486c10 Cycle:1014 CMD: READ, SEQNUM: 854566469, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1014 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1014: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486cc0 Cycle:1014 CMD: READ, SEQNUM: 854566470, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1014 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1014: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486d70 Cycle:1014 CMD: READ, SEQNUM: 854566471, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1015 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1015 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1015 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1015 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1015 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1015 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1015 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1015 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1015 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1015 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1015 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1015 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1015 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1015: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2465b00 Cycle:1015 CMD: READ, SEQNUM: 854566472, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1015 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1015: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24872f0 Cycle:1015 CMD: READ, SEQNUM: 854566473, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1015 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1015: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24873a0 Cycle:1015 CMD: READ, SEQNUM: 854566474, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1015 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1015: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487450 Cycle:1015 CMD: READ, SEQNUM: 854566475, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1016 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1016 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1016 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1016 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1016 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1016 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1016 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1016 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1016 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1016 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1016 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1016 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1016 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1016: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488060 Cycle:1016 CMD: READ, SEQNUM: 854566480, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1016 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1016: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488110 Cycle:1016 CMD: READ, SEQNUM: 854566481, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1016 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1016: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24881c0 Cycle:1016 CMD: READ, SEQNUM: 854566482, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1016 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1016: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488270 Cycle:1016 CMD: READ, SEQNUM: 854566483, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1017 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1017 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1017 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1017 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1017 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1017 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1017 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1017 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1017 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1017 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1017 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1017 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1017 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1017: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24879f0 Cycle:1017 CMD: READ, SEQNUM: 854566476, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1017 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1017: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487aa0 Cycle:1017 CMD: READ, SEQNUM: 854566477, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1017 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1017: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487b50 Cycle:1017 CMD: READ, SEQNUM: 854566478, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1017 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1017: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487c00 Cycle:1017 CMD: READ, SEQNUM: 854566479, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1018 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1018 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1018 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1018 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1018 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1018 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1018 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1018 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1018 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1018: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2479fd0 Cycle:1018 CMD: READ, SEQNUM: 854566488, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1018 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1018: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247a080 Cycle:1018 CMD: READ, SEQNUM: 854566489, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1018 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1018: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480090 Cycle:1018 CMD: READ, SEQNUM: 854566490, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1018 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1018: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480140 Cycle:1018 CMD: READ, SEQNUM: 854566491, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1019 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1019 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1019 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1019 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1019 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1019 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1019 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1019 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1019 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1019 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1019: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24887c0 Cycle:1019 CMD: READ, SEQNUM: 854566484, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1019 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1019: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488870 Cycle:1019 CMD: READ, SEQNUM: 854566485, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1019 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1019: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488920 Cycle:1019 CMD: READ, SEQNUM: 854566486, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1019 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1019: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24889d0 Cycle:1019 CMD: READ, SEQNUM: 854566487, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1020 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1020 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1020 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1020 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1020 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1020 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1020 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1020 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1020 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1020: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489600 Cycle:1020 CMD: READ, SEQNUM: 854566492, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1020 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1020: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24896b0 Cycle:1020 CMD: READ, SEQNUM: 854566493, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1020 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1020: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489760 Cycle:1020 CMD: READ, SEQNUM: 854566494, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1020 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1020: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489810 Cycle:1020 CMD: READ, SEQNUM: 854566495, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1021 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1021 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1021 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1021 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1021 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1021 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1021 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1021 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1021 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1021 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1021: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2482f90 Cycle:1021 CMD: READ, SEQNUM: 854566496, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1021 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1021: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a1e0 Cycle:1021 CMD: READ, SEQNUM: 854566497, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1021 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1021: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a290 Cycle:1021 CMD: READ, SEQNUM: 854566498, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1021 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1021: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a340 Cycle:1021 CMD: READ, SEQNUM: 854566499, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1022 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1022 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1022 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1022 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1022 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1022 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1022 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1022 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1022 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1022 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1022 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1022 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1022 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1022: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247d6e0 Cycle:1022 CMD: READ, SEQNUM: 854566500, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1022 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1022: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a790 Cycle:1022 CMD: READ, SEQNUM: 854566501, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1022 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1022: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a840 Cycle:1022 CMD: READ, SEQNUM: 854566502, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1022 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1022: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248a8f0 Cycle:1022 CMD: READ, SEQNUM: 854566503, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1023 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1023 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1023 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1023 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1023 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1023 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1023 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1023 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1023 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1023 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1023 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1023 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1023 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1023: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ac10 Cycle:1023 CMD: READ, SEQNUM: 854566504, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1023 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1023: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248acc0 Cycle:1023 CMD: READ, SEQNUM: 854566505, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1023 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1023: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ad70 Cycle:1023 CMD: READ, SEQNUM: 854566506, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1023 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1023: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ae20 Cycle:1023 CMD: READ, SEQNUM: 854566507, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1024 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1024 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1024 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1024 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1024 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1024 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1024 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1024 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1024 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1024 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1024 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1024 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1024 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1024: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248b7a0 Cycle:1024 CMD: READ, SEQNUM: 854566508, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1024 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1024: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248b850 Cycle:1024 CMD: READ, SEQNUM: 854566509, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1024 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1024: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248b900 Cycle:1024 CMD: READ, SEQNUM: 854566510, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1024 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1024: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248b9b0 Cycle:1024 CMD: READ, SEQNUM: 854566511, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1025 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1025 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1025 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1025 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1025 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1025 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1025 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1025 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1025 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1025 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1025 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1025 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1025 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1025: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483070 Cycle:1025 CMD: READ, SEQNUM: 854566512, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1025 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1025: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2483120 Cycle:1025 CMD: READ, SEQNUM: 854566513, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1025 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1025: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24831d0 Cycle:1025 CMD: READ, SEQNUM: 854566514, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1025 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1025: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248be40 Cycle:1025 CMD: READ, SEQNUM: 854566515, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1026 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1026 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1026 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1026 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1026 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1026 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1026 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1026 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1026 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1026 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1026 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1026 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1026 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1026: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24614b0 Cycle:1026 CMD: READ, SEQNUM: 854566516, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1026 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1026: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461560 Cycle:1026 CMD: READ, SEQNUM: 854566517, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1026 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1026: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2461610 Cycle:1026 CMD: READ, SEQNUM: 854566518, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1026 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1026: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248c2c0 Cycle:1026 CMD: READ, SEQNUM: 854566519, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1027 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1027 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1027 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1027 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1027 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1027 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1027 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1027 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1027 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1027 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1027 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1027 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1027 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1027: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248c740 Cycle:1027 CMD: READ, SEQNUM: 854566520, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1027 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1027: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248c7f0 Cycle:1027 CMD: READ, SEQNUM: 854566521, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1027 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1027: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248c8a0 Cycle:1027 CMD: READ, SEQNUM: 854566522, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1027 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1027: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248c950 Cycle:1027 CMD: READ, SEQNUM: 854566523, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1028 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1028 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1028 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1028 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1028 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1028 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1028 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1028 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1028 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1028 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1028 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1028 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1028 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1028: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485f30 Cycle:1028 CMD: READ, SEQNUM: 854566524, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1028 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1028: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2485fe0 Cycle:1028 CMD: READ, SEQNUM: 854566525, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1028 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1028: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2486090 Cycle:1028 CMD: READ, SEQNUM: 854566526, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1028 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1028: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248cfd0 Cycle:1028 CMD: READ, SEQNUM: 854566527, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1029 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1029 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1029 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1029 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1029 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1029 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1029 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1029 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1029 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1029 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1029 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1029 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1029 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1029: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248d480 Cycle:1029 CMD: READ, SEQNUM: 854566528, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1029 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1029: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248d530 Cycle:1029 CMD: READ, SEQNUM: 854566529, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1029 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1029: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248d5e0 Cycle:1029 CMD: READ, SEQNUM: 854566530, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1029 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1029: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248d690 Cycle:1029 CMD: READ, SEQNUM: 854566531, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1030 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1030 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1030 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1030 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1030 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1030 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1030 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1030 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1030 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1030 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1030 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1030 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1030 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1030: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248db20 Cycle:1030 CMD: READ, SEQNUM: 854566532, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1030 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1030: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248dbd0 Cycle:1030 CMD: READ, SEQNUM: 854566533, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1030 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1030: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248dc80 Cycle:1030 CMD: READ, SEQNUM: 854566534, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1030 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1030: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248dd30 Cycle:1030 CMD: READ, SEQNUM: 854566535, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1031 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1031 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1031 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1031 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1031 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1031 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1031 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1031 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1031 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1031 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1031 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1031 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1031 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1031: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e1e0 Cycle:1031 CMD: READ, SEQNUM: 854566536, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1031 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1031: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e290 Cycle:1031 CMD: READ, SEQNUM: 854566537, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1031 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1031: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e340 Cycle:1031 CMD: READ, SEQNUM: 854566538, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1031 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1031: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e3f0 Cycle:1031 CMD: READ, SEQNUM: 854566539, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1032 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1032 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1032 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1032 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1032 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1032 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1032 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1032 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1032 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1032 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1032 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1032 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1032 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1032: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248eee0 Cycle:1032 CMD: READ, SEQNUM: 854566544, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1032 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1032: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248f1a0 Cycle:1032 CMD: READ, SEQNUM: 854566545, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1032 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1032: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248f460 Cycle:1032 CMD: READ, SEQNUM: 854566546, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1032 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1032: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248f720 Cycle:1032 CMD: READ, SEQNUM: 854566547, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1033 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1033 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1033 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1033 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1033 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1033 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1033 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1033 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1033 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1033 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1033 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1033 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1033 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1033: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e870 Cycle:1033 CMD: READ, SEQNUM: 854566540, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1033 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1033: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e920 Cycle:1033 CMD: READ, SEQNUM: 854566541, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1033 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1033: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e9d0 Cycle:1033 CMD: READ, SEQNUM: 854566542, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1033 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1033: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ea80 Cycle:1033 CMD: READ, SEQNUM: 854566543, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1034 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1034 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1034 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1034 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1034 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1034 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1034 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1034 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1034 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1034: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487c00 Cycle:1034 CMD: READ, SEQNUM: 854566552, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1034 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1034: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480e50 Cycle:1034 CMD: READ, SEQNUM: 854566553, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1034 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1034: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2480f00 Cycle:1034 CMD: READ, SEQNUM: 854566554, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1034 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1034: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2490c80 Cycle:1034 CMD: READ, SEQNUM: 854566555, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1035 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1035 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1035 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1035 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1035 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1035 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1035 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1035 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1035 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1035 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1035: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422ae0 Cycle:1035 CMD: READ, SEQNUM: 854566548, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1035 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1035: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488270 Cycle:1035 CMD: READ, SEQNUM: 854566549, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1035 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1035: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422b90 Cycle:1035 CMD: READ, SEQNUM: 854566550, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1035 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1035: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2422c40 Cycle:1035 CMD: READ, SEQNUM: 854566551, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1036 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1036 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1036 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1036 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1036 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1036 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1036 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1036 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1036 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1036: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ba00 Cycle:1036 CMD: READ, SEQNUM: 854566556, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1036 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1036: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bab0 Cycle:1036 CMD: READ, SEQNUM: 854566557, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1036 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1036: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bb60 Cycle:1036 CMD: READ, SEQNUM: 854566558, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1036 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1036: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2424420 Cycle:1036 CMD: READ, SEQNUM: 854566559, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1037 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1037 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1037 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1037 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1037 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1037 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1037 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1037 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1037 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1037 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1037: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24887c0 Cycle:1037 CMD: READ, SEQNUM: 854566560, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1037 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1037: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488870 Cycle:1037 CMD: READ, SEQNUM: 854566561, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1037 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1037: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2488920 Cycle:1037 CMD: READ, SEQNUM: 854566562, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1037 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1037: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24889d0 Cycle:1037 CMD: READ, SEQNUM: 854566563, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1038 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1038 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1038 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1038 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1038 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1038 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1038 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1038 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1038 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1038 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1038 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1038 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1038 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1038: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24896b0 Cycle:1038 CMD: READ, SEQNUM: 854566564, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1038 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1038: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489760 Cycle:1038 CMD: READ, SEQNUM: 854566565, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1038 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1038: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489810 Cycle:1038 CMD: READ, SEQNUM: 854566566, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1038 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1038: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2491440 Cycle:1038 CMD: READ, SEQNUM: 854566567, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1039 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1039 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1039 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1039 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1039 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1039 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1039 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1039 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1039 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1039 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1039 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1039 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1039 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1039: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24918f0 Cycle:1039 CMD: READ, SEQNUM: 854566568, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1039 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1039: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24919a0 Cycle:1039 CMD: READ, SEQNUM: 854566569, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1039 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1039: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2491a50 Cycle:1039 CMD: READ, SEQNUM: 854566570, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1039 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1039: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2491b00 Cycle:1039 CMD: READ, SEQNUM: 854566571, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1040 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1040 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1040 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1040 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1040 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1040 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1040 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1040 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1040 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1040 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1040 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1040 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1040 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1040: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492380 Cycle:1040 CMD: READ, SEQNUM: 854566572, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1040 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1040: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492430 Cycle:1040 CMD: READ, SEQNUM: 854566573, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1040 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1040: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24924e0 Cycle:1040 CMD: READ, SEQNUM: 854566574, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1040 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1040: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489170 Cycle:1040 CMD: READ, SEQNUM: 854566575, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1041 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1041 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1041 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1041 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1041 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1041 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1041 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1041 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1041 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1041 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1041 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1041 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1041 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1041: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489dc0 Cycle:1041 CMD: READ, SEQNUM: 854566576, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1041 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1041: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489e70 Cycle:1041 CMD: READ, SEQNUM: 854566577, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1041 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1041: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2489f20 Cycle:1041 CMD: READ, SEQNUM: 854566578, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1041 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1041: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492830 Cycle:1041 CMD: READ, SEQNUM: 854566579, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1042 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1042 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1042 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1042 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1042 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1042 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1042 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1042 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1042 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1042 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1042 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1042 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1042 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1042: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468180 Cycle:1042 CMD: READ, SEQNUM: 854566580, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1042 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1042: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2468230 Cycle:1042 CMD: READ, SEQNUM: 854566581, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1042 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1042: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24682e0 Cycle:1042 CMD: READ, SEQNUM: 854566582, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1042 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1042: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492ca0 Cycle:1042 CMD: READ, SEQNUM: 854566583, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1043 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1043 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1043 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1043 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1043 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1043 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1043 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1043 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1043 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1043 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1043 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1043 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1043 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1043: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493150 Cycle:1043 CMD: READ, SEQNUM: 854566584, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1043 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1043: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493200 Cycle:1043 CMD: READ, SEQNUM: 854566585, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1043 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1043: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24932b0 Cycle:1043 CMD: READ, SEQNUM: 854566586, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1043 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1043: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493360 Cycle:1043 CMD: READ, SEQNUM: 854566587, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1044 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1044 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1044 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1044 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1044 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1044 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1044 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1044 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1044 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1044 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1044 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1044 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1044 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1044: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248cdc0 Cycle:1044 CMD: READ, SEQNUM: 854566588, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1044 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1044: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ce70 Cycle:1044 CMD: READ, SEQNUM: 854566589, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1044 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1044: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248cf20 Cycle:1044 CMD: READ, SEQNUM: 854566590, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1044 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1044: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493a20 Cycle:1044 CMD: READ, SEQNUM: 854566591, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1045 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1045 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1045 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1045 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1045 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1045 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1045 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1045 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1045 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1045 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1045 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1045 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1045 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1045: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493ed0 Cycle:1045 CMD: READ, SEQNUM: 854566592, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1045 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1045: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493f80 Cycle:1045 CMD: READ, SEQNUM: 854566593, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1045 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1045: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494030 Cycle:1045 CMD: READ, SEQNUM: 854566594, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1045 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1045: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24940e0 Cycle:1045 CMD: READ, SEQNUM: 854566595, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1046 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1046 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1046 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1046 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1046 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1046 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1046 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1046 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1046 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1046 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1046 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1046 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1046 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1046: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494590 Cycle:1046 CMD: READ, SEQNUM: 854566596, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1046 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1046: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494640 Cycle:1046 CMD: READ, SEQNUM: 854566597, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1046 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1046: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24946f0 Cycle:1046 CMD: READ, SEQNUM: 854566598, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1046 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1046: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24947a0 Cycle:1046 CMD: READ, SEQNUM: 854566599, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1047 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1047 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1047 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1047 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1047 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1047 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1047 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1047 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1047 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1047 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1047 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1047 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1047 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1047: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494c50 Cycle:1047 CMD: READ, SEQNUM: 854566600, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1047 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1047: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494d00 Cycle:1047 CMD: READ, SEQNUM: 854566601, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1047 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1047: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494dd0 Cycle:1047 CMD: READ, SEQNUM: 854566602, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1047 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1047: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2494ea0 Cycle:1047 CMD: READ, SEQNUM: 854566603, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1048 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1048 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1048 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1048 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1048 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1048 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1048 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1048 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1048 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1048 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1048 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1048 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1048 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1048: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495930 Cycle:1048 CMD: READ, SEQNUM: 854566608, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1048 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1048: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24959e0 Cycle:1048 CMD: READ, SEQNUM: 854566609, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1048 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1048: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495ab0 Cycle:1048 CMD: READ, SEQNUM: 854566610, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1048 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1048: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495b80 Cycle:1048 CMD: READ, SEQNUM: 854566611, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1049 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1049 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1049 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1049 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1049 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1049 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1049 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1049 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1049 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1049 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1049 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1049 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1049 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1049: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24952e0 Cycle:1049 CMD: READ, SEQNUM: 854566604, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1049 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1049: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495390 Cycle:1049 CMD: READ, SEQNUM: 854566605, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1049 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1049: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495460 Cycle:1049 CMD: READ, SEQNUM: 854566606, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1049 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1049: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2495530 Cycle:1049 CMD: READ, SEQNUM: 854566607, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1050 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1050 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1050 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1050 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1050 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1050 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1050 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1050 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1050 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1050: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248ea80 Cycle:1050 CMD: READ, SEQNUM: 854566616, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1050 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1050: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2487aa0 Cycle:1050 CMD: READ, SEQNUM: 854566617, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1050 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1050: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496890 Cycle:1050 CMD: READ, SEQNUM: 854566618, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1050 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1050: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496940 Cycle:1050 CMD: READ, SEQNUM: 854566619, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1051 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1051 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1051 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1051 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1051 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1051 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1051 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1051 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1051 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1051 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1051: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496000 Cycle:1051 CMD: READ, SEQNUM: 854566612, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1051 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1051: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24960b0 Cycle:1051 CMD: READ, SEQNUM: 854566613, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1051 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1051: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496160 Cycle:1051 CMD: READ, SEQNUM: 854566614, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1051 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1051: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496210 Cycle:1051 CMD: READ, SEQNUM: 854566615, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1052 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1052 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1052 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1052 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1052 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1052 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1052 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1052 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1052 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1052: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496d60 Cycle:1052 CMD: READ, SEQNUM: 854566620, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1052 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1052: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496e10 Cycle:1052 CMD: READ, SEQNUM: 854566621, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1052 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1052: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496ee0 Cycle:1052 CMD: READ, SEQNUM: 854566622, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1052 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1052: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496fb0 Cycle:1052 CMD: READ, SEQNUM: 854566623, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1053 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1053 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1053 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1053 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1053 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1053 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1053 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1053 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1053 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1053 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1053: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24978b0 Cycle:1053 CMD: READ, SEQNUM: 854566624, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1053 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1053: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497960 Cycle:1053 CMD: READ, SEQNUM: 854566625, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1053 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1053: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497a10 Cycle:1053 CMD: READ, SEQNUM: 854566626, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1053 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1053: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497ac0 Cycle:1053 CMD: READ, SEQNUM: 854566627, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1054 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1054 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1054 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1054 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1054 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1054 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1054 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1054 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1054 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1054 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1054 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1054 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1054 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1054: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241ba00 Cycle:1054 CMD: READ, SEQNUM: 854566628, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1054 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1054: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x241bab0 Cycle:1054 CMD: READ, SEQNUM: 854566629, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1054 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1054: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497ea0 Cycle:1054 CMD: READ, SEQNUM: 854566630, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1054 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1054: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497f50 Cycle:1054 CMD: READ, SEQNUM: 854566631, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1055 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1055 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1055 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1055 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1055 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1055 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1055 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1055 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1055 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1055 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1055 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1055 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1055 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1055: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498330 Cycle:1055 CMD: READ, SEQNUM: 854566632, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1055 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1055: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24983e0 Cycle:1055 CMD: READ, SEQNUM: 854566633, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1055 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1055: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24984b0 Cycle:1055 CMD: READ, SEQNUM: 854566634, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1055 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1055: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498580 Cycle:1055 CMD: READ, SEQNUM: 854566635, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1056 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1056 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1056 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1056 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1056 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1056 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1056 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1056 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1056 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1056 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1056 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1056 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1056 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1056: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498bd0 Cycle:1056 CMD: READ, SEQNUM: 854566636, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1056 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1056: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498c80 Cycle:1056 CMD: READ, SEQNUM: 854566637, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1056 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1056: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498d50 Cycle:1056 CMD: READ, SEQNUM: 854566638, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1056 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1056: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2498e20 Cycle:1056 CMD: READ, SEQNUM: 854566639, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1057 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1057 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1057 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1057 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1057 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1057 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1057 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1057 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1057 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1057 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1057 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1057 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1057 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1057: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b6ff0 Cycle:1057 CMD: READ, SEQNUM: 854566640, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1057 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1057: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b70a0 Cycle:1057 CMD: READ, SEQNUM: 854566641, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1057 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1057: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x23b7150 Cycle:1057 CMD: READ, SEQNUM: 854566642, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1057 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1057: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499260 Cycle:1057 CMD: READ, SEQNUM: 854566643, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1058 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1058 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1058 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1058 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1058 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1058 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1058 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1058 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1058 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1058 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1058 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1058 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1058 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1058: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246efb0 Cycle:1058 CMD: READ, SEQNUM: 854566644, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1058 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1058: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x246f060 Cycle:1058 CMD: READ, SEQNUM: 854566645, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1058 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1058: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499710 Cycle:1058 CMD: READ, SEQNUM: 854566646, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1058 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1058: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24997c0 Cycle:1058 CMD: READ, SEQNUM: 854566647, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1059 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1059 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1059 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1059 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1059 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1059 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1059 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1059 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1059 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1059 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1059 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1059 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1059 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1059: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499ba0 Cycle:1059 CMD: READ, SEQNUM: 854566648, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1059 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1059: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499c50 Cycle:1059 CMD: READ, SEQNUM: 854566649, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1059 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1059: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499d00 Cycle:1059 CMD: READ, SEQNUM: 854566650, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1059 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1059: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2499db0 Cycle:1059 CMD: READ, SEQNUM: 854566651, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1060 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1060 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1060 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1060 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1060 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1060 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1060 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1060 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1060 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1060 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1060 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1060 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1060 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1060: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2493810 Cycle:1060 CMD: READ, SEQNUM: 854566652, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1060 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1060: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24938c0 Cycle:1060 CMD: READ, SEQNUM: 854566653, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1060 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1060: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249a470 Cycle:1060 CMD: READ, SEQNUM: 854566654, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1060 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1060: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249a520 Cycle:1060 CMD: READ, SEQNUM: 854566655, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1061 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1061 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1061 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1061 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1061 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1061 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1061 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1061 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1061 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1061 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1061 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1061 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1061 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1061: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ab10 Cycle:1061 CMD: READ, SEQNUM: 854566656, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1061 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1061: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249abc0 Cycle:1061 CMD: READ, SEQNUM: 854566657, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1061 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1061: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ac70 Cycle:1061 CMD: READ, SEQNUM: 854566658, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1061 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1061: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ad40 Cycle:1061 CMD: READ, SEQNUM: 854566659, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1062 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1062 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1062 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1062 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1062 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1062 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1062 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1062 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1062 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1062 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1062 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1062 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1062 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1062: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b160 Cycle:1062 CMD: READ, SEQNUM: 854566660, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1062 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1062: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492170 Cycle:1062 CMD: READ, SEQNUM: 854566661, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1062 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1062: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2492240 Cycle:1062 CMD: READ, SEQNUM: 854566662, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1062 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1062: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b210 Cycle:1062 CMD: READ, SEQNUM: 854566663, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1063 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1063 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1063 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1063 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1063 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1063 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1063 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1063 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1063 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1063 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1063 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1063 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1063 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1063: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b450 Cycle:1063 CMD: READ, SEQNUM: 854566664, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1063 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1063: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b500 Cycle:1063 CMD: READ, SEQNUM: 854566665, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1063 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1063: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b5b0 Cycle:1063 CMD: READ, SEQNUM: 854566666, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1063 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1063: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b660 Cycle:1063 CMD: READ, SEQNUM: 854566667, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1064 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1064 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1064 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1064 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1064 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1064 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1064 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1064 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1064 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1064 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1064 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1064 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1064 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1064: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249c230 Cycle:1064 CMD: READ, SEQNUM: 854566672, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1064 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1064: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249c2e0 Cycle:1064 CMD: READ, SEQNUM: 854566673, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1064 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1064: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249c390 Cycle:1064 CMD: READ, SEQNUM: 854566674, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1064 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1064: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249c440 Cycle:1064 CMD: READ, SEQNUM: 854566675, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1065 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1065 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1065 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1065 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1065 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1065 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1065 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1065 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1065 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1065 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1065 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1065 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1065 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1065: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bb80 Cycle:1065 CMD: READ, SEQNUM: 854566668, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1065 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1065: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bc30 Cycle:1065 CMD: READ, SEQNUM: 854566669, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1065 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1065: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bce0 Cycle:1065 CMD: READ, SEQNUM: 854566670, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1065 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1065: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bd90 Cycle:1065 CMD: READ, SEQNUM: 854566671, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1066 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1066 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1066 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1066 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1066 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1066 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1066 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1066 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1066 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1066: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e920 Cycle:1066 CMD: READ, SEQNUM: 854566680, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1066 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1066: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x248e9d0 Cycle:1066 CMD: READ, SEQNUM: 854566681, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1066 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1066: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d3b0 Cycle:1066 CMD: READ, SEQNUM: 854566682, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1066 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1066: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d460 Cycle:1066 CMD: READ, SEQNUM: 854566683, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1067 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1067 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1067 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1067 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1067 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1067 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1067 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1067 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1067 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1067 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1067: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249c970 Cycle:1067 CMD: READ, SEQNUM: 854566676, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1067 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1067: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ca20 Cycle:1067 CMD: READ, SEQNUM: 854566677, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1067 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1067: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249cad0 Cycle:1067 CMD: READ, SEQNUM: 854566678, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1067 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1067: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249cb80 Cycle:1067 CMD: READ, SEQNUM: 854566679, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1068 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1068 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1068 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1068 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1068 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1068 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1068 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1068 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1068 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1068: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d7c0 Cycle:1068 CMD: READ, SEQNUM: 854566684, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1068 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1068: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d870 Cycle:1068 CMD: READ, SEQNUM: 854566685, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1068 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1068: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d920 Cycle:1068 CMD: READ, SEQNUM: 854566686, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1068 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1068: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d9d0 Cycle:1068 CMD: READ, SEQNUM: 854566687, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1069 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1069 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1069 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1069 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1069 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1069 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1069 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1069 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1069 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1069 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1069: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24973b0 Cycle:1069 CMD: READ, SEQNUM: 854566688, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1069 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1069: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e3e0 Cycle:1069 CMD: READ, SEQNUM: 854566689, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1069 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1069: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e490 Cycle:1069 CMD: READ, SEQNUM: 854566690, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1069 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1069: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e620 Cycle:1069 CMD: READ, SEQNUM: 854566691, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1070 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1070 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1070 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1070 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1070 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1070 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1070 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1070 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1070 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1070 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1070 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1070 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1070 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1070: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496e10 Cycle:1070 CMD: READ, SEQNUM: 854566692, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1070 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1070: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249eae0 Cycle:1070 CMD: READ, SEQNUM: 854566693, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1070 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1070: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249eb90 Cycle:1070 CMD: READ, SEQNUM: 854566694, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1070 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1070: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ec40 Cycle:1070 CMD: READ, SEQNUM: 854566695, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1071 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1071 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1071 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1071 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1071 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1071 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1071 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1071 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1071 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1071 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1071 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1071 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1071 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1071: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ee00 Cycle:1071 CMD: READ, SEQNUM: 854566696, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1071 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1071: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249eef0 Cycle:1071 CMD: READ, SEQNUM: 854566697, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1071 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1071: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249efa0 Cycle:1071 CMD: READ, SEQNUM: 854566698, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1071 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1071: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249f110 Cycle:1071 CMD: READ, SEQNUM: 854566699, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1072 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1072 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1072 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1072 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1072 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1072 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1072 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1072 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1072 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1072 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1072 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1072 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1072 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1072: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249f850 Cycle:1072 CMD: READ, SEQNUM: 854566700, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1072 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1072: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249f900 Cycle:1072 CMD: READ, SEQNUM: 854566701, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1072 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1072: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249f9b0 Cycle:1072 CMD: READ, SEQNUM: 854566702, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1072 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1072: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249fa60 Cycle:1072 CMD: READ, SEQNUM: 854566703, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1073 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1073 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1073 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1073 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1073 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1073 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1073 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1073 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1073 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1073 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1073 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1073 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1073 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1073: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497490 Cycle:1073 CMD: READ, SEQNUM: 854566704, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1073 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1073: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2497540 Cycle:1073 CMD: READ, SEQNUM: 854566705, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1073 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1073: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24975f0 Cycle:1073 CMD: READ, SEQNUM: 854566706, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1073 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1073: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249ff60 Cycle:1073 CMD: READ, SEQNUM: 854566707, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1074 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1074 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1074 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1074 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1074 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1074 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1074 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1074 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1074 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1074 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1074 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1074 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1074 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1074: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475bd0 Cycle:1074 CMD: READ, SEQNUM: 854566708, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1074 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1074: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2475c80 Cycle:1074 CMD: READ, SEQNUM: 854566709, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1074 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1074: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a0590 Cycle:1074 CMD: READ, SEQNUM: 854566710, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1074 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1074: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a0640 Cycle:1074 CMD: READ, SEQNUM: 854566711, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1075 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1075 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1075 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1075 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1075 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1075 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1075 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1075 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1075 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1075 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1075 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1075 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1075 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1075: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2491830 Cycle:1075 CMD: READ, SEQNUM: 854566712, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1075 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1075: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a0960 Cycle:1075 CMD: READ, SEQNUM: 854566713, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1075 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1075: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a0a10 Cycle:1075 CMD: READ, SEQNUM: 854566714, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1075 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1075: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a0b60 Cycle:1075 CMD: READ, SEQNUM: 854566715, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1076 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1076 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1076 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1076 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1076 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1076 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1076 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1076 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1076 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1076 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1076 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1076 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1076 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1076: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249a2f0 Cycle:1076 CMD: READ, SEQNUM: 854566716, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1076 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1076: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249a3a0 Cycle:1076 CMD: READ, SEQNUM: 854566717, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1076 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1076: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a13c0 Cycle:1076 CMD: READ, SEQNUM: 854566718, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1076 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1076: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1470 Cycle:1076 CMD: READ, SEQNUM: 854566719, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1077 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1077 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1077 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1077 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1077 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1077 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1077 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1077 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1077 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1077 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1077 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1077 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1077 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1077: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1770 Cycle:1077 CMD: READ, SEQNUM: 854566720, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1077 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1077: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1820 Cycle:1077 CMD: READ, SEQNUM: 854566721, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1077 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1077: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a18d0 Cycle:1077 CMD: READ, SEQNUM: 854566722, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1077 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1077: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1980 Cycle:1077 CMD: READ, SEQNUM: 854566723, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1078 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1078 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1078 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1078 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1078 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1078 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1078 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1078 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1078 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1078 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1078 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1078 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1078 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1078: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1eb0 Cycle:1078 CMD: READ, SEQNUM: 854566724, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1078 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1078: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1f60 Cycle:1078 CMD: READ, SEQNUM: 854566725, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1078 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1078: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2010 Cycle:1078 CMD: READ, SEQNUM: 854566726, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1078 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1078: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a20c0 Cycle:1078 CMD: READ, SEQNUM: 854566727, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1079 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1079 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1079 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1079 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1079 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1079 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1079 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1079 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1079 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1079 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1079 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1079 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1079 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1079: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2570 Cycle:1079 CMD: READ, SEQNUM: 854566728, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1079 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1079: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2620 Cycle:1079 CMD: READ, SEQNUM: 854566729, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1079 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1079: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a26d0 Cycle:1079 CMD: READ, SEQNUM: 854566730, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1079 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1079: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2780 Cycle:1079 CMD: READ, SEQNUM: 854566731, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1080 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1080 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1080 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1080 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1080 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1080 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1080 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1080 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1080 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1080 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1080 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1080 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1080 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1080: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a32b0 Cycle:1080 CMD: READ, SEQNUM: 854566736, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1080 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1080: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a3360 Cycle:1080 CMD: READ, SEQNUM: 854566737, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1080 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1080: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a3410 Cycle:1080 CMD: READ, SEQNUM: 854566738, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1080 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1080: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a34c0 Cycle:1080 CMD: READ, SEQNUM: 854566739, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1081 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1081 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1081 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1081 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1081 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1081 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1081 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1081 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1081 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1081 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1081 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1081 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1081 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1081: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2c50 Cycle:1081 CMD: READ, SEQNUM: 854566732, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1081 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1081: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2d00 Cycle:1081 CMD: READ, SEQNUM: 854566733, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1081 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1081: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2db0 Cycle:1081 CMD: READ, SEQNUM: 854566734, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1081 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1081: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2e60 Cycle:1081 CMD: READ, SEQNUM: 854566735, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1082 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1082 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1082 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1082 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1082 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1082 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1082 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1082 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1082 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1082: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x2496730 Cycle:1082 CMD: READ, SEQNUM: 854566744, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1082 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1082: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24967e0 Cycle:1082 CMD: READ, SEQNUM: 854566745, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1082 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1082: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249af50 Cycle:1082 CMD: READ, SEQNUM: 854566746, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1082 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1082: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249b000 Cycle:1082 CMD: READ, SEQNUM: 854566747, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1083 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1083 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1083 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1083 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1083 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1083 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1083 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1083 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1083 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1083 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1083: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a39e0 Cycle:1083 CMD: READ, SEQNUM: 854566740, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1083 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1083: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a3a90 Cycle:1083 CMD: READ, SEQNUM: 854566741, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1083 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1083: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a3b40 Cycle:1083 CMD: READ, SEQNUM: 854566742, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1083 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1083: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a3bf0 Cycle:1083 CMD: READ, SEQNUM: 854566743, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1084 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1084 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1084 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1084 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1084 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1084 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1084 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1084 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1084 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1084: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a47d0 Cycle:1084 CMD: READ, SEQNUM: 854566748, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1084 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1084: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a4880 Cycle:1084 CMD: READ, SEQNUM: 854566749, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1084 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1084: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a4930 Cycle:1084 CMD: READ, SEQNUM: 854566750, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1084 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1084: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a49e0 Cycle:1084 CMD: READ, SEQNUM: 854566751, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1085 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1085 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1085 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1085 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1085 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1085 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1085 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1085 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1085 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1085 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1085: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249dee0 Cycle:1085 CMD: READ, SEQNUM: 854566752, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1085 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1085: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5390 Cycle:1085 CMD: READ, SEQNUM: 854566753, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1085 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1085: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5440 Cycle:1085 CMD: READ, SEQNUM: 854566754, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1085 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1085: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a54f0 Cycle:1085 CMD: READ, SEQNUM: 854566755, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1086 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1086 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1086 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1086 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1086 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1086 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1086 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1086 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1086 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1086 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1086 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1086 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1086 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1086: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249d9d0 Cycle:1086 CMD: READ, SEQNUM: 854566756, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1086 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1086: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a59b0 Cycle:1086 CMD: READ, SEQNUM: 854566757, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1086 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1086: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5a60 Cycle:1086 CMD: READ, SEQNUM: 854566758, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1086 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1086: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5b10 Cycle:1086 CMD: READ, SEQNUM: 854566759, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1087 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1087 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1087 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1087 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1087 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1087 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1087 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1087 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1087 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1087 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1087 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1087 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1087 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1087: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e540 Cycle:1087 CMD: READ, SEQNUM: 854566760, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1087 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1087: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5e30 Cycle:1087 CMD: READ, SEQNUM: 854566761, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1087 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1087: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5ee0 Cycle:1087 CMD: READ, SEQNUM: 854566762, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1087 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1087: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a5fc0 Cycle:1087 CMD: READ, SEQNUM: 854566763, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1088 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1088 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1088 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1088 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1088 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1088 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1088 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1088 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1088 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1088 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1088 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1088 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1088 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1088: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a6720 Cycle:1088 CMD: READ, SEQNUM: 854566764, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1088 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1088: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a67d0 Cycle:1088 CMD: READ, SEQNUM: 854566765, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1088 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1088: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a6880 Cycle:1088 CMD: READ, SEQNUM: 854566766, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1088 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1088: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a6930 Cycle:1088 CMD: READ, SEQNUM: 854566767, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1089 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1089 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1089 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1089 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1089 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1089 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1089 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1089 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1089 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1089 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1089 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1089 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1089 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1089: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249dfc0 Cycle:1089 CMD: READ, SEQNUM: 854566768, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1089 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1089: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e070 Cycle:1089 CMD: READ, SEQNUM: 854566769, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1089 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1089: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249e120 Cycle:1089 CMD: READ, SEQNUM: 854566770, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1089 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1089: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a6df0 Cycle:1089 CMD: READ, SEQNUM: 854566771, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1090 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1090 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1090 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1090 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1090 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1090 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1090 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1090 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1090 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1090 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1090 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1090 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1090 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1090: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c450 Cycle:1090 CMD: READ, SEQNUM: 854566772, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1090 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1090: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x247c500 Cycle:1090 CMD: READ, SEQNUM: 854566773, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1090 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1090: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a7400 Cycle:1090 CMD: READ, SEQNUM: 854566774, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1090 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1090: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a74b0 Cycle:1090 CMD: READ, SEQNUM: 854566775, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1091 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1091 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1091 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1091 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1091 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1091 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1091 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1091 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1091 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1091 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1091 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1091 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1091 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1091: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a77d0 Cycle:1091 CMD: READ, SEQNUM: 854566776, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1091 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1091: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a7880 Cycle:1091 CMD: READ, SEQNUM: 854566777, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1091 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1091: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a7930 Cycle:1091 CMD: READ, SEQNUM: 854566778, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1091 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1091: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a79e0 Cycle:1091 CMD: READ, SEQNUM: 854566779, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1092 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1092 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1092 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1092 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1092 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1092 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1092 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1092 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1092 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1092 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1092 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1092 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1092 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1092: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1260 Cycle:1092 CMD: READ, SEQNUM: 854566780, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1092 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1092: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a1310 Cycle:1092 CMD: READ, SEQNUM: 854566781, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1092 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1092: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8120 Cycle:1092 CMD: READ, SEQNUM: 854566782, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1092 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1092: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a81d0 Cycle:1092 CMD: READ, SEQNUM: 854566783, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1093 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1093 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1093 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1093 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1093 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1093 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1093 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1093 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1093 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1093 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1093 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1093 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1093 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1093: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8530 Cycle:1093 CMD: READ, SEQNUM: 854566784, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1093 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1093: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a85e0 Cycle:1093 CMD: READ, SEQNUM: 854566785, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1093 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1093: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8690 Cycle:1093 CMD: READ, SEQNUM: 854566786, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1093 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1093: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8740 Cycle:1093 CMD: READ, SEQNUM: 854566787, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1094 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1094 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1094 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1094 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1094 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1094 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1094 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1094 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1094 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1094 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1094 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1094 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1094 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1094: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8bf0 Cycle:1094 CMD: READ, SEQNUM: 854566788, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1094 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1094: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8ca0 Cycle:1094 CMD: READ, SEQNUM: 854566789, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1094 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1094: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8d50 Cycle:1094 CMD: READ, SEQNUM: 854566790, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1094 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1094: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a8e00 Cycle:1094 CMD: READ, SEQNUM: 854566791, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1095 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1095 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1095 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1095 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1095 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1095 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1095 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1095 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1095 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1095 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1095 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1095 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1095 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1095: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a2470 Cycle:1095 CMD: READ, SEQNUM: 854566792, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1095 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1095: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a92d0 Cycle:1095 CMD: READ, SEQNUM: 854566793, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1095 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1095: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a9380 Cycle:1095 CMD: READ, SEQNUM: 854566794, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1095 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1095: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a9430 Cycle:1095 CMD: READ, SEQNUM: 854566795, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1096 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1096 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1096 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1096 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1096 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1096 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1096 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1096 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1096 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1096 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1096 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1096 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1096 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1096: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa020 Cycle:1096 CMD: READ, SEQNUM: 854566800, ADDR: 0x0, isResponseReady: false, BankId: 0, Ch: 0, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1096 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1096: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa0d0 Cycle:1096 CMD: READ, SEQNUM: 854566801, ADDR: 0x10000000, isResponseReady: false, BankId: 16, Ch: 1, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1096 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1096: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa180 Cycle:1096 CMD: READ, SEQNUM: 854566802, ADDR: 0x20000000, isResponseReady: false, BankId: 32, Ch: 2, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1096 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0

@1096: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa230 Cycle:1096 CMD: READ, SEQNUM: 854566803, ADDR: 0x30000000, isResponseReady: false, BankId: 48, Ch: 3, Pch: 0, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1097 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1097 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1097 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1097 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1097 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1097 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1097 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1097 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1097 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1097 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1097 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1097 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1097 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1097: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a99f0 Cycle:1097 CMD: READ, SEQNUM: 854566796, ADDR: 0x40000040, isResponseReady: false, BankId: 10, Ch: 0, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1097 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1097: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a9aa0 Cycle:1097 CMD: READ, SEQNUM: 854566797, ADDR: 0x50000040, isResponseReady: false, BankId: 26, Ch: 1, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1097 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1097: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a9b50 Cycle:1097 CMD: READ, SEQNUM: 854566798, ADDR: 0x60000040, isResponseReady: false, BankId: 42, Ch: 2, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1097 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0

@1097: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24a9c00 Cycle:1097 CMD: READ, SEQNUM: 854566799, ADDR: 0x70000040, isResponseReady: false, BankId: 58, Ch: 3, Pch: 1, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1098 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1098 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1098 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1098 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1098 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1098 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1098 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1098 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1098 Cmd:READ CH:0 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1098: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bc30 Cycle:1098 CMD: READ, SEQNUM: 854566808, ADDR: 0x40, isResponseReady: false, BankId: 2, Ch: 0, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1098 Cmd:READ CH:1 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1098: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x249bce0 Cycle:1098 CMD: READ, SEQNUM: 854566809, ADDR: 0x10000040, isResponseReady: false, BankId: 18, Ch: 1, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1098 Cmd:READ CH:2 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1098: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24ab0e0 Cycle:1098 CMD: READ, SEQNUM: 854566810, ADDR: 0x20000040, isResponseReady: false, BankId: 34, Ch: 2, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1098 Cmd:READ CH:3 PCH:0 Rank:0 BG:1 B:0 Row:0 Col:0

@1098: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24ab1d0 Cycle:1098 CMD: READ, SEQNUM: 854566811, ADDR: 0x30000040, isResponseReady: false, BankId: 50, Ch: 3, Pch: 0, Rank: 0, BG: 1, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1099 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1099 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1099 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_Controller.cpp:192:clockTic] Cycle:1099 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1099 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1099 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1099 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_TxnScheduler.cpp:81:run] Cycle:1099 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:0 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:0 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:1 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:1 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:2 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:2 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:3 PCH:0 Rank:0 BG:0 B:0 Row:0 Col:0
CramSim.Controller[c_CmdScheduler.cpp:86:run] Cycle:1099 Cmd:READ CH:3 PCH:1 Rank:0 BG:1 B:0 Row:0 Col:0
CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1099 Cmd:READ CH:0 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1099: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa780 Cycle:1099 CMD: READ, SEQNUM: 854566804, ADDR: 0x40000000, isResponseReady: false, BankId: 8, Ch: 0, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1099 Cmd:READ CH:1 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1099: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa830 Cycle:1099 CMD: READ, SEQNUM: 854566805, ADDR: 0x50000000, isResponseReady: false, BankId: 24, Ch: 1, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1099 Cmd:READ CH:2 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1099: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa8e0 Cycle:1099 CMD: READ, SEQNUM: 854566806, ADDR: 0x60000000, isResponseReady: false, BankId: 40, Ch: 2, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

CramSim.Controller[c_CmdUnit.cpp:1056:sendCommand] Cycle:1099 Cmd:READ CH:3 PCH:1 Rank:0 BG:0 B:0 Row:0 Col:0

@1099: virtual void SST::n_Bank::c_BankStateRead::handleCommand(SST::n_Bank::c_BankInfo*, SST::n_Bank::c_BankCommand*)
[0x24aa990 Cycle:1099 CMD: READ, SEQNUM: 854566807, ADDR: 0x70000000, isResponseReady: false, BankId: 56, Ch: 3, Pch: 1, Rank: 0, BG: 0, Bank: 0, Row: 0, Col: 0, Cacheline: 0]

Deleting DIMM
Total Read-Txns Requests send: 4664
Total Write-Txns Requests send: 0
Read-Txns-Received: 4312
Write-Txns-Received: 0
Total Txns Received: 4312
Cycles Per Transaction (CPT) = 0.255102
Component Finished.
Simulation is complete, simulated time: 1.1 us
