; this file was created with wlalink by ville helin <vhelin@iki.fi>.
; wla symbolic information for "/home/tompko/Dev/mooneye-gb/tests/build/acceptance/gpu/lcdon_timing-dmgABCXmgbS.gb".

[labels]
01:508a print_load_font
01:5097 print_string
01:50a1 print_a
01:50ab print_newline
01:50b6 print_digit
01:50c3 print_regs
01:50cc _print_sl_data0
01:50d2 _print_sl_out0
01:50df _print_sl_data1
01:50e5 _print_sl_out1
01:50f7 _print_sl_data2
01:50fd _print_sl_out2
01:510a _print_sl_data3
01:5110 _print_sl_out3
01:5122 _print_sl_data4
01:5128 _print_sl_out4
01:5135 _print_sl_data5
01:513b _print_sl_out5
01:514d _print_sl_data6
01:5153 _print_sl_out6
01:5160 _print_sl_data7
01:5166 _print_sl_out7
01:4000 font
00:c01d regs_save
00:c01d regs_save.f
00:c01e regs_save.a
00:c01f regs_save.c
00:c020 regs_save.b
00:c021 regs_save.e
00:c022 regs_save.d
00:c023 regs_save.l
00:c024 regs_save.h
00:c025 regs_flags
00:c026 regs_assert
00:c026 regs_assert.f
00:c027 regs_assert.a
00:c028 regs_assert.c
00:c029 regs_assert.b
00:c02a regs_assert.e
00:c02b regs_assert.d
00:c02c regs_assert.l
00:c02d regs_assert.h
00:c02e memdump_len
00:c02f memdump_addr
01:47f0 memcpy
01:47f9 memset
01:4802 memcmp
01:4810 clear_vram
01:481a clear_oam
01:4824 disable_lcd_safe
01:482a _wait_ly_0
01:4830 _wait_ly_1
01:4839 reset_screen
01:484d process_results
01:4861 _wait_ly_2
01:4867 _wait_ly_3
01:487d _print_results_halt_0
01:4881 _process_results_cb
01:488c _print_sl_data8
01:4896 _print_sl_out8
01:48b0 _print_sl_data9
01:48bb _print_sl_out9
01:48d3 _print_sl_data10
01:48df _print_sl_out10
01:48e0 dump_mem
01:48ff _dump_mem_line
01:492a _check_asserts
01:4938 _print_sl_data11
01:493b _print_sl_out11
01:4947 _print_sl_data12
01:4949 _print_sl_out12
01:4951 _print_sl_data13
01:4954 _print_sl_out13
01:495e __check_assert_fail0
01:4969 _print_sl_data14
01:496c _print_sl_out14
01:496f __check_assert_ok0
01:4977 _print_sl_data15
01:497c _print_sl_out15
01:497e __check_assert_skip0
01:4986 _print_sl_data16
01:498e _print_sl_out16
01:498e __check_assert_out0
01:499a _print_sl_data17
01:499c _print_sl_out17
01:49a4 _print_sl_data18
01:49a7 _print_sl_out18
01:49b1 __check_assert_fail1
01:49bc _print_sl_data19
01:49bf _print_sl_out19
01:49c2 __check_assert_ok1
01:49ca _print_sl_data20
01:49cf _print_sl_out20
01:49d1 __check_assert_skip1
01:49d9 _print_sl_data21
01:49e1 _print_sl_out21
01:49e1 __check_assert_out1
01:49ec _print_sl_data22
01:49ef _print_sl_out22
01:49fb _print_sl_data23
01:49fd _print_sl_out23
01:4a05 _print_sl_data24
01:4a08 _print_sl_out24
01:4a12 __check_assert_fail2
01:4a1d _print_sl_data25
01:4a20 _print_sl_out25
01:4a23 __check_assert_ok2
01:4a2b _print_sl_data26
01:4a30 _print_sl_out26
01:4a32 __check_assert_skip2
01:4a3a _print_sl_data27
01:4a42 _print_sl_out27
01:4a42 __check_assert_out2
01:4a4e _print_sl_data28
01:4a50 _print_sl_out28
01:4a58 _print_sl_data29
01:4a5b _print_sl_out29
01:4a65 __check_assert_fail3
01:4a70 _print_sl_data30
01:4a73 _print_sl_out30
01:4a76 __check_assert_ok3
01:4a7e _print_sl_data31
01:4a83 _print_sl_out31
01:4a85 __check_assert_skip3
01:4a8d _print_sl_data32
01:4a95 _print_sl_out32
01:4a95 __check_assert_out3
01:4aa0 _print_sl_data33
01:4aa3 _print_sl_out33
01:4aaf _print_sl_data34
01:4ab1 _print_sl_out34
01:4ab9 _print_sl_data35
01:4abc _print_sl_out35
01:4ac6 __check_assert_fail4
01:4ad1 _print_sl_data36
01:4ad4 _print_sl_out36
01:4ad7 __check_assert_ok4
01:4adf _print_sl_data37
01:4ae4 _print_sl_out37
01:4ae6 __check_assert_skip4
01:4aee _print_sl_data38
01:4af6 _print_sl_out38
01:4af6 __check_assert_out4
01:4b02 _print_sl_data39
01:4b04 _print_sl_out39
01:4b0c _print_sl_data40
01:4b0f _print_sl_out40
01:4b19 __check_assert_fail5
01:4b24 _print_sl_data41
01:4b27 _print_sl_out41
01:4b2a __check_assert_ok5
01:4b32 _print_sl_data42
01:4b37 _print_sl_out42
01:4b39 __check_assert_skip5
01:4b41 _print_sl_data43
01:4b49 _print_sl_out43
01:4b49 __check_assert_out5
01:4b54 _print_sl_data44
01:4b57 _print_sl_out44
01:4b63 _print_sl_data45
01:4b65 _print_sl_out45
01:4b6d _print_sl_data46
01:4b70 _print_sl_out46
01:4b7a __check_assert_fail6
01:4b85 _print_sl_data47
01:4b88 _print_sl_out47
01:4b8b __check_assert_ok6
01:4b93 _print_sl_data48
01:4b98 _print_sl_out48
01:4b9a __check_assert_skip6
01:4ba2 _print_sl_data49
01:4baa _print_sl_out49
01:4baa __check_assert_out6
01:4bb6 _print_sl_data50
01:4bb8 _print_sl_out50
01:4bc0 _print_sl_data51
01:4bc3 _print_sl_out51
01:4bcd __check_assert_fail7
01:4bd8 _print_sl_data52
01:4bdb _print_sl_out52
01:4bde __check_assert_ok7
01:4be6 _print_sl_data53
01:4beb _print_sl_out53
01:4bed __check_assert_skip7
01:4bf5 _print_sl_data54
01:4bfd _print_sl_out54
01:4bfd __check_assert_out7
00:015a test_ly
00:0166 test_stat_lyc0
00:0175 test_stat_lyc1
00:0185 test_oam_access
00:0191 test_vram_access
00:019d test_finish
00:01b1 _wait_ly_4
00:01b7 _wait_ly_5
00:01cd _print_results_halt_1
00:01d1 _test_ok_cb_0
00:01d9 _print_sl_data55
00:01e1 _print_sl_out55
01:4eda cycle_counts
01:4ef2 expect_ly
01:4f0d expect_stat_lyc0
01:4f30 expect_stat_lyc1
01:4f53 expect_oam_access
01:4f76 expect_vram_access
01:4f9a verify_results
01:4fb1 verify_fail
01:4fdf _wait_ly_6
01:4fe5 _wait_ly_7
01:4ffb _print_results_halt_2
01:4fff _verify_fail_cb
01:5007 _print_sl_data56
01:5015 _print_sl_out56
01:5031 _print_sl_data57
01:503d _print_sl_out57
01:5058 _print_sl_data58
01:5064 _print_sl_out58
01:5075 _print_sl_data59
01:5081 _print_sl_out59
00:c000 v_pass1_results
00:c008 v_pass2_results
00:c010 v_pass3_results
00:c018 v_fail_round
00:c019 v_fail_expect
00:c01a v_fail_actual
00:c01b v_fail_str
00:c01b v_fail_str_l
00:c01c v_fail_str_h
01:4c01 test_passes
01:4c01 test_pass1
01:4cf3 test_pass2
01:4de6 test_pass3
