git clone --depth 1 --no-tags https://github.com/kjleeic/soc2017_1.git f:/verilog_sva_gh_scraper/data/full_repos/86060664
git clone --depth 1 --no-tags https://github.com/cchinmai19/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/86939475
git clone --depth 1 --no-tags https://github.com/mnruecke/PSoC-verilog-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/87018661
git clone --depth 1 --no-tags https://github.com/raj10071997/ALU_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/87030330
git clone --depth 1 --no-tags https://github.com/yeyMelexis/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/80254149
git clone --depth 1 --no-tags https://github.com/4n3ver/EggTimer.git f:/verilog_sva_gh_scraper/data/full_repos/80408793
git clone --depth 1 --no-tags https://github.com/byronhopps/ECE_385.git f:/verilog_sva_gh_scraper/data/full_repos/80810080
git clone --depth 1 --no-tags https://github.com/leomlay/fraternity_i2s.git f:/verilog_sva_gh_scraper/data/full_repos/82144327
git clone --depth 1 --no-tags https://github.com/ekuecks/152a.git f:/verilog_sva_gh_scraper/data/full_repos/84250233
git clone --depth 1 --no-tags https://github.com/zhouben/fpga_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/82432533
git clone --depth 1 --no-tags https://github.com/gr3249/proj3.git f:/verilog_sva_gh_scraper/data/full_repos/82638411
git clone --depth 1 --no-tags https://github.com/JLU-OSTA/BasicCombinationalLogicCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/86169792
git clone --depth 1 --no-tags https://github.com/agumig/Proyecto-Final-RFID.git f:/verilog_sva_gh_scraper/data/full_repos/85912366
git clone --depth 1 --no-tags https://github.com/devamadala/CS204-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/86019538
git clone --depth 1 --no-tags https://github.com/simoore/FMC151-driver.git f:/verilog_sva_gh_scraper/data/full_repos/86135381
git clone --depth 1 --no-tags https://github.com/nbenavi/FPGA_Synth.git f:/verilog_sva_gh_scraper/data/full_repos/86286941
git clone --depth 1 --no-tags https://github.com/DonHiggins/TB3_fpga_src_n_pjt_files_4_github.git f:/verilog_sva_gh_scraper/data/full_repos/80678345
git clone --depth 1 --no-tags https://github.com/angelazb/b58_project.git f:/verilog_sva_gh_scraper/data/full_repos/86855258
git clone --depth 1 --no-tags https://github.com/zhang-renh/Hardware-emulation.git f:/verilog_sva_gh_scraper/data/full_repos/86574523
git clone --depth 1 --no-tags https://github.com/josefallas0302/Labo_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/86610522
git clone --depth 1 --no-tags https://github.com/tskuo/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/85274219
git clone --depth 1 --no-tags https://github.com/lanceelot/Test_01.git f:/verilog_sva_gh_scraper/data/full_repos/85262138
git clone --depth 1 --no-tags https://github.com/tamryan3/CSCB58_Project.git f:/verilog_sva_gh_scraper/data/full_repos/86857408
git clone --depth 1 --no-tags https://github.com/K-Wu/Digital-Circuit-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/87161578
git clone --depth 1 --no-tags https://github.com/wstroks/PblSD.git f:/verilog_sva_gh_scraper/data/full_repos/87134129
git clone --depth 1 --no-tags https://github.com/HarshaKosala/Verilog-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/81172114
git clone --depth 1 --no-tags https://github.com/f-fathurrahman/BelajarVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/81780379
git clone --depth 1 --no-tags https://github.com/alu0100789331/dise-o.git f:/verilog_sva_gh_scraper/data/full_repos/81989385
git clone --depth 1 --no-tags https://github.com/dhruvsagar/processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/82237241
git clone --depth 1 --no-tags https://github.com/TargetIt/soc.git f:/verilog_sva_gh_scraper/data/full_repos/81000134
git clone --depth 1 --no-tags https://github.com/antaricky/Tank-City.git f:/verilog_sva_gh_scraper/data/full_repos/81022671
git clone --depth 1 --no-tags https://github.com/ym31433/Digital-Circuit-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/81042447
git clone --depth 1 --no-tags https://github.com/Roboy/myoFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/80931938
git clone --depth 1 --no-tags https://github.com/hbwangjinwu/PIO_Interrupt.git f:/verilog_sva_gh_scraper/data/full_repos/81172635
git clone --depth 1 --no-tags https://github.com/kcaebe/cs552project.git f:/verilog_sva_gh_scraper/data/full_repos/81763722
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/Booth_Multiplier_-project.git f:/verilog_sva_gh_scraper/data/full_repos/81702406
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/PS2_Mouse-_FPGA_Controller_Project.git f:/verilog_sva_gh_scraper/data/full_repos/81703507
git clone --depth 1 --no-tags https://github.com/pengzhiliang/clock-based-on-basys2.git f:/verilog_sva_gh_scraper/data/full_repos/84734833
git clone --depth 1 --no-tags https://github.com/maknoon/cpen311.git f:/verilog_sva_gh_scraper/data/full_repos/85150613
git clone --depth 1 --no-tags https://github.com/xshangyong/uvm_cam2vga_tb.git f:/verilog_sva_gh_scraper/data/full_repos/82689998
git clone --depth 1 --no-tags https://github.com/phoang31/MIPS-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/83193478
git clone --depth 1 --no-tags https://github.com/ainomelody/CODesign.git f:/verilog_sva_gh_scraper/data/full_repos/83176944
git clone --depth 1 --no-tags https://github.com/Sporski/Binary-to-Hexadecimal-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/85231391
git clone --depth 1 --no-tags https://github.com/EvanWY/CPULab.git f:/verilog_sva_gh_scraper/data/full_repos/84871295
git clone --depth 1 --no-tags https://github.com/Digilent/Cmod-A7-15T-XADC.git f:/verilog_sva_gh_scraper/data/full_repos/85733877
git clone --depth 1 --no-tags https://github.com/rasantos24/PruebaDiseno.git f:/verilog_sva_gh_scraper/data/full_repos/86017445
git clone --depth 1 --no-tags https://github.com/mehdish89/CSE-590-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/86011857
git clone --depth 1 --no-tags https://github.com/csbrown9338/CSCB58Final.git f:/verilog_sva_gh_scraper/data/full_repos/86536855
git clone --depth 1 --no-tags https://github.com/JimmyWen511/b58FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/86769014
git clone --depth 1 --no-tags https://github.com/Sohanpatro/SingleCycle_CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/86151750
git clone --depth 1 --no-tags https://github.com/andreipdlsn/veriloglab.git f:/verilog_sva_gh_scraper/data/full_repos/86600549
git clone --depth 1 --no-tags https://github.com/leonidaszhengq/combine.git f:/verilog_sva_gh_scraper/data/full_repos/83308274
git clone --depth 1 --no-tags https://github.com/nathanrossi/gps-clock-project.git f:/verilog_sva_gh_scraper/data/full_repos/83528847
git clone --depth 1 --no-tags https://github.com/heiga/ESP8266_AppNotes.git f:/verilog_sva_gh_scraper/data/full_repos/85530113
git clone --depth 1 --no-tags https://github.com/dananjayamahesh/ceyloniac.git f:/verilog_sva_gh_scraper/data/full_repos/85562626
git clone --depth 1 --no-tags https://github.com/miltontls/milton_ac1_ex1.git f:/verilog_sva_gh_scraper/data/full_repos/86867399
git clone --depth 1 --no-tags https://github.com/SebastianQC/proy_2_grupo_1_I_2017.git f:/verilog_sva_gh_scraper/data/full_repos/86281209
git clone --depth 1 --no-tags https://github.com/ShardFX/fpga-temperature-range-simple-test.git f:/verilog_sva_gh_scraper/data/full_repos/83585882
git clone --depth 1 --no-tags https://github.com/YorkiSerrano/codingground.git f:/verilog_sva_gh_scraper/data/full_repos/83377962
git clone --depth 1 --no-tags https://github.com/zgbbgz/Blogs.git f:/verilog_sva_gh_scraper/data/full_repos/86144872
git clone --depth 1 --no-tags https://github.com/JennyMedellin06/Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/86378097
git clone --depth 1 --no-tags https://github.com/DaveChamberlain/spartan6-risc.git f:/verilog_sva_gh_scraper/data/full_repos/86519632
git clone --depth 1 --no-tags https://github.com/crystalpirate/GF_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/83006752
git clone --depth 1 --no-tags https://github.com/xdober/mipsCpuVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/82820549
git clone --depth 1 --no-tags https://github.com/fsegurac/Digital-II.git f:/verilog_sva_gh_scraper/data/full_repos/85720895
git clone --depth 1 --no-tags https://github.com/oliveruthio/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/85256072
git clone --depth 1 --no-tags https://github.com/keys961/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/86226064
git clone --depth 1 --no-tags https://github.com/codespert/Pulse-Generation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/86208585
git clone --depth 1 --no-tags https://github.com/BramV122/Project_Synth.git f:/verilog_sva_gh_scraper/data/full_repos/84943501
git clone --depth 1 --no-tags https://github.com/justinwhill94/UKY-EE480-Project4.git f:/verilog_sva_gh_scraper/data/full_repos/87108708
git clone --depth 1 --no-tags https://github.com/snail3git/axi_master.git f:/verilog_sva_gh_scraper/data/full_repos/82340695
git clone --depth 1 --no-tags https://github.com/tgiv014/ECE441-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/82402831
git clone --depth 1 --no-tags https://github.com/jddelgado95/Proyecto-1-Grupo-3.git f:/verilog_sva_gh_scraper/data/full_repos/82102986
git clone --depth 1 --no-tags https://github.com/lashanfaliq95/ProggrammingTheSevenSegmentDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/80209370
git clone --depth 1 --no-tags https://github.com/Insper/Util-Altera-DE0-nano-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/80246968
git clone --depth 1 --no-tags https://github.com/Visual-e/cyclone4_demo_src.git f:/verilog_sva_gh_scraper/data/full_repos/80969985
git clone --depth 1 --no-tags https://github.com/leinardo/funcverif.git f:/verilog_sva_gh_scraper/data/full_repos/82725489
git clone --depth 1 --no-tags https://github.com/stevekerrison/mcenoc-rv.git f:/verilog_sva_gh_scraper/data/full_repos/82812436
git clone --depth 1 --no-tags https://github.com/dhruvsagar/Porcessor-design-Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/84012682
git clone --depth 1 --no-tags https://github.com/Digilent/Nexys-4-Abacus.git f:/verilog_sva_gh_scraper/data/full_repos/84602543
git clone --depth 1 --no-tags https://github.com/justinwhill94/UKY-EE-480-Project-3.git f:/verilog_sva_gh_scraper/data/full_repos/84688837
git clone --depth 1 --no-tags https://github.com/zdfmessi/asic.git f:/verilog_sva_gh_scraper/data/full_repos/84408252
git clone --depth 1 --no-tags https://github.com/zwc12/USB3_to_DA.git f:/verilog_sva_gh_scraper/data/full_repos/84507521
git clone --depth 1 --no-tags https://github.com/AlessandroFC15/Pinball-Game.git f:/verilog_sva_gh_scraper/data/full_repos/80656489
git clone --depth 1 --no-tags https://github.com/Ryuuba/gauss.git f:/verilog_sva_gh_scraper/data/full_repos/80702325
git clone --depth 1 --no-tags https://github.com/Visual-e/nios_II.git f:/verilog_sva_gh_scraper/data/full_repos/80972057
git clone --depth 1 --no-tags https://github.com/mwishek/sxp.git f:/verilog_sva_gh_scraper/data/full_repos/81049635
git clone --depth 1 --no-tags https://github.com/jsong0516/CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/80697388
git clone --depth 1 --no-tags https://github.com/waitforthirty/fpga2.git f:/verilog_sva_gh_scraper/data/full_repos/81792590
git clone --depth 1 --no-tags https://github.com/rowan-hoggarth/TMDSenc.git f:/verilog_sva_gh_scraper/data/full_repos/81880006
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/ALU_4_bit_project.git f:/verilog_sva_gh_scraper/data/full_repos/81701881
git clone --depth 1 --no-tags https://github.com/utkarsh2211/ALU-module.git f:/verilog_sva_gh_scraper/data/full_repos/83021493
git clone --depth 1 --no-tags https://github.com/Dunphyal/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/82942767
git clone --depth 1 --no-tags https://github.com/RoRamire24/Proyecto-1-Grupo-11.git f:/verilog_sva_gh_scraper/data/full_repos/82727766
git clone --depth 1 --no-tags https://github.com/fyliu7/fault-tuple.git f:/verilog_sva_gh_scraper/data/full_repos/83058994
git clone --depth 1 --no-tags https://github.com/7akase/tv.git f:/verilog_sva_gh_scraper/data/full_repos/84736786
git clone --depth 1 --no-tags https://github.com/Louai-Abdelsalam/EECS2021_LabTests.git f:/verilog_sva_gh_scraper/data/full_repos/84685316
git clone --depth 1 --no-tags https://github.com/swarna-j/Infix-to-Postfix-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/85375812
git clone --depth 1 --no-tags https://github.com/yeyMelexis/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/84999157
git clone --depth 1 --no-tags https://github.com/wivill/labo_digitales.git f:/verilog_sva_gh_scraper/data/full_repos/85092467
