// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Apr  8 21:24:19 2015
// NETLIST TIME: Apr  9 00:55:58 2015
`timescale 1ps / 1ps 

module cdsModule_13 ( Ack, Ctrl_Ack, ReadData, WriteAck, A, RD_Ack, RW,
     WriteData );

output  Ack;


output [4:0]  Ctrl_Ack;
output [7:0]  WriteAck;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [7:0]  RD_Ack;
input [1:0]  RW;
input [19:0]  A;

// Buses in the design

wire  [31:0]  WriteDataT;

wire  [19:0]  AT;

wire  [31:0]  ReaDataT;

wire  [7:0]  WAck;

wire  [31:0]  cdsbus0;

wire  [0:4]  net018;

wire  [0:4]  net013;

wire  [7:0]  cdsbus1;

wire  [7:0]  RAckT;

wire  [1:0]  RWT;

wire  [1:0]  cdsbus2;

wire  [19:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [7:0]  cdsbus5;

// begin interface element definitions

reg mixedNet99999;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99984;
reg mixedNet99982;
reg mixedNet99977;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99960;
reg mixedNet99954;
reg mixedNet99952;
reg mixedNet99950;
reg mixedNet99948;
reg mixedNet99945;
reg mixedNet99943;
reg mixedNet99927;
reg mixedNet99921;
reg mixedNet99918;
reg mixedNet99916;
reg mixedNet99915;
reg mixedNet99914;
reg mixedNet99913;
reg mixedNet99911;
reg mixedNet99904;
reg mixedNet99902;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99893;
assign cdsbus1[0] = mixedNet99999;
assign cdsbus1[1] = mixedNet99997;
assign cdsbus1[3] = mixedNet99996;
assign cdsbus4[18] = mixedNet99995;
assign net013[4] = mixedNet99994;
assign cdsbus4[23] = mixedNet99993;
assign cdsbus4[20] = mixedNet99991;
assign net013[2] = mixedNet99990;
assign cdsbus4[19] = mixedNet99989;
assign cdsbus4[25] = mixedNet99988;
assign cdsbus4[30] = mixedNet99987;
assign cdsbus4[24] = mixedNet99986;
assign cdsbus4[1] = mixedNet99984;
assign cdsbus4[31] = mixedNet99982;
assign cdsbus4[26] = mixedNet99977;
assign cdsbus4[27] = mixedNet99976;
assign cdsbus4[0] = mixedNet99975;
assign cdsbus1[2] = mixedNet99971;
assign cdsbus4[6] = mixedNet99970;
assign cdsbus4[3] = mixedNet99969;
assign cdsbus4[11] = mixedNet99968;
assign cdsbus4[10] = mixedNet99967;
assign cdsbus4[9] = mixedNet99966;
assign cdsbus1[4] = mixedNet99960;
assign cdsbus4[2] = mixedNet99954;
assign cdsbus4[14] = mixedNet99952;
assign cdsbus4[8] = mixedNet99950;
assign cdsbus4[4] = mixedNet99948;
assign net013[0] = mixedNet99945;
assign cdsbus4[7] = mixedNet99943;
assign cdsbus4[17] = mixedNet99927;
assign net013[3] = mixedNet99921;
assign cdsbus4[22] = mixedNet99918;
assign cdsbus4[29] = mixedNet99916;
assign cdsbus1[7] = mixedNet99915;
assign cdsbus4[5] = mixedNet99914;
assign cdsbus4[16] = mixedNet99913;
assign net013[1] = mixedNet99911;
assign cdsbus4[21] = mixedNet99904;
assign cdsbus4[28] = mixedNet99902;
assign cdsbus1[6] = mixedNet99900;
assign cdsbus4[13] = mixedNet99899;
assign cdsbus1[5] = mixedNet99895;
assign cdsbus4[12] = mixedNet99894;
assign cdsbus4[15] = mixedNet99893;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I18_4_ ( Ctrl_Ack[4], net013[0]);
inv_1xT I18_3_ ( Ctrl_Ack[3], net013[1]);
inv_1xT I18_2_ ( Ctrl_Ack[2], net013[2]);
inv_1xT I18_1_ ( Ctrl_Ack[1], net013[3]);
inv_1xT I18_0_ ( Ctrl_Ack[0], net013[4]);
inv_1xT I4_31_ ( cdsbus0[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus0[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus0[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus0[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus0[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus0[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus0[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus0[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus0[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus0[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus0[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus0[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus0[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus0[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus0[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus0[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus0[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus0[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus0[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus0[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus0[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus0[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus0[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus0[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus0[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus0[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus0[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus0[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus0[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus0[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus0[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus0[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus4[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus4[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus4[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus4[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus4[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus4[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus4[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus4[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus4[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus4[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus4[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus4[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus4[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus4[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus4[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus4[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus4[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus4[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus4[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus4[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus4[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus4[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus4[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus4[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus4[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus4[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus4[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus4[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus4[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus4[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus4[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus4[0]);
inv_1xT I9_7_ ( WriteAck[7], cdsbus1[7]);
inv_1xT I9_6_ ( WriteAck[6], cdsbus1[6]);
inv_1xT I9_5_ ( WriteAck[5], cdsbus1[5]);
inv_1xT I9_4_ ( WriteAck[4], cdsbus1[4]);
inv_1xT I9_3_ ( WriteAck[3], cdsbus1[3]);
inv_1xT I9_2_ ( WriteAck[2], cdsbus1[2]);
inv_1xT I9_1_ ( WriteAck[1], cdsbus1[1]);
inv_1xT I9_0_ ( WriteAck[0], cdsbus1[0]);
inv_1xT I12_7_ ( cdsbus5[7], RD_Ack[7]);
inv_1xT I12_6_ ( cdsbus5[6], RD_Ack[6]);
inv_1xT I12_5_ ( cdsbus5[5], RD_Ack[5]);
inv_1xT I12_4_ ( cdsbus5[4], RD_Ack[4]);
inv_1xT I12_3_ ( cdsbus5[3], RD_Ack[3]);
inv_1xT I12_2_ ( cdsbus5[2], RD_Ack[2]);
inv_1xT I12_1_ ( cdsbus5[1], RD_Ack[1]);
inv_1xT I12_0_ ( cdsbus5[0], RD_Ack[0]);
inv_1xT I20_1_ ( cdsbus2[1], RW[1]);
inv_1xT I20_0_ ( cdsbus2[0], RW[0]);
inv_1xT I19_19_ ( cdsbus3[19], A[19]);
inv_1xT I19_18_ ( cdsbus3[18], A[18]);
inv_1xT I19_17_ ( cdsbus3[17], A[17]);
inv_1xT I19_16_ ( cdsbus3[16], A[16]);
inv_1xT I19_15_ ( cdsbus3[15], A[15]);
inv_1xT I19_14_ ( cdsbus3[14], A[14]);
inv_1xT I19_13_ ( cdsbus3[13], A[13]);
inv_1xT I19_12_ ( cdsbus3[12], A[12]);
inv_1xT I19_11_ ( cdsbus3[11], A[11]);
inv_1xT I19_10_ ( cdsbus3[10], A[10]);
inv_1xT I19_9_ ( cdsbus3[9], A[9]);
inv_1xT I19_8_ ( cdsbus3[8], A[8]);
inv_1xT I19_7_ ( cdsbus3[7], A[7]);
inv_1xT I19_6_ ( cdsbus3[6], A[6]);
inv_1xT I19_5_ ( cdsbus3[5], A[5]);
inv_1xT I19_4_ ( cdsbus3[4], A[4]);
inv_1xT I19_3_ ( cdsbus3[3], A[3]);
inv_1xT I19_2_ ( cdsbus3[2], A[2]);
inv_1xT I19_1_ ( cdsbus3[1], A[1]);
inv_1xT I19_0_ ( cdsbus3[0], A[0]);

endmodule
