/home/pjoubert/enseirb_matmeca/VHDL_seq/SRC/seq1.vhdl {1 {vcom -work seq -2002 -explicit -stats=none /home/pjoubert/enseirb_matmeca/VHDL_seq/SRC/seq1.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bascule_d
-- Compiling architecture bascule_d of bascule_d

} {} {}}
