

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        2 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_yjWB4l
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mGchDs"
Running: cat _ptx_mGchDs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_MEbcfz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_MEbcfz --output-file  /dev/null 2> _ptx_mGchDsinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mGchDs _ptx2_MEbcfz _ptx_mGchDsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 15:58:51 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 227936 (ipc=227.9) sim_rate=113968 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 15:58:52 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 466080 (ipc=310.7) sim_rate=155360 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 15:58:53 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,3,0) tid=(11,15,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,5,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 792852 (ipc=396.4) sim_rate=198213 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 15:58:54 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 902212 (ipc=360.9) sim_rate=180442 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 15:58:55 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1028556 (ipc=342.9) sim_rate=171426 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 15:58:56 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,6,0) tid=(15,6,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1334864 (ipc=381.4) sim_rate=190694 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:58:57 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,7,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1601776 (ipc=400.4) sim_rate=200222 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 15:58:58 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1878884 (ipc=417.5) sim_rate=208764 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 15:58:59 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2035328 (ipc=407.1) sim_rate=203532 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 15:59:00 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,6,0) tid=(2,15,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,1,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2246896 (ipc=408.5) sim_rate=204263 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:59:01 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,6,0) tid=(12,10,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(12,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2459885 (ipc=410.0) sim_rate=204990 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:59:02 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(2,4,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2602444 (ipc=400.4) sim_rate=200188 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:59:03 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,3,0) tid=(14,4,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,1,0) tid=(14,8,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2807724 (ipc=401.1) sim_rate=187181 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 15:59:05 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,7,0) tid=(6,2,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,0,0) tid=(13,1,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,3,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3095952 (ipc=412.8) sim_rate=193497 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:59:06 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,1,0) tid=(6,8,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,4,0) tid=(10,8,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,4,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3413138 (ipc=426.6) sim_rate=200772 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:59:07 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,1,0) tid=(11,15,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3659920 (ipc=430.6) sim_rate=192627 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:59:09 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,5,0) tid=(2,8,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3965114 (ipc=440.6) sim_rate=198255 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 15:59:10 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,6,0) tid=(2,13,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,1,0) tid=(9,14,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,6,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4204731 (ipc=442.6) sim_rate=200225 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 15:59:11 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4437534 (ipc=443.8) sim_rate=201706 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:59:12 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,2,0) tid=(12,12,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,1,0) tid=(5,11,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,3,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4681692 (ipc=445.9) sim_rate=195070 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:59:14 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4933387 (ipc=448.5) sim_rate=197335 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:59:15 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,1,0) tid=(13,12,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5158528 (ipc=448.6) sim_rate=198404 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:59:16 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5409164 (ipc=450.8) sim_rate=200339 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 15:59:17 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5543490 (ipc=443.5) sim_rate=197981 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:59:18 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,2,0) tid=(13,4,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5773130 (ipc=444.1) sim_rate=199073 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 15:59:19 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,3,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13282,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13283,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13293,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(13294,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13309,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(13310,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13317,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13318,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13330,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13342,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13352,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13364,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13367,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13382,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,4,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13400,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5981977 (ipc=443.1) sim_rate=192967 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 15:59:21 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,7,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13752,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13754,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13892,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13965,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,3,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13991,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6233485 (ipc=445.2) sim_rate=194796 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 15:59:22 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14006,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14015,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14023,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14049,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14052,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14064,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14095,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14113,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14116,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,6,0) tid=(9,12,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6476512 (ipc=446.7) sim_rate=196257 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 15:59:23 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,5,0) tid=(9,10,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6666695 (ipc=444.4) sim_rate=196079 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 15:59:24 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(6,7,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6881119 (ipc=443.9) sim_rate=191142 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 15:59:26 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,6,0) tid=(2,12,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,6,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15902,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15971,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15978,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7070525 (ipc=441.9) sim_rate=191095 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 15:59:27 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16007,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16027,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16053,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16095,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16157,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16262,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16306,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16310,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,7,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16491,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7218859 (ipc=437.5) sim_rate=189969 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 15:59:28 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16601,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,6,0) tid=(9,5,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,7,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17353,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17469,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7453848 (ipc=425.9) sim_rate=191124 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 15:59:29 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17609,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17635,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7508924 (ipc=417.2) sim_rate=187723 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 15:59:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18199,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18268,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18361,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18526,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,7,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7656614 (ipc=382.8) sim_rate=186746 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 15:59:31 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,7,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20927,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 21007
gpu_sim_insn = 7699119
gpu_ipc =     366.5025
gpu_tot_sim_cycle = 21007
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     366.5025
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5876
gpu_stall_icnt2sh    = 7245
gpu_total_sim_rate=187783

========= Core RFC stats =========
	Total RFC Accesses     = 716710
	Total RFC Misses       = 485225
	Total RFC Read Misses  = 206285
	Total RFC Write Misses = 278940
	Total RFC Evictions    = 282422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5984
	L1I_total_cache_miss_rate = 0.0320
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 166, Miss = 60, Miss_rate = 0.361, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 170, Miss = 59, Miss_rate = 0.347, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 164, Miss = 58, Miss_rate = 0.354, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 863
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5984
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58577	W0_Idle:53624	W0_Scoreboard:92353	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2128 {8:266,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36176 {136:266,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 323 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 21006 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	832 	326 	96 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42 	518 	284 	27 	0 	0 	0 	0 	0 	0 	167 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5575      4402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6509      3724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4285      4510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3553      5415    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3882      6465    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3581      5710    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27688 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002164
n_activity=372 dram_eff=0.1613
bk0: 18a 27605i bk1: 12a 27663i bk2: 0a 27726i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27727i bk9: 0a 27727i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00100981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27694 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.00202
n_activity=287 dram_eff=0.1951
bk0: 16a 27657i bk1: 12a 27667i bk2: 0a 27725i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27727i bk9: 0a 27727i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000901616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27696 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001731
n_activity=260 dram_eff=0.1846
bk0: 14a 27636i bk1: 10a 27658i bk2: 0a 27727i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27728i bk9: 0a 27728i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000577034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27700 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001731
n_activity=218 dram_eff=0.2202
bk0: 16a 27654i bk1: 8a 27699i bk2: 0a 27726i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27728i bk9: 0a 27728i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00046884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27700 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001731
n_activity=228 dram_eff=0.2105
bk0: 16a 27656i bk1: 8a 27697i bk2: 0a 27726i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27728i bk9: 0a 27728i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000901616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27728 n_nop=27702 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001587
n_activity=228 dram_eff=0.193
bk0: 14a 27662i bk1: 8a 27699i bk2: 0a 27726i bk3: 0a 27727i bk4: 0a 27727i bk5: 0a 27727i bk6: 0a 27727i bk7: 0a 27727i bk8: 0a 27727i bk9: 0a 27729i bk10: 0a 27729i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27729i bk15: 0a 27729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 108, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 121, Miss = 7, Miss_rate = 0.058, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 138, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 115, Miss = 7, Miss_rate = 0.061, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 1376
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5894
icnt_total_pkts_simt_to_mem=1725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.1061
	minimum = 6
	maximum = 345
Network latency average = 15.818
	minimum = 6
	maximum = 345
Slowest packet = 639
Flit latency average = 13.6416
	minimum = 6
	maximum = 345
Slowest flit = 1121
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004852
	minimum = 0.00366544 (at node 22)
	maximum = 0.00823535 (at node 15)
Accepted packet rate average = 0.004852
	minimum = 0.00366544 (at node 22)
	maximum = 0.00823535 (at node 15)
Injected flit rate average = 0.0134329
	minimum = 0.00509354 (at node 0)
	maximum = 0.0332746 (at node 15)
Accepted flit rate average= 0.0134329
	minimum = 0.00485552 (at node 22)
	maximum = 0.0195649 (at node 1)
Injected packet length average = 2.76853
Accepted packet length average = 2.76853
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 187783 (inst/sec)
gpgpu_simulation_rate = 512 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21007)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21007)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21007)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21007)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,4,0) tid=(14,12,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,2,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 21507  inst.: 7902159 (ipc=406.1) sim_rate=188146 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 15:59:32 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,1,0) tid=(14,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,2,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 22007  inst.: 8155367 (ipc=456.2) sim_rate=189659 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 15:59:33 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,4,0) tid=(2,13,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(7,0,0) tid=(2,14,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 22507  inst.: 8502591 (ipc=535.6) sim_rate=188946 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 15:59:35 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,0,0) tid=(10,10,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,5,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 23007  inst.: 8893391 (ipc=597.1) sim_rate=189221 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 15:59:37 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,2,0) tid=(10,3,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,2,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 23507  inst.: 9257440 (ipc=623.3) sim_rate=192863 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 15:59:38 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 24007  inst.: 9531475 (ipc=610.8) sim_rate=190629 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 15:59:40 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,0,0) tid=(12,4,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,1,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 24507  inst.: 9859504 (ipc=617.3) sim_rate=189605 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 15:59:42 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,2,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 25007  inst.: 10167874 (ipc=617.2) sim_rate=191846 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 15:59:43 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,0,0) tid=(8,3,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 25507  inst.: 10491016 (ipc=620.4) sim_rate=190745 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 15:59:45 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(6,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(6,2,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 26007  inst.: 10710579 (ipc=602.3) sim_rate=191260 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 15:59:46 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,2,0) tid=(8,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,4,0) tid=(8,11,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 26507  inst.: 10997440 (ipc=599.7) sim_rate=189611 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 15:59:48 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,0,0) tid=(5,11,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 27007  inst.: 11231458 (ipc=588.7) sim_rate=190363 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 15:59:49 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,0,0) tid=(14,2,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,0,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 27507  inst.: 11466089 (ipc=579.5) sim_rate=191101 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 15:59:50 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,6,0) tid=(9,10,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 28007  inst.: 11686115 (ipc=569.6) sim_rate=188485 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 15:59:52 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,3,0) tid=(4,15,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,1,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 28507  inst.: 11921037 (ipc=562.9) sim_rate=189222 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 15:59:53 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,7,0) tid=(10,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,2,0) tid=(7,13,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,0,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 29007  inst.: 12184147 (ipc=560.6) sim_rate=190377 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 15:59:54 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,1,0) tid=(8,14,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,6,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8355,21007), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8356,21007)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8384,21007), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8385,21007)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8386,21007), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8387,21007)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8407,21007), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8408,21007)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8412,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8417,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8452,21007), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29507  inst.: 12444696 (ipc=558.3) sim_rate=188556 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 15:59:56 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,3,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8527,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8542,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8571,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8626,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8654,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8662,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8670,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8701,21007), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,6,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 30007  inst.: 12704355 (ipc=556.1) sim_rate=186828 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 15:59:58 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,3,0) tid=(14,12,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,4,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 30507  inst.: 12952940 (ipc=553.0) sim_rate=185042 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:00:00 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,5,0) tid=(8,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9961,21007), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31007  inst.: 13198848 (ipc=550.0) sim_rate=185899 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:00:01 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10044,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10055,21007), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,6,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10110,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10124,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10131,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10155,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10167,21007), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10196,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10210,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10229,21007), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,4,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10343,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10368,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10380,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10451,21007), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31507  inst.: 13416428 (ipc=544.5) sim_rate=183786 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:00:03 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,4,0) tid=(13,9,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,4,0) tid=(8,13,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(3,5,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 32007  inst.: 13660048 (ipc=541.9) sim_rate=184595 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:00:04 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,4,0) tid=(13,12,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 32507  inst.: 13928920 (ipc=541.7) sim_rate=183275 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:00:06 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,7,0) tid=(10,9,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,7,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 33007  inst.: 14134584 (ipc=536.3) sim_rate=183566 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:00:07 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,7,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 33507  inst.: 14378202 (ipc=534.3) sim_rate=184335 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:00:08 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,4,0) tid=(14,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12996,21007), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34007  inst.: 14551071 (ipc=527.1) sim_rate=181888 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:00:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13038,21007), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(3,7,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13109,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13158,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13274,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13328,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13329,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13333,21007), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13369,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13389,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13437,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13493,21007), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34507  inst.: 14739766 (ipc=521.5) sim_rate=181972 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:00:11 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13540,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13546,21007), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13553,21007), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,6,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 35007  inst.: 14886419 (ipc=513.4) sim_rate=181541 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:00:12 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,7,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 35507  inst.: 15034995 (ipc=505.9) sim_rate=181144 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:00:13 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(4,7,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 36007  inst.: 15157665 (ipc=497.2) sim_rate=180448 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:00:14 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15045,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15054,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,5,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15111,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15147,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15154,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15491,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36507  inst.: 15234013 (ipc=486.1) sim_rate=179223 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:00:15 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15505,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15515,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15519,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15555,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15630,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 37007  inst.: 15283273 (ipc=474.0) sim_rate=177712 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:00:16 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16075,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16076,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16131,21007), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16151,21007), 1 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,7,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 39007  inst.: 15397974 (ipc=427.7) sim_rate=176988 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:00:17 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18064,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18093,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18191,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18249,21007), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18250
gpu_sim_insn = 7699119
gpu_ipc =     421.8695
gpu_tot_sim_cycle = 39257
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     392.2419
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5877
gpu_stall_icnt2sh    = 7332
gpu_total_sim_rate=176991

========= Core RFC stats =========
	Total RFC Accesses     = 1430608
	Total RFC Misses       = 968470
	Total RFC Read Misses  = 412202
	Total RFC Write Misses = 556268
	Total RFC Evictions    = 562992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6916
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[1]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[2]: Access = 283, Miss = 74, Miss_rate = 0.261, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[3]: Access = 312, Miss = 76, Miss_rate = 0.244, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[5]: Access = 286, Miss = 76, Miss_rate = 0.266, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[6]: Access = 287, Miss = 74, Miss_rate = 0.258, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[7]: Access = 310, Miss = 77, Miss_rate = 0.248, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[8]: Access = 306, Miss = 72, Miss_rate = 0.235, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[9]: Access = 314, Miss = 74, Miss_rate = 0.236, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[10]: Access = 310, Miss = 75, Miss_rate = 0.242, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[11]: Access = 308, Miss = 74, Miss_rate = 0.240, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[12]: Access = 278, Miss = 71, Miss_rate = 0.255, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[13]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1111
	L1D_total_cache_miss_rate = 0.2490
	L1D_total_cache_pending_hits = 1135
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1097
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366756
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6916
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1328, 1263, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1097
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:102669	W0_Idle:70585	W0_Scoreboard:164684	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8776 {8:1097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2888 {8:361,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149192 {136:1097,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 49096 {136:361,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 269 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 39256 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1366 	364 	99 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	601 	284 	27 	0 	0 	0 	0 	0 	0 	167 	192 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6652      5198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7755      4495    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5133      5472    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4181      6634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4480      7671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4378      6923    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51777 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001158
n_activity=372 dram_eff=0.1613
bk0: 18a 51694i bk1: 12a 51752i bk2: 0a 51815i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51816i bk9: 0a 51816i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000540363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51783 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001081
n_activity=287 dram_eff=0.1951
bk0: 16a 51746i bk1: 12a 51756i bk2: 0a 51814i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51816i bk9: 0a 51816i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000482467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51785 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009263
n_activity=260 dram_eff=0.1846
bk0: 14a 51725i bk1: 10a 51747i bk2: 0a 51816i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51817i bk9: 0a 51817i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000308779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51789 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009263
n_activity=218 dram_eff=0.2202
bk0: 16a 51743i bk1: 8a 51788i bk2: 0a 51815i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51817i bk9: 0a 51817i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000250883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51789 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009263
n_activity=228 dram_eff=0.2105
bk0: 16a 51745i bk1: 8a 51786i bk2: 0a 51815i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51817i bk9: 0a 51817i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000482467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51817 n_nop=51791 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008491
n_activity=228 dram_eff=0.193
bk0: 14a 51751i bk1: 8a 51788i bk2: 0a 51815i bk3: 0a 51816i bk4: 0a 51816i bk5: 0a 51816i bk6: 0a 51816i bk7: 0a 51816i bk8: 0a 51816i bk9: 0a 51818i bk10: 0a 51818i bk11: 0a 51818i bk12: 0a 51818i bk13: 0a 51818i bk14: 0a 51818i bk15: 0a 51818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 261, Miss = 9, Miss_rate = 0.034, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 156, Miss = 6, Miss_rate = 0.038, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 183, Miss = 7, Miss_rate = 0.038, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 186, Miss = 8, Miss_rate = 0.043, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 154, Miss = 7, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 1951
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 293
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7813
icnt_total_pkts_simt_to_mem=2649
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08261
	minimum = 6
	maximum = 34
Network latency average = 8.59217
	minimum = 6
	maximum = 34
Slowest packet = 2759
Flit latency average = 7.42209
	minimum = 6
	maximum = 34
Slowest flit = 7626
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00233384
	minimum = 0.00175342 (at node 18)
	maximum = 0.00482192 (at node 15)
Accepted packet rate average = 0.00233384
	minimum = 0.00175342 (at node 18)
	maximum = 0.00482192 (at node 15)
Injected flit rate average = 0.00576966
	minimum = 0.0030137 (at node 2)
	maximum = 0.0166575 (at node 15)
Accepted flit rate average= 0.00576966
	minimum = 0.00306849 (at node 21)
	maximum = 0.00838356 (at node 10)
Injected packet length average = 2.47217
Accepted packet length average = 2.47217
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 27 sec (87 sec)
gpgpu_simulation_rate = 176991 (inst/sec)
gpgpu_simulation_rate = 451 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39257)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39257)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39257)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39257)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,0,0) tid=(13,13,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,5,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 39757  inst.: 15601534 (ipc=406.6) sim_rate=177290 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:00:18 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,0,0) tid=(13,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(3,2,0) tid=(13,5,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 40257  inst.: 15854406 (ipc=456.2) sim_rate=178139 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:00:19 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,3,0) tid=(9,6,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,0,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 40757  inst.: 16202278 (ipc=536.0) sim_rate=178047 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:00:21 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,0,0) tid=(13,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(6,1,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 41257  inst.: 16592294 (ipc=597.0) sim_rate=180351 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:00:22 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,1,0) tid=(10,12,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,3,0) tid=(5,8,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 41757  inst.: 16948698 (ipc=620.2) sim_rate=180305 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:00:24 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,0,0) tid=(14,14,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,3,0) tid=(5,15,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,0,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 42257  inst.: 17225682 (ipc=609.1) sim_rate=181322 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:00:25 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(2,1,0) tid=(5,8,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 42757  inst.: 17543297 (ipc=612.9) sim_rate=180858 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:00:27 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,0,0) tid=(2,15,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2,0,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 43257  inst.: 17859699 (ipc=615.4) sim_rate=180401 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:00:29 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,5,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 43757  inst.: 18181992 (ipc=618.6) sim_rate=181819 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 16:00:30 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(3,3,0) tid=(8,9,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 44257  inst.: 18402697 (ipc=600.9) sim_rate=182204 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:00:31 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,3,0) tid=(12,8,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,1,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 44757  inst.: 18692143 (ipc=598.9) sim_rate=181477 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:00:33 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,2,0) tid=(11,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 45257  inst.: 18927197 (ipc=588.2) sim_rate=181992 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 16:00:34 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(7,0,0) tid=(11,12,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,3,0) tid=(7,9,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 45757  inst.: 19163696 (ipc=579.3) sim_rate=182511 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:00:35 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 46257  inst.: 19382189 (ipc=569.1) sim_rate=181141 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:00:37 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,1,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 46757  inst.: 19619373 (ipc=562.8) sim_rate=181660 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:00:38 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,7,0) tid=(8,12,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 47257  inst.: 19888609 (ipc=561.3) sim_rate=182464 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:00:39 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(6,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8358,39257), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8359,39257)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8374,39257), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8375,39257)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8439,39257), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8440,39257)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8446,39257), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8447,39257)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,4,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8468,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8473,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8488,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8495,39257), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47757  inst.: 20152552 (ipc=559.3) sim_rate=181554 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:00:41 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8514,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8519,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8526,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8534,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8580,39257), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,6,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8690,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8718,39257), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 48257  inst.: 20414195 (ipc=557.3) sim_rate=180656 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 16:00:43 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1,5,0) tid=(6,9,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 48757  inst.: 20661038 (ipc=554.0) sim_rate=181237 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:00:44 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,1,0) tid=(5,8,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,4,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9971,39257), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49257  inst.: 20895219 (ipc=549.7) sim_rate=180131 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 16:00:46 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10005,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10019,39257), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10049,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10103,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10197,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10216,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10231,39257), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(3,4,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10284,39257), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10313,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10315,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10459,39257), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,6,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 49757  inst.: 21122282 (ipc=545.1) sim_rate=180532 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:00:47 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10520,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10674,39257), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10852,39257), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 50257  inst.: 21370049 (ipc=542.9) sim_rate=181102 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:00:48 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,7,0) tid=(4,13,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,5,0) tid=(10,4,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,6,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 50757  inst.: 21626577 (ipc=541.6) sim_rate=180221 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:00:50 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,5,0) tid=(10,11,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,7,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 51257  inst.: 21849354 (ipc=537.6) sim_rate=180573 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:00:51 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,4,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 51757  inst.: 22067860 (ipc=533.6) sim_rate=179413 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:00:53 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2,7,0) tid=(10,9,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,4,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12994,39257), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52257  inst.: 22264479 (ipc=528.2) sim_rate=179552 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:00:54 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13013,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13029,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13038,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13116,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13120,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13132,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13139,39257), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,6,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13314,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13381,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13444,39257), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52757  inst.: 22426983 (ipc=520.6) sim_rate=179415 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 16:00:55 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(4,6,0) tid=(12,6,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(5,6,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 53257  inst.: 22588824 (ipc=513.6) sim_rate=179276 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:00:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14008,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14067,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14161,39257), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14229,39257), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,6,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 53757  inst.: 22727544 (ipc=505.5) sim_rate=178957 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:00:57 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,7,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 54257  inst.: 22851053 (ipc=496.9) sim_rate=178523 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:00:58 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15015,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,7,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15147,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15201,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15227,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15237,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15257,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15442,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15472,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15479,39257), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 54757  inst.: 22927750 (ipc=485.8) sim_rate=177734 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:00:59 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15527,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15532,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15555,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15595,39257), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15694,39257), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16428,39257), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55757  inst.: 23002504 (ipc=460.9) sim_rate=176942 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:01:00 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,7,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18119,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18224,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18250,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 57757  inst.: 23097357 (ipc=416.2) sim_rate=176315 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:01:01 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18627,39257), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18628
gpu_sim_insn = 7699119
gpu_ipc =     413.3089
gpu_tot_sim_cycle = 57885
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     399.0215
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5878
gpu_stall_icnt2sh    = 7448
gpu_total_sim_rate=176315

========= Core RFC stats =========
	Total RFC Accesses     = 2144835
	Total RFC Misses       = 1452029
	Total RFC Read Misses  = 618110
	Total RFC Write Misses = 833919
	Total RFC Evictions    = 843891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7836
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 430, Miss = 88, Miss_rate = 0.205, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 90, Miss_rate = 0.201, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[2]: Access = 427, Miss = 88, Miss_rate = 0.206, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[3]: Access = 454, Miss = 90, Miss_rate = 0.198, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[4]: Access = 444, Miss = 90, Miss_rate = 0.203, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[5]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[6]: Access = 431, Miss = 89, Miss_rate = 0.206, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[7]: Access = 478, Miss = 93, Miss_rate = 0.195, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[8]: Access = 464, Miss = 93, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 454, Miss = 93, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[10]: Access = 476, Miss = 94, Miss_rate = 0.197, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[11]: Access = 474, Miss = 93, Miss_rate = 0.196, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[12]: Access = 420, Miss = 90, Miss_rate = 0.214, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[13]: Access = 429, Miss = 88, Miss_rate = 0.205, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 89, Miss_rate = 0.206, Pending_hits = 80, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1358
	L1D_total_cache_miss_rate = 0.2029
	L1D_total_cache_pending_hits = 1199
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552672
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7836
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1840, 2021, 2469, 2469, 2280, 2009, 1737, 1737, 2008, 2278, 2467, 2467, 2278, 2008, 1737, 1737, 2010, 2282, 2472, 2472, 2282, 2010, 1737, 1737, 2011, 2285, 2477, 2155, 2026, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1332
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146405	W0_Idle:86737	W0_Scoreboard:239198	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10656 {8:1332,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3608 {8:451,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181152 {136:1332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 61336 {136:451,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 241 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 57884 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1322 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1880 	411 	102 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	342 	691 	287 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7736      6000    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9006      5267    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5923      6434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4818      7849    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5074      8883    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5128      8139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76365 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007853
n_activity=372 dram_eff=0.1613
bk0: 18a 76282i bk1: 12a 76340i bk2: 0a 76403i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76404i bk9: 0a 76404i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000366468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76371 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007329
n_activity=287 dram_eff=0.1951
bk0: 16a 76334i bk1: 12a 76344i bk2: 0a 76402i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76404i bk9: 0a 76404i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76373 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006282
n_activity=260 dram_eff=0.1846
bk0: 14a 76313i bk1: 10a 76335i bk2: 0a 76404i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76405i bk9: 0a 76405i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00020941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76377 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006282
n_activity=218 dram_eff=0.2202
bk0: 16a 76331i bk1: 8a 76376i bk2: 0a 76403i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76405i bk9: 0a 76405i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000170146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76377 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006282
n_activity=228 dram_eff=0.2105
bk0: 16a 76333i bk1: 8a 76374i bk2: 0a 76403i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76405i bk9: 0a 76405i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76405 n_nop=76379 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005759
n_activity=228 dram_eff=0.193
bk0: 14a 76339i bk1: 8a 76376i bk2: 0a 76403i bk3: 0a 76404i bk4: 0a 76404i bk5: 0a 76404i bk6: 0a 76404i bk7: 0a 76404i bk8: 0a 76404i bk9: 0a 76406i bk10: 0a 76406i bk11: 0a 76406i bk12: 0a 76406i bk13: 0a 76406i bk14: 0a 76406i bk15: 0a 76406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 9, Miss_rate = 0.026, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 205, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 242, Miss = 7, Miss_rate = 0.029, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 200, Miss = 5, Miss_rate = 0.025, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 234, Miss = 8, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 190, Miss = 7, Miss_rate = 0.037, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 2515
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0302
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 383
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9677
icnt_total_pkts_simt_to_mem=3562
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.34131
	minimum = 6
	maximum = 44
Network latency average = 8.75532
	minimum = 6
	maximum = 34
Slowest packet = 3910
Flit latency average = 7.65322
	minimum = 6
	maximum = 34
Slowest flit = 10470
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224274
	minimum = 0.00171784 (at node 18)
	maximum = 0.00456302 (at node 15)
Accepted packet rate average = 0.00224274
	minimum = 0.00171784 (at node 18)
	maximum = 0.00456302 (at node 15)
Injected flit rate average = 0.00552136
	minimum = 0.00295254 (at node 6)
	maximum = 0.0155143 (at node 15)
Accepted flit rate average= 0.00552136
	minimum = 0.00300623 (at node 21)
	maximum = 0.0086429 (at node 8)
Injected packet length average = 2.46188
Accepted packet length average = 2.46188
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 176315 (inst/sec)
gpgpu_simulation_rate = 441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57885)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57885)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57885)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57885)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,2,0) tid=(12,8,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,1,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 58385  inst.: 23300493 (ipc=406.3) sim_rate=176518 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:01:02 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2,7,0) tid=(12,14,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(4,0,0) tid=(8,15,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,2,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 58885  inst.: 23552065 (ipc=454.7) sim_rate=177083 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:01:03 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,4,0) tid=(12,5,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(3,3,0) tid=(12,11,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,2,0) tid=(4,15,0)
GPGPU-Sim uArch: cycles simulated: 59385  inst.: 23899509 (ipc=534.8) sim_rate=178354 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 16:01:04 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(3,1,0) tid=(4,8,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,3,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 59885  inst.: 24292021 (ipc=597.3) sim_rate=178617 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 16:01:06 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(2,3,0) tid=(12,3,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(1,1,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 60385  inst.: 24653811 (ipc=622.6) sim_rate=178650 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:01:08 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,3,0) tid=(14,5,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(5,3,0) tid=(12,4,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(2,2,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 60885  inst.: 24925296 (ipc=609.3) sim_rate=179318 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:01:09 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,0,0) tid=(5,10,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,4,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 61385  inst.: 25245799 (ipc=613.8) sim_rate=179048 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:01:11 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,3,0) tid=(11,6,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 61885  inst.: 25558958 (ipc=615.4) sim_rate=178733 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:01:13 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(4,4,0) tid=(12,2,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(7,0,0) tid=(1,14,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,3,0) tid=(6,9,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,1,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 62385  inst.: 25884972 (ipc=619.5) sim_rate=179756 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 16:01:14 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(5,2,0) tid=(12,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,2,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 62885  inst.: 26100903 (ipc=600.7) sim_rate=180006 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:01:15 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 63385  inst.: 26394702 (ipc=599.5) sim_rate=179555 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 16:01:17 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(4,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 63885  inst.: 26628450 (ipc=588.5) sim_rate=179921 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:01:18 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,0,0) tid=(5,15,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(7,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 64385  inst.: 26865031 (ipc=579.6) sim_rate=180302 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:01:19 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,1,0) tid=(6,15,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(1,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 64885  inst.: 27090429 (ipc=570.4) sim_rate=180602 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:01:20 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(3,1,0) tid=(7,11,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 65385  inst.: 27318731 (ipc=562.8) sim_rate=179728 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 16:01:22 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,3,0) tid=(6,11,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,2,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 65885  inst.: 27587391 (ipc=561.3) sim_rate=180309 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:01:23 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,4,0) tid=(2,12,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(4,3,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8277,57885), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8278,57885)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8317,57885), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8318,57885)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8321,57885), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8322,57885)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8404,57885), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8405,57885)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8436,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8447,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8453,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8462,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8471,57885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66385  inst.: 27852127 (ipc=559.4) sim_rate=179691 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:01:25 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8504,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8513,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8542,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8542,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8581,57885), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(3,5,0) tid=(2,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8768,57885), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,7,0) tid=(2,11,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,5,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 66885  inst.: 28113199 (ipc=557.3) sim_rate=180212 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:01:26 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,3,0) tid=(8,8,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(7,2,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 67385  inst.: 28354318 (ipc=553.4) sim_rate=179457 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:01:28 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,2,0) tid=(11,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9975,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9993,57885), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,5,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 67885  inst.: 28597214 (ipc=550.0) sim_rate=179856 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:01:29 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10006,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10046,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10077,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10113,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10151,57885), 3 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,4,0) tid=(12,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10271,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10274,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10274,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10305,57885), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10326,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10339,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10339,57885), 3 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(7,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10490,57885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68385  inst.: 28814411 (ipc=544.5) sim_rate=178971 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:01:31 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,3,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 68885  inst.: 29078046 (ipc=543.7) sim_rate=179494 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:01:32 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 69385  inst.: 29328192 (ipc=541.8) sim_rate=178830 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:01:34 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(7,4,0) tid=(3,12,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(1,4,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 69885  inst.: 29568376 (ipc=539.3) sim_rate=179202 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:01:35 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,7,0) tid=(13,8,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(2,5,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 70385  inst.: 29773703 (ipc=534.1) sim_rate=179359 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:01:36 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,6,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12988,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12994,57885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70885  inst.: 29981256 (ipc=529.5) sim_rate=179528 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:01:37 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13088,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13092,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13104,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13113,57885), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,5,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13199,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13377,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13420,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13459,57885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 71385  inst.: 30133064 (ipc=521.2) sim_rate=179363 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 16:01:38 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,7,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13614,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13614,57885), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13691,57885), 1 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,7,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13948,57885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71885  inst.: 30294362 (ipc=514.1) sim_rate=178202 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:01:40 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14068,57885), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,7,0) tid=(12,10,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,6,0) tid=(14,6,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,7,0) tid=(12,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14991,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72885  inst.: 30553647 (ipc=497.1) sim_rate=178676 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:01:41 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15095,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15120,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15134,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15135,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15177,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15201,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15221,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15372,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15382,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15493,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 73385  inst.: 30624251 (ipc=485.6) sim_rate=178047 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:01:42 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15634,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16361,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16374,57885), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16418,57885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74385  inst.: 30705095 (ipc=461.1) sim_rate=177486 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:01:43 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18156,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18176,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18249,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18475,57885), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18476
gpu_sim_insn = 7699119
gpu_ipc =     416.7092
gpu_tot_sim_cycle = 76361
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     403.3011
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5879
gpu_stall_icnt2sh    = 7603
gpu_total_sim_rate=176991

========= Core RFC stats =========
	Total RFC Accesses     = 2858886
	Total RFC Misses       = 1935574
	Total RFC Read Misses  = 824177
	Total RFC Write Misses = 1111397
	Total RFC Evictions    = 1124614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8731
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 572, Miss = 104, Miss_rate = 0.182, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[1]: Access = 588, Miss = 107, Miss_rate = 0.182, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[2]: Access = 573, Miss = 103, Miss_rate = 0.180, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[3]: Access = 598, Miss = 106, Miss_rate = 0.177, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[4]: Access = 612, Miss = 107, Miss_rate = 0.175, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[5]: Access = 570, Miss = 106, Miss_rate = 0.186, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[6]: Access = 571, Miss = 106, Miss_rate = 0.186, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[7]: Access = 640, Miss = 111, Miss_rate = 0.173, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 606, Miss = 107, Miss_rate = 0.177, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[9]: Access = 620, Miss = 108, Miss_rate = 0.174, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[10]: Access = 619, Miss = 108, Miss_rate = 0.174, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[11]: Access = 644, Miss = 109, Miss_rate = 0.169, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[12]: Access = 562, Miss = 104, Miss_rate = 0.185, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 573, Miss = 103, Miss_rate = 0.180, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[14]: Access = 576, Miss = 105, Miss_rate = 0.182, Pending_hits = 84, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1594
	L1D_total_cache_miss_rate = 0.1786
	L1D_total_cache_pending_hits = 1267
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738613
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2340, 2521, 3294, 3294, 3042, 2680, 2316, 2316, 2677, 3037, 3289, 3289, 3037, 2677, 2316, 2316, 2679, 3041, 3294, 3294, 3041, 2679, 2316, 2316, 2680, 3044, 3299, 2977, 2785, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1560
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:190251	W0_Idle:103005	W0_Scoreboard:310576	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12480 {8:1560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4296 {8:537,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212160 {136:1560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73032 {136:537,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 223 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 76360 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1789 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2383 	458 	105 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	475 	786 	287 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8809      6797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10195      6040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6707      7401    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5470      9070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5676     10089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5838      9354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100753 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005953
n_activity=372 dram_eff=0.1613
bk0: 18a 100670i bk1: 12a 100728i bk2: 0a 100791i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100792i bk9: 0a 100792i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100759 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005556
n_activity=287 dram_eff=0.1951
bk0: 16a 100722i bk1: 12a 100732i bk2: 0a 100790i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100792i bk9: 0a 100792i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100761 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004762
n_activity=260 dram_eff=0.1846
bk0: 14a 100701i bk1: 10a 100723i bk2: 0a 100792i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100793i bk9: 0a 100793i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000158741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100765 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004762
n_activity=218 dram_eff=0.2202
bk0: 16a 100719i bk1: 8a 100764i bk2: 0a 100791i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100793i bk9: 0a 100793i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128977
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100765 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004762
n_activity=228 dram_eff=0.2105
bk0: 16a 100721i bk1: 8a 100762i bk2: 0a 100791i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100793i bk9: 0a 100793i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100793 n_nop=100767 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004365
n_activity=228 dram_eff=0.193
bk0: 14a 100727i bk1: 8a 100764i bk2: 0a 100791i bk3: 0a 100792i bk4: 0a 100792i bk5: 0a 100792i bk6: 0a 100792i bk7: 0a 100792i bk8: 0a 100792i bk9: 0a 100794i bk10: 0a 100794i bk11: 0a 100794i bk12: 0a 100794i bk13: 0a 100794i bk14: 0a 100794i bk15: 0a 100794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 9, Miss_rate = 0.021, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 253, Miss = 6, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 353, Miss = 8, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 298, Miss = 7, Miss_rate = 0.023, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 251, Miss = 5, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 282, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 224, Miss = 7, Miss_rate = 0.031, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 3068
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 469
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11486
icnt_total_pkts_simt_to_mem=4464
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24412
	minimum = 6
	maximum = 34
Network latency average = 8.65732
	minimum = 6
	maximum = 34
Slowest packet = 5037
Flit latency average = 7.47104
	minimum = 6
	maximum = 34
Slowest flit = 13246
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00221709
	minimum = 0.00173198 (at node 18)
	maximum = 0.00465469 (at node 15)
Accepted packet rate average = 0.00221709
	minimum = 0.00173198 (at node 18)
	maximum = 0.00465469 (at node 15)
Injected flit rate average = 0.00543448
	minimum = 0.00281446 (at node 8)
	maximum = 0.0159125 (at node 15)
Accepted flit rate average= 0.00543448
	minimum = 0.00303096 (at node 21)
	maximum = 0.00763152 (at node 7)
Injected packet length average = 2.45118
Accepted packet length average = 2.45118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 176991 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76361)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76361)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76361)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76361)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 76861  inst.: 30999228 (ipc=405.5) sim_rate=177138 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 16:01:45 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,6,0) tid=(11,11,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(4,1,0) tid=(3,10,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 77361  inst.: 31250640 (ipc=454.2) sim_rate=177560 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:01:46 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,0,0) tid=(9,14,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,5,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 77861  inst.: 31598844 (ipc=534.9) sim_rate=177521 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 16:01:48 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(7,0,0) tid=(15,2,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,0,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 78361  inst.: 31989596 (ipc=596.6) sim_rate=178712 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:01:49 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(2,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,1,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 78861  inst.: 32352409 (ipc=622.4) sim_rate=178742 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:01:51 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(6,2,0) tid=(7,15,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(5,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 79361  inst.: 32622925 (ipc=608.8) sim_rate=179246 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:01:52 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(6,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,4,0) tid=(15,8,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,0,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 79861  inst.: 32950014 (ipc=615.3) sim_rate=179076 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 16:01:54 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,0,0) tid=(8,11,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,2,0) tid=(12,3,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(4,2,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 80361  inst.: 33261643 (ipc=616.3) sim_rate=179792 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:01:55 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,4,0) tid=(12,12,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,1,0) tid=(13,11,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(1,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 80861  inst.: 33587092 (ipc=620.1) sim_rate=179610 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 16:01:57 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,5,0) tid=(13,2,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,5,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 81361  inst.: 33801258 (ipc=601.0) sim_rate=179793 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:01:58 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(7,2,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 81861  inst.: 34093571 (ipc=599.5) sim_rate=179439 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:02:00 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,2,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 82361  inst.: 34325949 (ipc=588.2) sim_rate=179717 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:02:01 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(6,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3,3,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 82861  inst.: 34562421 (ipc=579.4) sim_rate=180012 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 16:02:02 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 83361  inst.: 34787472 (ipc=570.1) sim_rate=180245 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:02:03 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,7,0) tid=(6,10,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(2,3,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 83861  inst.: 35020945 (ipc=563.3) sim_rate=179594 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 16:02:05 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,2,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 84361  inst.: 35290450 (ipc=561.7) sim_rate=180053 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:02:06 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,4,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8329,76361), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8330,76361)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,2,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8401,76361), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8402,76361)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8451,76361), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8452,76361)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8458,76361), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8459,76361)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8478,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8497,76361), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84861  inst.: 35560449 (ipc=560.5) sim_rate=180509 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:02:07 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8508,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8523,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8547,76361), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,3,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8613,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8615,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8621,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8676,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8684,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8706,76361), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,2,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 85361  inst.: 35804682 (ipc=556.5) sim_rate=179923 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 16:02:09 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,6,0) tid=(11,8,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,4,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 85861  inst.: 36059760 (ipc=554.0) sim_rate=179401 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:02:11 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,3,0) tid=(6,9,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,6,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 86361  inst.: 36294841 (ipc=549.8) sim_rate=179677 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 16:02:12 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10142,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10154,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10166,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10178,76361), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(1,4,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10217,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10218,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10238,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10278,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10284,76361), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10364,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10382,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10406,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10414,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10416,76361), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(3,5,0) tid=(0,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10447,76361), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 86861  inst.: 36512477 (ipc=544.4) sim_rate=179864 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:02:13 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,7,0) tid=(13,13,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(6,6,0) tid=(3,8,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 87361  inst.: 36765021 (ipc=542.6) sim_rate=179341 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:02:15 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,5,0) tid=(2,8,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,7,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 87861  inst.: 37030595 (ipc=542.1) sim_rate=179760 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 16:02:16 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,6,0) tid=(2,9,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 88361  inst.: 37246893 (ipc=537.5) sim_rate=179936 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:02:17 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,5,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 88861  inst.: 37475290 (ipc=534.3) sim_rate=179307 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:02:19 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(4,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,6,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 89361  inst.: 37658615 (ipc=527.9) sim_rate=179326 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:02:20 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13021,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13029,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13097,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13128,76361), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,3,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13207,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13276,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13366,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13383,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13418,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13451,76361), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(3,6,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 89861  inst.: 37836753 (ipc=521.5) sim_rate=179321 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 16:02:21 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13500,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13509,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13515,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13616,76361), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13660,76361), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,6,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 90361  inst.: 37981537 (ipc=513.2) sim_rate=179158 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:02:22 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,6,0) tid=(9,14,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,7,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 90861  inst.: 38133614 (ipc=506.0) sim_rate=179031 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:02:23 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(7,5,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14912,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91361  inst.: 38248398 (ipc=496.8) sim_rate=178730 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:02:24 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15048,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15055,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15058,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15123,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15152,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15200,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(3,6,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15504,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15508,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15514,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15610,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 92361  inst.: 38368606 (ipc=473.3) sim_rate=178458 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:02:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16065,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16129,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16376,76361), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16522,76361), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 94361  inst.: 38494191 (ipc=427.7) sim_rate=178213 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:02:26 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18158,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18254,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18281,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18284,76361), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18285
gpu_sim_insn = 7699119
gpu_ipc =     421.0620
gpu_tot_sim_cycle = 94646
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     406.7324
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5884
gpu_stall_icnt2sh    = 7764
gpu_total_sim_rate=178220

========= Core RFC stats =========
	Total RFC Accesses     = 3572885
	Total RFC Misses       = 2419039
	Total RFC Read Misses  = 1030222
	Total RFC Write Misses = 1388817
	Total RFC Evictions    = 1405285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9638
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 732, Miss = 121, Miss_rate = 0.165, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[1]: Access = 734, Miss = 122, Miss_rate = 0.166, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[2]: Access = 717, Miss = 119, Miss_rate = 0.166, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[3]: Access = 744, Miss = 123, Miss_rate = 0.165, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[4]: Access = 750, Miss = 123, Miss_rate = 0.164, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[5]: Access = 710, Miss = 121, Miss_rate = 0.170, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[6]: Access = 713, Miss = 119, Miss_rate = 0.167, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 782, Miss = 125, Miss_rate = 0.160, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[8]: Access = 772, Miss = 124, Miss_rate = 0.161, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[9]: Access = 787, Miss = 124, Miss_rate = 0.158, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[10]: Access = 765, Miss = 124, Miss_rate = 0.162, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[11]: Access = 786, Miss = 126, Miss_rate = 0.160, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[12]: Access = 706, Miss = 120, Miss_rate = 0.170, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[13]: Access = 717, Miss = 120, Miss_rate = 0.167, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[14]: Access = 740, Miss = 120, Miss_rate = 0.162, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1831
	L1D_total_cache_miss_rate = 0.1641
	L1D_total_cache_pending_hits = 1353
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1790
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924542
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9638
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3511, 3784, 4950, 4622, 4305, 3851, 3395, 2895, 3348, 3799, 4114, 4114, 3799, 3348, 2895, 2895, 3348, 3800, 4116, 4116, 3800, 3348, 2895, 2895, 3349, 3803, 4121, 3799, 3544, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1790
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234611	W0_Idle:119683	W0_Scoreboard:381598	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14320 {8:1790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5000 {8:625,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243440 {136:1790,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85000 {136:625,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 211 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 94645 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2258 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2873 	522 	108 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	610 	879 	289 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9882      7594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11492      6808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7457      8373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6103     10285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6282     11296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6547     10568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124888 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004803
n_activity=372 dram_eff=0.1613
bk0: 18a 124805i bk1: 12a 124863i bk2: 0a 124926i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124927i bk9: 0a 124927i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000224129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124894 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004483
n_activity=287 dram_eff=0.1951
bk0: 16a 124857i bk1: 12a 124867i bk2: 0a 124925i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124927i bk9: 0a 124927i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000200115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124896 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003842
n_activity=260 dram_eff=0.1846
bk0: 14a 124836i bk1: 10a 124858i bk2: 0a 124927i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124928i bk9: 0a 124928i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124900 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003842
n_activity=218 dram_eff=0.2202
bk0: 16a 124854i bk1: 8a 124899i bk2: 0a 124926i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124928i bk9: 0a 124928i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00010406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124900 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003842
n_activity=228 dram_eff=0.2105
bk0: 16a 124856i bk1: 8a 124897i bk2: 0a 124926i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124928i bk9: 0a 124928i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000200115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124928 n_nop=124902 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003522
n_activity=228 dram_eff=0.193
bk0: 14a 124862i bk1: 8a 124899i bk2: 0a 124926i bk3: 0a 124927i bk4: 0a 124927i bk5: 0a 124927i bk6: 0a 124927i bk7: 0a 124927i bk8: 0a 124927i bk9: 0a 124929i bk10: 0a 124929i bk11: 0a 124929i bk12: 0a 124929i bk13: 0a 124929i bk14: 0a 124929i bk15: 0a 124929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518, Miss = 9, Miss_rate = 0.017, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 301, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 420, Miss = 8, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 352, Miss = 7, Miss_rate = 0.020, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 304, Miss = 5, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 330, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 258, Miss = 7, Miss_rate = 0.027, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 3625
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0210
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 557
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13315
icnt_total_pkts_simt_to_mem=5370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5395
	minimum = 6
	maximum = 34
Network latency average = 8.89856
	minimum = 6
	maximum = 34
Slowest packet = 6140
Flit latency average = 7.84644
	minimum = 6
	maximum = 34
Slowest flit = 15954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225645
	minimum = 0.00175007 (at node 6)
	maximum = 0.00470331 (at node 15)
Accepted packet rate average = 0.00225645
	minimum = 0.00175007 (at node 6)
	maximum = 0.00470331 (at node 15)
Injected flit rate average = 0.00553986
	minimum = 0.00284386 (at node 7)
	maximum = 0.0160788 (at node 15)
Accepted flit rate average= 0.00553986
	minimum = 0.00306262 (at node 21)
	maximum = 0.00754717 (at node 0)
Injected packet length average = 2.45512
Accepted packet length average = 2.45512
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 36 sec (216 sec)
gpgpu_simulation_rate = 178220 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94646)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94646)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94646)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94646)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(6,5,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 95146  inst.: 38698603 (ipc=406.0) sim_rate=178334 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:02:27 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(4,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(4,4,0) tid=(6,9,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,2,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 95646  inst.: 38950055 (ipc=454.5) sim_rate=178669 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 16:02:28 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,3,0) tid=(14,3,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(1,5,0) tid=(14,13,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,5,0) tid=(10,1,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 96146  inst.: 39300019 (ipc=536.3) sim_rate=178636 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:02:30 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(4,0,0) tid=(14,7,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,1,0) tid=(6,14,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,3,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 96646  inst.: 39689463 (ipc=596.9) sim_rate=178781 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:02:32 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(3,1,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 97146  inst.: 40049178 (ipc=621.4) sim_rate=178790 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:02:34 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(4,1,0) tid=(12,14,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(5,1,0) tid=(12,8,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(2,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 97646  inst.: 40324973 (ipc=609.8) sim_rate=179222 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:02:35 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(6,3,0) tid=(2,12,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,3,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 98146  inst.: 40646582 (ipc=614.6) sim_rate=179059 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:02:37 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(3,0,0) tid=(8,15,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(3,5,0) tid=(6,12,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(3,2,0) tid=(8,9,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 98646  inst.: 40954832 (ipc=614.8) sim_rate=179626 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:02:38 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(7,1,0) tid=(13,3,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(5,1,0) tid=(10,5,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,2,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 99146  inst.: 41279392 (ipc=618.6) sim_rate=179475 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:02:40 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,1,0) tid=(6,13,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(3,1,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 99646  inst.: 41498210 (ipc=600.5) sim_rate=179645 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:02:41 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,4,0) tid=(6,10,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 100146  inst.: 41788860 (ipc=598.8) sim_rate=179351 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:02:43 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,3,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 100646  inst.: 42020580 (ipc=587.5) sim_rate=179575 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:02:44 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(6,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 101146  inst.: 42261614 (ipc=579.4) sim_rate=179836 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:02:45 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 101646  inst.: 42484891 (ipc=569.9) sim_rate=180020 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:02:46 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(3,0,0) tid=(2,9,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 102146  inst.: 42724282 (ipc=563.8) sim_rate=179513 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 16:02:48 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(5,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(6,0,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 102646  inst.: 42984634 (ipc=561.1) sim_rate=179852 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:02:49 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,2,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8258,94646), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8259,94646)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8444,94646), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8445,94646)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8453,94646), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8454,94646)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8486,94646), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8487,94646)
GPGPU-Sim uArch: cycles simulated: 103146  inst.: 43254675 (ipc=559.9) sim_rate=179479 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:02:51 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8500,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8505,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8522,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8539,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8543,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8543,94646), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(1,5,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8559,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8568,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8575,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8628,94646), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,7,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8794,94646), 3 CTAs running
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(7,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 103646  inst.: 43510430 (ipc=557.2) sim_rate=179795 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:02:52 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(4,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,7,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 104146  inst.: 43763053 (ipc=554.5) sim_rate=179356 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:02:54 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(2,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,4,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 104646  inst.: 43990261 (ipc=549.5) sim_rate=179552 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 16:02:55 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10011,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10015,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10018,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10075,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10114,94646), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10258,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10263,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10272,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10306,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10323,94646), 3 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,4,0) tid=(6,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10431,94646), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10437,94646), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 105146  inst.: 44209806 (ipc=544.2) sim_rate=178987 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:02:57 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10543,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10554,94646), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,4,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10740,94646), 3 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(2,7,0) tid=(12,4,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 105646  inst.: 44464383 (ipc=542.6) sim_rate=179291 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:02:58 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(6,4,0) tid=(9,14,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(4,6,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 106146  inst.: 44718675 (ipc=541.1) sim_rate=179593 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:02:59 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,4,0) tid=(9,13,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,7,0) tid=(0,14,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,6,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 106646  inst.: 44945251 (ipc=537.5) sim_rate=179064 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:03:01 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,5,0) tid=(3,13,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 107146  inst.: 45163656 (ipc=533.4) sim_rate=179220 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:03:02 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(2,4,0) tid=(11,1,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,6,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 107646  inst.: 45355028 (ipc=527.6) sim_rate=179268 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:03:03 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13023,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13026,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13030,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13064,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13066,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13088,94646), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,6,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13268,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13302,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13374,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13389,94646), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13400,94646), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,7,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13476,94646), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 108146  inst.: 45523091 (ipc=520.6) sim_rate=179224 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:03:04 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13542,94646), 1 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,6,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 108646  inst.: 45678045 (ipc=513.0) sim_rate=178429 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:03:06 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14012,94646), 2 CTAs running
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,7,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14179,94646), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,6,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 109146  inst.: 45827512 (ipc=505.6) sim_rate=178317 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:03:07 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 109646  inst.: 45948423 (ipc=496.9) sim_rate=178094 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:03:08 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15029,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15110,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15145,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15149,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15152,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15164,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15253,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,6,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15425,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15473,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15490,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15525,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15818,94646), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110646  inst.: 46066796 (ipc=473.2) sim_rate=177864 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:03:09 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16135,94646), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(6,7,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16428,94646), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16560,94646), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 112146  inst.: 46169946 (ipc=438.5) sim_rate=177576 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 16:03:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18047,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18194,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18207,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(6,7,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18559,94646), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18560
gpu_sim_insn = 7699119
gpu_ipc =     414.8232
gpu_tot_sim_cycle = 113206
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     408.0589
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5885
gpu_stall_icnt2sh    = 8005
gpu_total_sim_rate=177671

========= Core RFC stats =========
	Total RFC Accesses     = 4286925
	Total RFC Misses       = 2902491
	Total RFC Read Misses  = 1236214
	Total RFC Write Misses = 1666277
	Total RFC Evictions    = 1685997

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10548
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[1]: Access = 876, Miss = 140, Miss_rate = 0.160, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[2]: Access = 884, Miss = 135, Miss_rate = 0.153, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[3]: Access = 890, Miss = 139, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 892, Miss = 137, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 854, Miss = 134, Miss_rate = 0.157, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[6]: Access = 857, Miss = 134, Miss_rate = 0.156, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 140, Miss_rate = 0.148, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 912, Miss = 141, Miss_rate = 0.155, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[9]: Access = 955, Miss = 141, Miss_rate = 0.148, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 909, Miss = 139, Miss_rate = 0.153, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 932, Miss = 143, Miss_rate = 0.153, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[12]: Access = 844, Miss = 136, Miss_rate = 0.161, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 857, Miss = 136, Miss_rate = 0.159, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 882, Miss = 137, Miss_rate = 0.155, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2072
	L1D_total_cache_miss_rate = 0.1548
	L1D_total_cache_pending_hits = 1419
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110468
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10548
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4158, 4851, 5305, 6597, 5947, 5567, 5022, 4474, 3474, 4017, 4558, 4936, 4936, 4558, 4017, 3474, 3474, 4017, 4559, 4938, 4938, 4559, 4017, 3474, 3474, 4018, 4562, 4943, 4299, 4044, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2022
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278633	W0_Idle:136186	W0_Scoreboard:453655	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16176 {8:2022,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5712 {8:714,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274992 {136:2022,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97104 {136:714,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 202 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 113205 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2729 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3358 	592 	113 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	732 	985 	293 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10994      8390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12765      7584    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8227      9340    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6758     11503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6888     12533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7252     11782    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149386 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004015
n_activity=372 dram_eff=0.1613
bk0: 18a 149303i bk1: 12a 149361i bk2: 0a 149424i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149425i bk9: 0a 149425i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000187384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149392 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003748
n_activity=287 dram_eff=0.1951
bk0: 16a 149355i bk1: 12a 149365i bk2: 0a 149423i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149425i bk9: 0a 149425i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000167307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149394 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003212
n_activity=260 dram_eff=0.1846
bk0: 14a 149334i bk1: 10a 149356i bk2: 0a 149425i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149426i bk9: 0a 149426i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149398 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003212
n_activity=218 dram_eff=0.2202
bk0: 16a 149352i bk1: 8a 149397i bk2: 0a 149424i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149426i bk9: 0a 149426i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.69996e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149398 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003212
n_activity=228 dram_eff=0.2105
bk0: 16a 149354i bk1: 8a 149395i bk2: 0a 149424i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149426i bk9: 0a 149426i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000167307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149426 n_nop=149400 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002945
n_activity=228 dram_eff=0.193
bk0: 14a 149360i bk1: 8a 149397i bk2: 0a 149424i bk3: 0a 149425i bk4: 0a 149425i bk5: 0a 149425i bk6: 0a 149425i bk7: 0a 149425i bk8: 0a 149425i bk9: 0a 149427i bk10: 0a 149427i bk11: 0a 149427i bk12: 0a 149427i bk13: 0a 149427i bk14: 0a 149427i bk15: 0a 149427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 603, Miss = 9, Miss_rate = 0.015, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 350, Miss = 6, Miss_rate = 0.017, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 488, Miss = 8, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 408, Miss = 7, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 379, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 4185
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 646
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15159
icnt_total_pkts_simt_to_mem=6279
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79196
	minimum = 6
	maximum = 36
Network latency average = 9.08304
	minimum = 6
	maximum = 34
Slowest packet = 7250
Flit latency average = 8.06647
	minimum = 6
	maximum = 34
Slowest flit = 18685
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223499
	minimum = 0.00172414 (at node 18)
	maximum = 0.00457974 (at node 15)
Accepted packet rate average = 0.00223499
	minimum = 0.00172414 (at node 18)
	maximum = 0.00457974 (at node 15)
Injected flit rate average = 0.00549369
	minimum = 0.00296336 (at node 10)
	maximum = 0.0155711 (at node 15)
Accepted flit rate average= 0.00549369
	minimum = 0.00301724 (at node 21)
	maximum = 0.00797414 (at node 9)
Injected packet length average = 2.45804
Accepted packet length average = 2.45804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 20 sec (260 sec)
gpgpu_simulation_rate = 177671 (inst/sec)
gpgpu_simulation_rate = 435 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113206)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113206)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113206)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113206)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,5,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 113706  inst.: 46397658 (ipc=405.9) sim_rate=177768 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:03:11 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(7,3,0) tid=(9,1,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(7,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 114206  inst.: 46646934 (ipc=452.2) sim_rate=178041 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:03:12 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(5,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,3,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 114706  inst.: 46958294 (ipc=509.1) sim_rate=177872 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 16:03:14 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(4,1,0) tid=(9,6,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(7,1,0) tid=(9,10,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 115206  inst.: 47334386 (ipc=569.8) sim_rate=177948 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:03:16 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,0,0) tid=(12,5,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 115706  inst.: 47697549 (ipc=601.1) sim_rate=178642 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 16:03:17 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,3,0) tid=(1,11,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(7,0,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 116206  inst.: 48002016 (ipc=602.4) sim_rate=178446 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 16:03:19 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,0,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 116706  inst.: 48321328 (ipc=607.6) sim_rate=178967 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 16:03:20 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(6,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,0,0) tid=(3,9,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 117206  inst.: 48611247 (ipc=604.1) sim_rate=178717 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 16:03:22 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(5,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,4,0) tid=(6,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4193,113206), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4194,113206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4251,113206), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(4252,113206)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4291,113206), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4292,113206)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4320,113206), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(4321,113206)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(3,0,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4457,113206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117706  inst.: 48920907 (ipc=605.8) sim_rate=178543 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:03:24 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(2,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(3,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(2,0,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 118206  inst.: 49182021 (ipc=597.5) sim_rate=178843 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 16:03:25 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(4,2,0) tid=(2,11,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5323,113206), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(4,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5428,113206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118706  inst.: 49499480 (ipc=600.9) sim_rate=178698 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 16:03:27 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5521,113206), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(1,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(2,1,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5848,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5864,113206), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(1,2,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5901,113206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119206  inst.: 49770293 (ipc=595.9) sim_rate=179029 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 16:03:28 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(2,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6118,113206), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,7,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6370,113206), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,7,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6412,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6427,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6430,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6473,113206), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119706  inst.: 50081216 (ipc=597.9) sim_rate=178861 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 16:03:30 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6518,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6520,113206), 2 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,6,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6585,113206), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(7,4,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6823,113206), 3 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(2,2,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6904,113206), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120206  inst.: 50367923 (ipc=596.2) sim_rate=179245 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 16:03:31 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7029,113206), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,2,0) tid=(9,11,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(3,7,0) tid=(10,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7266,113206), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7308,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7316,113206), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(2,4,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 120706  inst.: 50662209 (ipc=595.7) sim_rate=179018 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:03:33 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7570,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7598,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7638,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7641,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7659,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7689,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7749,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7755,113206), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7772,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7788,113206), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7911,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,6,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 121206  inst.: 50904460 (ipc=588.7) sim_rate=179241 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 16:03:34 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8123,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8142,113206), 2 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(7,7,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8172,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8230,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8252,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8290,113206), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(0,6,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8358,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8369,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8406,113206), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8421,113206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121706  inst.: 51147564 (ipc=582.7) sim_rate=179465 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 16:03:35 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8531,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8558,113206), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(4,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(6,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8830,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8999,113206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 122206  inst.: 51338388 (ipc=571.5) sim_rate=179504 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 16:03:36 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(7,5,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9100,113206), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,6,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9431,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9440,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9473,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9480,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122706  inst.: 51497472 (ipc=558.2) sim_rate=179433 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 16:03:37 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9520,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9550,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9620,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9627,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9638,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9656,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 123206  inst.: 51543500 (ipc=534.9) sim_rate=178970 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 16:03:38 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10178,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10354,113206), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 13.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10355
gpu_sim_insn = 5361506
gpu_ipc =     517.7698
gpu_tot_sim_cycle = 123561
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     417.2532
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5886
gpu_stall_icnt2sh    = 8087
gpu_total_sim_rate=179014

========= Core RFC stats =========
	Total RFC Accesses     = 4709498
	Total RFC Misses       = 3192400
	Total RFC Read Misses  = 1360908
	Total RFC Write Misses = 1831492
	Total RFC Evictions    = 1853412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11431
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[1]: Access = 918, Miss = 149, Miss_rate = 0.162, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[2]: Access = 964, Miss = 151, Miss_rate = 0.157, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[3]: Access = 975, Miss = 154, Miss_rate = 0.158, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 976, Miss = 154, Miss_rate = 0.158, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 923, Miss = 149, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[6]: Access = 881, Miss = 140, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 140, Miss_rate = 0.148, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 940, Miss = 147, Miss_rate = 0.156, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1030, Miss = 156, Miss_rate = 0.151, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 994, Miss = 156, Miss_rate = 0.157, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1012, Miss = 158, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[12]: Access = 918, Miss = 150, Miss_rate = 0.163, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 901, Miss = 145, Miss_rate = 0.161, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 890, Miss = 140, Miss_rate = 0.157, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1421
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223750
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11431
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4882, 5575, 6029, 7336, 6686, 6306, 5761, 5213, 3851, 4394, 4935, 5313, 5313, 4935, 4394, 3851, 3851, 4394, 4921, 5300, 5300, 4921, 4379, 3836, 3836, 4380, 4924, 5305, 4661, 4406, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307657	W0_Idle:146448	W0_Scoreboard:484916	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6320 {8:790,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107440 {136:790,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 199 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 120994 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3002 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3624 	668 	120 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	811 	1049 	297 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11522      8911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13537      8056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8670      9939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7128     12281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7259     13242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7659     12526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163054 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003679
n_activity=372 dram_eff=0.1613
bk0: 18a 162971i bk1: 12a 163029i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163093i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00017168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163060 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003434
n_activity=287 dram_eff=0.1951
bk0: 16a 163023i bk1: 12a 163033i bk2: 0a 163091i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163093i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163062 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=260 dram_eff=0.1846
bk0: 14a 163002i bk1: 10a 163024i bk2: 0a 163093i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.81029e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163066 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=218 dram_eff=0.2202
bk0: 16a 163020i bk1: 8a 163065i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.97086e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163066 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=228 dram_eff=0.2105
bk0: 16a 163022i bk1: 8a 163063i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153286
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163068 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002698
n_activity=228 dram_eff=0.193
bk0: 14a 163028i bk1: 8a 163065i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163095i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 652, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 385, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 529, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 444, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 391, Miss = 5, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 414, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 311, Miss = 7, Miss_rate = 0.023, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 4534
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 722
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16400
icnt_total_pkts_simt_to_mem=6904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6519
	minimum = 6
	maximum = 43
Network latency average = 9.71203
	minimum = 6
	maximum = 34
Slowest packet = 8379
Flit latency average = 8.66024
	minimum = 6
	maximum = 34
Slowest flit = 21447
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00249656
	minimum = 0.000289715 (at node 0)
	maximum = 0.00473201 (at node 15)
Accepted packet rate average = 0.00249656
	minimum = 0.000289715 (at node 0)
	maximum = 0.00473201 (at node 15)
Injected flit rate average = 0.00667418
	minimum = 0.000289715 (at node 0)
	maximum = 0.0167069 (at node 15)
Accepted flit rate average= 0.00667418
	minimum = 0.00144858 (at node 0)
	maximum = 0.0116852 (at node 2)
Injected packet length average = 2.67335
Accepted packet length average = 2.67335
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 48 sec (288 sec)
gpgpu_simulation_rate = 179014 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
timer: 747897980112
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123561
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     417.2532
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5886
gpu_stall_icnt2sh    = 8087
gpu_total_sim_rate=179014

========= Core RFC stats =========
	Total RFC Accesses     = 4709498
	Total RFC Misses       = 3192400
	Total RFC Read Misses  = 1360908
	Total RFC Write Misses = 1831492
	Total RFC Evictions    = 1853412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11431
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 898, Miss = 140, Miss_rate = 0.156, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[1]: Access = 918, Miss = 149, Miss_rate = 0.162, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[2]: Access = 964, Miss = 151, Miss_rate = 0.157, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[3]: Access = 975, Miss = 154, Miss_rate = 0.158, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 976, Miss = 154, Miss_rate = 0.158, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[5]: Access = 923, Miss = 149, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[6]: Access = 881, Miss = 140, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 140, Miss_rate = 0.148, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 940, Miss = 147, Miss_rate = 0.156, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1030, Miss = 156, Miss_rate = 0.151, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 994, Miss = 156, Miss_rate = 0.157, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1012, Miss = 158, Miss_rate = 0.156, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[12]: Access = 918, Miss = 150, Miss_rate = 0.163, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 901, Miss = 145, Miss_rate = 0.161, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 890, Miss = 140, Miss_rate = 0.157, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1421
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223750
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11431
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4882, 5575, 6029, 7336, 6686, 6306, 5761, 5213, 3851, 4394, 4935, 5313, 5313, 4935, 4394, 3851, 3851, 4394, 4921, 5300, 5300, 4921, 4379, 3836, 3836, 4380, 4924, 5305, 4661, 4406, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2169
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307657	W0_Idle:146448	W0_Scoreboard:484916	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17352 {8:2169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6320 {8:790,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294984 {136:2169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107440 {136:790,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 670 
averagemflatency = 199 
max_icnt2mem_latency = 428 
max_icnt2sh_latency = 120994 
mrq_lat_table:65 	5 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3002 	622 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3624 	668 	120 	44 	57 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	811 	1049 	297 	27 	0 	0 	0 	0 	0 	0 	167 	192 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1339      4669         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297      7087         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3493         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4306         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5588         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11522      8911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13537      8056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8670      9939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7128     12281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7259     13242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7659     12526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        611       537         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        670       501         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        606       532         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        479       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       556         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        575       421         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163054 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003679
n_activity=372 dram_eff=0.1613
bk0: 18a 162971i bk1: 12a 163029i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163093i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00017168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163060 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003434
n_activity=287 dram_eff=0.1951
bk0: 16a 163023i bk1: 12a 163033i bk2: 0a 163091i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163093i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163062 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=260 dram_eff=0.1846
bk0: 14a 163002i bk1: 10a 163024i bk2: 0a 163093i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.81029e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163066 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=218 dram_eff=0.2202
bk0: 16a 163020i bk1: 8a 163065i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.97086e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163066 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002943
n_activity=228 dram_eff=0.2105
bk0: 16a 163022i bk1: 8a 163063i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163094i bk9: 0a 163094i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153286
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163094 n_nop=163068 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002698
n_activity=228 dram_eff=0.193
bk0: 14a 163028i bk1: 8a 163065i bk2: 0a 163092i bk3: 0a 163093i bk4: 0a 163093i bk5: 0a 163093i bk6: 0a 163093i bk7: 0a 163093i bk8: 0a 163093i bk9: 0a 163095i bk10: 0a 163095i bk11: 0a 163095i bk12: 0a 163095i bk13: 0a 163095i bk14: 0a 163095i bk15: 0a 163095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 652, Miss = 9, Miss_rate = 0.014, Pending_hits = 25, Reservation_fails = 729
L2_cache_bank[1]: Access = 385, Miss = 6, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 531
L2_cache_bank[2]: Access = 529, Miss = 8, Miss_rate = 0.015, Pending_hits = 21, Reservation_fails = 442
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[4]: Access = 444, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 661
L2_cache_bank[5]: Access = 391, Miss = 5, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 316
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 450
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 365
L2_cache_bank[8]: Access = 414, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 608
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 330
L2_cache_bank[10]: Access = 311, Miss = 7, Miss_rate = 0.023, Pending_hits = 17, Reservation_fails = 412
L2_cache_bank[11]: Access = 267, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 406
L2_total_cache_accesses = 4534
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 5699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 722
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1730
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16400
icnt_total_pkts_simt_to_mem=6904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
