{"Source Block": ["hdl/library/common/up_adc_common.v@160:170@HdlIdDef", "  reg             up_core_preset = 'd0;\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_adc_common.v@159:169", "\n  reg             up_core_preset = 'd0;\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n"], ["hdl/library/common/up_dac_common.v@152:162", "  reg             up_core_preset = 'd0;\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n"], ["hdl/library/common/up_adc_common.v@163:173", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n"], ["hdl/library/common/up_adc_common.v@158:168", "  // internal registers\n\n  reg             up_core_preset = 'd0;\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n"], ["hdl/library/common/up_clkgen.v@111:121", "\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n"], ["hdl/library/common/up_dac_common.v@151:161", "\n  reg             up_core_preset = 'd0;\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n"], ["hdl/library/common/up_adc_common.v@161:171", "  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n"], ["hdl/library/common/up_adc_common.v@162:172", "  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_adc_r1_mode = 'd0;\n  reg             up_adc_ddr_edgesel = 'd0;\n  reg             up_adc_pin_mode = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[165, "  reg             up_adc_sync = 'd0;\n"]]}}