\hypertarget{structTc}{}\section{Tc Struct Reference}
\label{structTc}\index{Tc@{Tc}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structTc_a2c949f9914bdf329bda2a6a34f839886}\label{structTc_a2c949f9914bdf329bda2a6a34f839886}} 
\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} \mbox{\hyperlink{structTc_a2c949f9914bdf329bda2a6a34f839886}{T\+C\+\_\+\+C\+H\+A\+N\+N\+EL}} \mbox{[}\mbox{\hyperlink{group__SAMV71__TC_gade643c68c03a7a68a7a0795255b7873b}{T\+C\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+U\+M\+B\+ER}}\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x0) channel = 0 .. 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_add680abf1976e4aa74e780a8afabdc98}\label{structTc_add680abf1976e4aa74e780a8afabdc98}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTc_add680abf1976e4aa74e780a8afabdc98}{T\+C\+\_\+\+B\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+C0) Block Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a7698401b4a2eac1d1f446beeafe055f2}\label{structTc_a7698401b4a2eac1d1f446beeafe055f2}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTc_a7698401b4a2eac1d1f446beeafe055f2}{T\+C\+\_\+\+B\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+C4) Block Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_adf1c2a721c6df49b1adec48465ba72bd}\label{structTc_adf1c2a721c6df49b1adec48465ba72bd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTc_adf1c2a721c6df49b1adec48465ba72bd}{T\+C\+\_\+\+Q\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+C8) Q\+D\+EC Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a4d94aeb6db2d212dc5b8b041d033e23d}\label{structTc_a4d94aeb6db2d212dc5b8b041d033e23d}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTc_a4d94aeb6db2d212dc5b8b041d033e23d}{T\+C\+\_\+\+Q\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+CC) Q\+D\+EC Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a816446778b9add8aa4ade9dbc7bba5e5}\label{structTc_a816446778b9add8aa4ade9dbc7bba5e5}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTc_a816446778b9add8aa4ade9dbc7bba5e5}{T\+C\+\_\+\+Q\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+D0) Q\+D\+EC Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_afab8e80012810a89f37cea6bb565ecee}\label{structTc_afab8e80012810a89f37cea6bb565ecee}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTc_afab8e80012810a89f37cea6bb565ecee}{T\+C\+\_\+\+Q\+I\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+D4) Q\+D\+EC Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a1948e26cff45c67052d07b1a9b679356}\label{structTc_a1948e26cff45c67052d07b1a9b679356}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTc_a1948e26cff45c67052d07b1a9b679356}{T\+C\+\_\+\+F\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+D8) Fault Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a83561fc9b1d44c1d21ccaf750019fddc}\label{structTc_a83561fc9b1d44c1d21ccaf750019fddc}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structTc_aae1f7f0f396426804c11a9ff19f253ef}\label{structTc_aae1f7f0f396426804c11a9ff19f253ef}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTc_aae1f7f0f396426804c11a9ff19f253ef}{T\+C\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTc_a6a6acfe33e14a7d0b269388db27185fc}\label{structTc_a6a6acfe33e14a7d0b269388db27185fc}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structTc_ad1260b668d8c960e0155124fe0f2290d}\label{structTc_ad1260b668d8c960e0155124fe0f2290d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTc_ad1260b668d8c960e0155124fe0f2290d}{T\+C\+\_\+\+V\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTc}{Tc}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+tc.\+h\end{DoxyCompactItemize}
