<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.958-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.519-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.489-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.334-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARREGION' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.329-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARQOS' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.315-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARPROT' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.306-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARCACHE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.293-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARLOCK' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.281-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARBURST' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.266-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARSIZE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.258-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARLEN' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.249-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.244-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARADDR' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.227-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2/m_axi_gmem1_ARVALID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.219-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.208-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.037-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:09.020-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_BREADY' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.999-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.986-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWREGION' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.981-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWQOS' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.977-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWPROT' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.966-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWCACHE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.950-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWLOCK' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.942-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWBURST' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-06-17T07:02:08.938-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
