// Generated by CIRCT 42e53322a
module bsg_buf_ctrl_width_p33(	// /tmp/tmp.TxmM3GDGW0/12864_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_ctrl_width_p33.cleaned.mlir:2:3
  input         i,	// /tmp/tmp.TxmM3GDGW0/12864_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_ctrl_width_p33.cleaned.mlir:2:40
  output [32:0] o	// /tmp/tmp.TxmM3GDGW0/12864_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_ctrl_width_p33.cleaned.mlir:2:53
);

  assign o = {33{i}};	// /tmp/tmp.TxmM3GDGW0/12864_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_ctrl_width_p33.cleaned.mlir:3:10, :4:5
endmodule

