<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 250</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:12px;font-family:Times;color:#0860a8;}
	.ft09{font-size:11px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft013{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft014{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page250-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a250.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-14&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® STREAMING&#160;SIMD&#160;EXTENSIONS&#160;(INTEL® SSE)</p>
<p style="position:absolute;top:324px;left:68px;white-space:nowrap" class="ft02">10.4.6.4 &#160;&#160;SFENCE&#160;Instruction</p>
<p style="position:absolute;top:352px;left:68px;white-space:nowrap" class="ft010">The SFENCE&#160;(Store&#160;Fence) instruction controls write&#160;ordering&#160;by&#160;creating a&#160;fence for memory&#160;store operations.&#160;This&#160;<br/>instruction&#160;guarantees&#160;that the&#160;result of every store instruction&#160;that&#160;precedes&#160;the store&#160;fence&#160;in program order is&#160;<br/>globally visible before&#160;any store instruction that follows the&#160;fence. The SFENCE&#160;instruction&#160;provides&#160;an efficient way&#160;<br/>of ensuring ordering between procedures&#160;that&#160;produce&#160;weakly-ordered data and&#160;procedures that&#160;consume&#160;that&#160;<br/>data.</p>
<p style="position:absolute;top:474px;left:68px;white-space:nowrap" class="ft04">10.5&#160;</p>
<p style="position:absolute;top:474px;left:147px;white-space:nowrap" class="ft04">FXSAVE&#160;AND FXRSTOR INSTRUCTIONS</p>
<p style="position:absolute;top:510px;left:68px;white-space:nowrap" class="ft010">The FXSAVE&#160;and FXRSTOR&#160;instructions&#160;were introduced into the&#160;IA-32&#160;architecture in&#160;the Pentium II&#160;processor&#160;<br/>family (prior&#160;to the introduction of&#160;the SSE extensions).&#160;The original versions of these instructions performed a fast&#160;<br/>save&#160;and restore,&#160;respectively,&#160;of the x87 execution&#160;environment (<b>x87 state</b>). (By&#160;saving the state of the x87 FPU&#160;<br/>data registers, the&#160;FXSAVE and&#160;FXRSTOR instructions implicitly save&#160;and&#160;restore&#160;the state&#160;of the&#160;MMX registers.)&#160;<br/>The SSE&#160;extensions&#160;expanded&#160;the scope of these instructions&#160;to save&#160;and&#160;restore&#160;the&#160;states&#160;of the&#160;XMM registers&#160;<br/>and the&#160;MXCSR&#160;register&#160;(<b>SSE&#160;state</b>),&#160;along with x87&#160;state.&#160;<br/>The FXSAVE&#160;and FXRSTOR&#160;instructions&#160;can be used&#160;in&#160;place&#160;of&#160;the FSAVE/FNSAVE and FRSTOR&#160;instructions;&#160;<br/>however,&#160;the operation of the&#160;FXSAVE and&#160;FXRSTOR&#160;instructions are&#160;not identical to&#160;the operation of&#160;<br/>FSAVE/FNSAVE and&#160;FRSTOR.</p>
<p style="position:absolute;top:691px;left:432px;white-space:nowrap" class="ft02">NOTE</p>
<p style="position:absolute;top:717px;left:120px;white-space:nowrap" class="ft010">The&#160;FXSAVE and FXRSTOR&#160;instructions&#160;are not&#160;considered&#160;part of the SSE instruction&#160;group.&#160;They&#160;<br/>have&#160;a separate CPUID&#160;feature bit to indicate&#160;whether&#160;they are&#160;present&#160;(if&#160;<br/>CPUID.01H:EDX.FXSR[bit&#160;24]&#160;=&#160;1).&#160;</p>
<p style="position:absolute;top:783px;left:120px;white-space:nowrap" class="ft03">The CPUID feature bit for&#160;SSE extensions does&#160;not indicate the presence of FXSAVE&#160;and FXRSTOR.</p>
<p style="position:absolute;top:807px;left:68px;white-space:nowrap" class="ft010">The&#160;FXSAVE and FXRSTOR&#160;instructions&#160;organize x87&#160;state and SSE state in a&#160;region of memory called the&#160;<b>FXSAVE&#160;<br/>area</b><a href="o_7281d5ea06a5b67a-250.html">. Section 10.5.1 provid</a>es&#160;details of the&#160;FXSAVE&#160;area&#160;and&#160;its format.&#160;<a href="o_7281d5ea06a5b67a-252.html">Section&#160;10.5.2 descri</a>bes operation of&#160;<br/>FXSAVE,&#160;<a href="o_7281d5ea06a5b67a-253.html">and Section 10.5.3</a>&#160;describes&#160;the operation&#160;of&#160;FXRSTOR.</p>
<p style="position:absolute;top:890px;left:68px;white-space:nowrap" class="ft06">10.5.1 FXSAVE&#160;</p>
<p style="position:absolute;top:890px;left:216px;white-space:nowrap" class="ft06">Area</p>
<p style="position:absolute;top:921px;left:68px;white-space:nowrap" class="ft010">The&#160;FXSAVE and FXRSTOR&#160;instructions&#160;organize x87&#160;state and SSE state in a&#160;region of memory called the&#160;<b>FXSAVE&#160;<br/>area</b>. Each&#160;of&#160;the instructions takes a&#160;memory operand&#160;that specifies&#160;the 16-byte aligned base&#160;address&#160;of the&#160;<br/>FXSAVE area&#160;on which&#160;it operates.</p>
<p style="position:absolute;top:164px;left:76px;white-space:nowrap" class="ft03">PREFETCHT2</p>
<p style="position:absolute;top:164px;left:267px;white-space:nowrap" class="ft014">Temporal data—fetch data into&#160;level 2 cache and higher<br/>• Pentium&#160;III processor—2nd-level cache<br/>• Pentium 4 and Intel Xeon processor—2nd-level cache</p>
<p style="position:absolute;top:231px;left:76px;white-space:nowrap" class="ft03">PREFETCHNTA</p>
<p style="position:absolute;top:231px;left:267px;white-space:nowrap" class="ft014">Non-temporal data—fetch&#160;data into&#160;location&#160;close to&#160;the&#160;processor,&#160;minimizing&#160;cache pollution&#160;<br/>• Pentium&#160;III processor—1st-level cache&#160;<br/>• Pentium 4 and Intel Xeon processor—2nd-level cache</p>
<p style="position:absolute;top:100px;left:252px;white-space:nowrap" class="ft07">Table 10-1. &#160;PREFETCH<i>h</i>&#160;Instructions Caching&#160;Hints&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:96px;white-space:nowrap" class="ft03">PREFETCH<i>h</i>&#160;Instruction&#160;</p>
<p style="position:absolute;top:141px;left:135px;white-space:nowrap" class="ft03">Mnemonic</p>
<p style="position:absolute;top:141px;left:525px;white-space:nowrap" class="ft03">Actions</p>
</div>
</body>
</html>
