v 4
file . "mips_pipelined.vhdl" "5c77d91165830bd1bb53049b5521d9ffcb6eb923" "20210730115341.867":
  entity mips_pipelined at 4( 177) + 0 on 1725;
  architecture structure of mips_pipelined at 15( 385) + 0 on 1726;
file . "datapath.vhdl" "72d7fc3f3aa91a6bccf60ab1b07f7106ac6eb4e1" "20210730115341.633":
  entity datapath at 4( 177) + 0 on 1721;
  architecture structure of datapath at 44( 1745) + 0 on 1722;
file . "data_memory.vhdl" "5f92c87e1f2c013a63ec150b7c89762f3444f5e4" "20210730115341.418":
  entity data_memory at 4( 180) + 0 on 1717;
  architecture behavior of data_memory at 19( 524) + 0 on 1718;
file . "maindecoder.vhdl" "655103f0dca8736ee596e24a39e347830a0abea4" "20210730115341.337":
  entity maindecoder at 4( 177) + 0 on 1713;
  architecture behavior of maindecoder at 21( 609) + 0 on 1714;
file . "pipeline_register_W.vhdl" "29ccd5f4c835bcac554e27be0a7be788f2f89874" "20210730115341.197":
  entity pipeline_register_w at 4( 180) + 0 on 1709;
  architecture behavior of pipeline_register_w at 24( 820) + 0 on 1710;
file . "pipeline_register_E.vhdl" "d3be671d35615ab45ed73c7d4f633ab2de67d9c0" "20210730115341.094":
  entity pipeline_register_e at 1( 0) + 0 on 1705;
  architecture structure of pipeline_register_e at 37( 1463) + 0 on 1706;
file . "syncresff.vhdl" "f86852ba03ff8b21f35e26ac7bc745cc7dbdf112" "20210730115340.951":
  entity syncresff at 4( 177) + 0 on 1701;
  architecture behavior of syncresff at 17( 463) + 0 on 1702;
file . "signext.vhdl" "77ec0aa1831f14fa7571dae438fa93ae2718a54c" "20210730115340.818":
  entity signext at 4( 177) + 0 on 1697;
  architecture behavior of signext at 15( 387) + 0 on 1698;
file . "mux4.vhdl" "6b371186df6194e70582915ebab42bd57895a312" "20210730115340.678":
  entity mux4 at 4( 177) + 0 on 1693;
  architecture behavior of mux4 at 19( 588) + 0 on 1694;
file . "equal.vhdl" "0c1d4e70fb709ddedc5d055ae1470f7915f250a0" "20210730115340.541":
  entity equal at 1( 0) + 0 on 1689;
  architecture behavior of equal at 14( 266) + 0 on 1690;
file . "adder.vhdl" "e12b58d66ec8fd491895142637ab7ce916874633" "20210730115340.346":
  entity adder at 4( 177) + 0 on 1685;
  architecture behavior of adder at 16( 425) + 0 on 1686;
file . "alu.vhdl" "df9192234e88287c436aad22a6803868929ae337" "20210730115340.447":
  entity alu at 4( 177) + 0 on 1687;
  architecture behavior of alu at 18( 519) + 0 on 1688;
file . "mux2.vhdl" "4efacfd248b59dbd9486afe7b79ce7100d1927d1" "20210730115340.630":
  entity mux2 at 4( 177) + 0 on 1691;
  architecture behavior of mux2 at 17( 454) + 0 on 1692;
file . "regfile.vhdl" "01f993fdfac0d695f562296b7c1cbe83e4d6a389" "20210730115340.726":
  entity regfile at 4( 177) + 0 on 1695;
  architecture behavior of regfile at 21( 637) + 0 on 1696;
file . "sl2.vhdl" "0e09f942a5af1b5c9221afceb9bd4879e460e6c1" "20210730115340.916":
  entity sl2 at 4( 177) + 0 on 1699;
  architecture behavior of sl2 at 14( 348) + 0 on 1700;
file . "pipeline_register_D.vhdl" "1303822666b97f9f6d44a3b887b01171aad9fca6" "20210730115340.995":
  entity pipeline_register_d at 4( 177) + 0 on 1703;
  architecture behavior of pipeline_register_d at 20( 613) + 0 on 1704;
file . "pipeline_register_M.vhdl" "f1803ebf3851aedbfd3ff7018dd60037df03e4fd" "20210730115341.148":
  entity pipeline_register_m at 1( 0) + 0 on 1707;
  architecture structure of pipeline_register_m at 23( 699) + 0 on 1708;
file . "aludecoder.vhdl" "50eafd1056d9285148c15ae85e3bbaaec93b2ca5" "20210730115341.290":
  entity aludecoder at 4( 177) + 0 on 1711;
  architecture behavior of aludecoder at 15( 431) + 0 on 1712;
file . "controller.vhdl" "a0686d2e8c283cb1069851ac237eb03bfd3b2975" "20210730115341.371":
  entity controller at 4( 177) + 0 on 1715;
  architecture structure of controller at 22( 690) + 0 on 1716;
file . "instr_mem.vhdl" "69625cad808b209a30281a679e862510a1557137" "20210730115341.524":
  entity instr_mem at 1( 0) + 0 on 1719;
  architecture behavior of instr_mem at 11( 190) + 0 on 1720;
file . "Hazard_Unit.vhdl" "2144d1b4c18012166eff6bd0e47c8fd9c97b48f0" "20210730115341.821":
  entity hazard_unit at 1( 0) + 0 on 1723;
  architecture behavior of hazard_unit at 30( 951) + 0 on 1724;
file . "mips_pipelined_tb.vhdl" "ee28ad98a763eaa5c293ba8117858c6cc4110168" "20210730115342.048":
  entity mips_pipelined_tb at 1( 0) + 0 on 1727;
  architecture structure of mips_pipelined_tb at 7( 78) + 0 on 1728;
