#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Jul 18 21:12:39 2019
# Process ID: 14068
# Current directory: D:/github_repository/zybo-z7-10/CanMaster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19712 D:\github_repository\zybo-z7-10\CanMaster\CanMaster.xpr
# Log file: D:/github_repository/zybo-z7-10/CanMaster/vivado.log
# Journal file: D:/github_repository/zybo-z7-10/CanMaster\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repository/zybo-z7-10/CanMaster/CanMaster.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 656.871 ; gain = 59.293
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CanMaster' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CanMaster_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvhdl --incr --relax -prj CanMaster_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 665.051 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 678.816 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AxiController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AxiController_vlog.prj"
"xvhdl --incr --relax -prj AxiController_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/ip/can_0/sim/can_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'can_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/AxiController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AxiController'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xelab -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package can_v5_0_22.proc_common_pkg
Compiling package can_v5_0_22.ipif_pkg
Compiling package can_v5_0_22.can_ip_pkg
Compiling package xpm.vcomponents
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture imp of entity can_v5_0_22.address_decoder [\address_decoder(c_bus_awidth=8,...]
Compiling architecture rtl of entity can_v5_0_22.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture rtl of entity can_v5_0_22.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity can_v5_0_22.can_sync_block [\can_sync_block(c_reset_state=1,...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_sing...]
Compiling architecture rtl of entity can_v5_0_22.CAN_OL_SYNCH [can_ol_synch_default]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling architecture rtl of entity can_v5_0_22.can_tl_arbchk [can_tl_arbchk_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_v of entity unisim.FDC [fdc_default]
Compiling architecture rtl of entity can_v5_0_22.can_ol_fifopriority [can_ol_fifopriority_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TXFIFO_CNTL_GEN [\CAN_TXFIFO_CNTL_GEN(c_can_tx_aw...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=16...
Compiling architecture rtl of entity can_v5_0_22.CAN_RXFIFO_CNTL_GEN [\CAN_RXFIFO_CNTL_GEN(c_can_rx_aw...]
Compiling architecture implementation of entity can_v5_0_22.can_sync_block [\can_sync_block(c_reset_state=1)...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_sing...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_vect...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture rtl of entity can_v5_0_22.CAN_IC_MAIN [\CAN_IC_MAIN(c_can_num_filters=1...]
Compiling architecture rtl of entity can_v5_0_22.CAN_OL_TOP [\CAN_OL_TOP(c_family="zynq",c_ca...]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_CLKDIV [can_tl_clkdiv_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_SYNCH [can_tl_synch_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_BTL [can_tl_btl_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_OM [can_tl_om_default]
Compiling architecture rtl of entity can_v5_0_22.can_tl_arbit [can_tl_arbit_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_BSP [can_tl_bsp_default]
Compiling architecture rtl of entity can_v5_0_22.CAN_TL_TOP [can_tl_top_default]
Compiling architecture rtl of entity can_v5_0_22.cantop [\cantop(c_family="zynq",c_can_rx...]
Compiling architecture imp of entity can_v5_0_22.can_top [\can_top(c_can_rx_dpth=2,c_can_t...]
Compiling architecture xilinx of entity can_v5_0_22.can_v5_0_22 [\can_v5_0_22(c_can_rx_dpth=2,c_c...]
Compiling architecture can_0_arch of entity xil_defaultlib.can_0 [can_0_default]
Compiling architecture behavioral of entity xil_defaultlib.axicontroller
Built simulation snapshot AxiController_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/xsim.dir/AxiController_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/xsim.dir/AxiController_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 18 23:50:05 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 18 23:50:05 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 678.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AxiController_behav -key {Behavioral:sim_1:Functional:AxiController} -tclbatch {AxiController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AxiController.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memtx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/Initial290_8  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memrx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/Initial290_32  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AxiController_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 720.488 ; gain = 41.672
set_property top CanMaster [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 724.301 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AxiController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AxiController_vlog.prj"
"xvhdl --incr --relax -prj AxiController_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xelab -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AxiController_behav -key {Behavioral:sim_1:Functional:AxiController} -tclbatch {AxiController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AxiController.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memtx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/Initial290_8  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memrx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/Initial290_32  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AxiController_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 724.301 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top AxiController [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AxiController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AxiController_vlog.prj"
"xvhdl --incr --relax -prj AxiController_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xelab -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AxiController_behav -key {Behavioral:sim_1:Functional:AxiController} -tclbatch {AxiController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AxiController.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memtx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/Initial290_8  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memrx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/Initial290_32  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AxiController_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 724.301 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top CanMaster [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AxiController' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AxiController_vlog.prj"
"xvhdl --incr --relax -prj AxiController_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
"xelab -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L lib_cdc_v1_0_2 -L blk_mem_gen_v8_4_3 -L lib_bmg_v1_0_12 -L can_v5_0_22 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AxiController_behav xil_defaultlib.AxiController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AxiController_behav -key {Behavioral:sim_1:Functional:AxiController} -tclbatch {AxiController.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AxiController.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memtx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/Initial290_8  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. AxiController.can0.U0.core_options.cantop_i.CANCORE_LOGIC_I.ol.memrx.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /AxiController/can0/U0/core_options/cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/Initial290_32  File: /wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AxiController_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 724.594 ; gain = 0.000
set_property top CanMaster [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/simulate.log"
move_files -fileset sim_1 [get_files  D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanMaster.vhd]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 23:54:24 2019...
