
"C:/lscc/radiant/2024.2/tcltk/windows/bin/tclsh" "lab3_ek_impl_1_synthesize.tcl"

synthesis -f C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1/lab3_ek_impl_1_lattice.synproj -logfile lab3_ek_impl_1_lattice.srp
synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Sep 15 20:36:15 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1/lab3_ek_impl_1_lattice.synproj -logfile lab3_ek_impl_1_lattice.srp -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: lab3_ek_impl_1.vm
-path C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek (searchpath added)
-path C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/sevseg.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/counter.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/scanner.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/numberbank.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/debounce.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/sevseg.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/counter.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/scanner.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/numberbank.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/debounce.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - The default VHDL library search path is now "C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(9): compiling module top. VERI-1018
INFO <35901018> - C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV=&quot;0b11&quot;). VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/sevseg.sv(9): compiling module sevseg. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/counter.sv(9): compiling module counter. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/debounce.sv(9): compiling module debounce. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/scanner.sv(10): compiling module scanner. VERI-1018
WARNING <35901899> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/scanner.sv(111): behavior inside always_comb block does not represent combinational logic. VERI-1899
INFO <35901018> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/numberbank.sv(9): compiling module numberbank. VERI-1018
WARNING <35901899> - c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/numberbank.sv(97): behavior inside always_comb block does not represent combinational logic. VERI-1899
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b11"

[Parameter Setting Section End]
INFO <35001774> - Extracted state machine for register '\scanner1/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000

INFO <35001774> - Extracted state machine for register '\bank/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




CRITICAL <35001747> - Bit(s) of register \scanner1/state_FSM stuck at '0': 15, 14, 13, 12, 11, 10, 9
CRITICAL <35001747> - Bit(s) of register \bank/state_FSM stuck at '0': 3
Combinational loop due to latch found: 1

	Instance key_press_I_0 

	Net key_press 

Combinational loop due to latch found: 2

	Instance R_press_0__I_0 

	Net R_press[0] 

Combinational loop due to latch found: 3

	Instance s1_0__I_0 

	Net s2[0] 

Combinational loop due to latch found: 4

	Instance \bank/new_number_0__I_0 

	Net s1[0] 

Combinational loop due to latch found: 5

	Instance R_press_1__I_0 

	Net R_press[1] 

Combinational loop due to latch found: 6

	Instance R_press_2__I_0 

	Net R_press[2] 

Combinational loop due to latch found: 7

	Instance R_press_3__I_0 

	Net R_press[3] 

Combinational loop due to latch found: 8

	Instance s1_1__I_0 

	Net s2[1] 

Combinational loop due to latch found: 9

	Instance s1_2__I_0 

	Net s2[2] 

Combinational loop due to latch found: 10

	Instance s1_3__I_0 

	Net s2[3] 

Combinational loop due to latch found: 11

	Instance \bank/new_number_1__I_0 

	Net s1[1] 

Combinational loop due to latch found: 12

	Instance \bank/new_number_2__I_0 

	Net s1[2] 

Combinational loop due to latch found: 13

	Instance \bank/new_number_3__I_0 

	Net s1[3] 

CRITICAL <35001783> - Mapping latch key_press_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch R_press_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch s1_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \bank/new_number_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch R_press_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch R_press_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch R_press_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch s1_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch s1_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch s1_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \bank/new_number_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \bank/new_number_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - Mapping latch \bank/new_number_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements

################### Begin Area Report (top)######################
Number of register bits => 67 of 5280 (1 % )
CCU2 => 26
FD1P3XZ => 67
HSOSC => 1
IB => 5
LUT4 => 109
OB => 13
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : debouncer/debounce_counter/n333, loads : 33
  Net : debouncer/debounce_counter/n329, loads : 22
  Net : debouncer/debounce_counter/n4, loads : 16
  Net : counter2/n1629, loads : 14
  Net : counter2/n101[23], loads : 14
  Net : debouncer/debounce_counter/n1654, loads : 14
  Net : debouncer/debounce_counter/n101[23], loads : 14
  Net : counter2/n1627, loads : 13
  Net : counter2/n101[21], loads : 13
  Net : counter2/n101[22], loads : 13
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 96 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 8 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: a2ee620938d29676446a10d617fcdd71f1cf9d0



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o lab3_ek_impl_1_syn.udb lab3_ek_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o lab3_ek_impl_1_syn.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml lab3_ek_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'lab3_ek_impl_1.vm' ...
CPU Time to convert: 0.0625
REAL Time to convert: 0
convert PEAK Memory Usage: 35 MB
convert CURRENT Memory Usage: 35 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'lab3_ek_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 43 MB
Checksum -- postsyn: 3225bd9c25eeb797ea882fac8d6ce21878ec0af



pnmainc -log pnmain "lab3_ek_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/pins.pdc -i lab3_ek_impl_1_syn.udb -o lab3_ek_impl_1_map.udb -mp lab3_ek_impl_1.mrp -hierrpt -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...




Design Summary:
   Number of slice registers:  67 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           168 out of  5280 (3%)
      Number of logic LUT4s:             110
      Number of inserted feedthru LUT4s:   5
      Number of replicated LUT4s:          1
      Number of ripple logic:             26 (52 LUT4s)
   Number of IO sites used:   18 out of 39 (46%)
      Number of IO sites used for general PIO: 18
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 18 out of 36 (50%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 18 out of 39 (46%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 45 loads, 45 rising, 0 falling (Driver: Pin hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  3
      Net n4: 17 loads, 17 SLICEs
      Net n329: 13 loads, 13 SLICEs
      Net debouncer.debounce_counter.n333: 13 loads, 13 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n4: 17 loads
      Net C_c_3_N_78[8]: 15 loads
      Net debouncer.debounce_counter.n333: 13 loads
      Net n329: 13 loads
      Net C_c_3_N_78[3]: 11 loads
      Net R_press[1]: 11 loads
      Net C_c_3_N_78[7]: 10 loads
      Net R_press[0]: 10 loads
      Net R_press[2]: 10 loads
      Net C_c_1: 9 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 19
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 68 MB

Checksum -- map: ae2109c13c34c752cba4ce64f8d93e6ab312918
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

pnmainc -log pnmain "lab3_ek_impl_1_par.tcl"

PAR: Place And Route Radiant Software (64-bit) 2024.2.0.3.0.
PARed on: Mon Sep 15 20:36:33 2025

Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	lab3_ek_impl_1_map.udb lab3_ek_impl_1_par.dir/5_1.udb 

Loading lab3_ek_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 19
   Total number of constraints dropped: 0

Number of Signals: 287
Number of Connections: 709
Device utilization summary:

   SLICE (est.)      90/2640          3% used
     LUT            168/5280          3% used
     REG             67/5280          1% used
   PIO               18/56           32% used
                     18/36           50% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   18 out of 18 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 29223.

Device SLICE utilization summary after final SLICE packing:
   SLICE             88/2640          3% used

Finished Placer Phase 1. CPU time: 4 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  41412
Finished Placer Phase 2.  CPU time: 4 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from comp "hf_osc.osc_inst" on site "HFOSC_R1C32", clk load = 38, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   18 out of 56 (32.1%) I/O sites used.
   18 out of 36 (50.0%) bonded I/O sites used.
   Number of I/O components: 18; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 1 / 14 (  7%) | 3.3V       |            |            |
| 1        | 9 / 14 ( 64%) | 3.3V       |            |            |
| 2        | 8 / 8 (100%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 4 secs , REAL time: 5 secs 


Checksum -- place: f1d2f457fda641a1226b59b98d80fddcb5498067
Writing design to file lab3_ek_impl_1_par.dir/5_1.udb ...


Start NBR router at 20:36:38 09/15/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
1 global clock signals routed
155 connections routed (of 695 total) (22.30%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#4  Signal "clk"
       Clock   loads: 38    out of    38 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 20:36:39 09/15/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
16(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 151.848ns/0.000ns; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 20:36:39 09/15/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 151.848ns/0.000ns; real time: 0 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 20:36:39 09/15/25
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 20:36:39 09/15/25

End NBR router with 0 unrouted connection(s)
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Checksum -- route: ddefb7d8c7387c16497d857452c9559328ecbac

Total CPU time 1 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  695 routed (100.00%); 0 unrouted.

Writing design to file lab3_ek_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = 152.146
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = 1.743
PAR_SUMMARY::Timing score<hold/<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 131.28 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /7 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "lab3_ek_impl_1.twr" "lab3_ek_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.02 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  38  counted  656  covered  379
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 104 MB

 0.642926s wall, 0.500000s user + 0.125000s system = 0.625000s CPU (97.2%)


tmcheck -par "lab3_ek_impl_1.par"  

pnmainc -log pnmain "lab3_ek_impl_1_bit.tcl"
Loading lab3_ek_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 19
   Total number of constraints dropped: 0

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2024.2.0.3.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1/lab3_ek_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 119 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 
