\doxysubsection{CMSIS\+\_\+\+Device}
\hypertarget{group___c_m_s_i_s___device}{}\label{group___c_m_s_i_s___device}\index{CMSIS\_Device@{CMSIS\_Device}}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__stm32f301x8}{Stm32f301x8}}
\item 
\mbox{\hyperlink{group__stm32f302x8}{Stm32f302x8}}
\item 
\mbox{\hyperlink{group__stm32f302xc}{Stm32f302xc}}
\item 
\mbox{\hyperlink{group__stm32f302xe}{Stm32f302xe}}
\item 
\mbox{\hyperlink{group__stm32f303x8}{Stm32f303x8}}
\item 
\mbox{\hyperlink{group__stm32f303xc}{Stm32f303xc}}
\item 
\mbox{\hyperlink{group__stm32f303xe}{Stm32f303xe}}
\item 
\mbox{\hyperlink{group__stm32f318xx}{Stm32f318xx}}
\item 
\mbox{\hyperlink{group__stm32f328xx}{Stm32f328xx}}
\item 
\mbox{\hyperlink{group__stm32f334x8}{Stm32f334x8}}
\item 
\mbox{\hyperlink{group__stm32f358xx}{Stm32f358xx}}
\item 
\mbox{\hyperlink{group__stm32f373xc}{Stm32f373xc}}
\item 
\mbox{\hyperlink{group__stm32f378xx}{Stm32f378xx}}
\item 
\mbox{\hyperlink{group__stm32f398xx}{Stm32f398xx}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadd06351bbb4cf771125247d62b145d75}{ADC\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga78d24b9deed83e90a2ff96c95ba94934}{ADC\+\_\+\+Type\+Def\+::\+IER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6126350919b341bfb13c0b24b30dc22a}{ADC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga40a83116e2176d7197fc4b7d0eb08609}{ADC\+\_\+\+Type\+Def\+::\+CFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf740868b36d8ec3898c3567f2cfaac63}{ADC\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga73009a8122fcc628f467a4e997109347}{ADC\+\_\+\+Type\+Def\+::\+SMPR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9e68fe36c4c8fbbac294b5496ccf7130}{ADC\+\_\+\+Type\+Def\+::\+SMPR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga54d49ecc780f3fd305613ecf4f817f80}{ADC\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga052b985734ae89cc566b5eebcbccb790}{ADC\+\_\+\+Type\+Def\+::\+TR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf12d65ad51bd7bd8218b247a89e3c1b8}{ADC\+\_\+\+Type\+Def\+::\+TR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaae8c3abfca538d1846ee561af9ef9f22}{ADC\+\_\+\+Type\+Def\+::\+TR3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga30aca300e6a05f1afa16406770c0dd52}{ADC\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0185aa54962ba987f192154fb7a2d673}{ADC\+\_\+\+Type\+Def\+::\+SQR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6b6e55e6c667042e5a46a76518b73d5a}{ADC\+\_\+\+Type\+Def\+::\+SQR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga51dbdba74c4d3559157392109af68fc6}{ADC\+\_\+\+Type\+Def\+::\+SQR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab66c9816c1ca151a6ec728ec55655264}{ADC\+\_\+\+Type\+Def\+::\+SQR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga84114accead82bd11a0e12a429cdfed9}{ADC\+\_\+\+Type\+Def\+::\+DR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad4ffd02fea1594fdd917132e217e466a}{ADC\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga09db4799beea24a29003049cd0c37c0f}{ADC\+\_\+\+Type\+Def\+::\+RESERVED4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5438a76a93ac1bd2526e92ef298dc193}{ADC\+\_\+\+Type\+Def\+::\+JSQR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae7b1498cfa49c4ba915c4ce22c83c3d2}{ADC\+\_\+\+Type\+Def\+::\+RESERVED5}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga97988c41c381690e8a38fec8d2d24ca5}{ADC\+\_\+\+Type\+Def\+::\+OFR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae446fdae782b6dd059e348fc877681a6}{ADC\+\_\+\+Type\+Def\+::\+OFR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga23083f97baee16e0002366547c8cb5ea}{ADC\+\_\+\+Type\+Def\+::\+OFR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga232fcdf46374a9c267c2a6533a777fac}{ADC\+\_\+\+Type\+Def\+::\+OFR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad8a8fe66152df1974d0901ca713c37b5}{ADC\+\_\+\+Type\+Def\+::\+RESERVED6}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab4b0a79a9e4a9d5b0a24d7285cf55bdc}{ADC\+\_\+\+Type\+Def\+::\+JDR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga898b87cab4f099bcca981cc4c9318b51}{ADC\+\_\+\+Type\+Def\+::\+JDR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga40999cd0a255ef62b2340e2726695063}{ADC\+\_\+\+Type\+Def\+::\+JDR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabae6e9d688b16ef350878998f5e21c0b}{ADC\+\_\+\+Type\+Def\+::\+JDR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac8e7f4d293c623d365e060a922c7863e}{ADC\+\_\+\+Type\+Def\+::\+RESERVED7}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga02a34c693903ef6ac7326ed02582fdcf}{ADC\+\_\+\+Type\+Def\+::\+AWD2\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3be9b42a9cf52d1b6776c2cfa439592f}{ADC\+\_\+\+Type\+Def\+::\+AWD3\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0ba5631f55ff82a9a375d4b0e6b63467}{ADC\+\_\+\+Type\+Def\+::\+RESERVED8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga35454801a099515a661b1fee41e4736b}{ADC\+\_\+\+Type\+Def\+::\+RESERVED9}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6c97f0e1681230af109fddac27de9271}{ADC\+\_\+\+Type\+Def\+::\+DIFSEL}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga685111833b5ed05fa8199fcac1f404b6}{ADC\+\_\+\+Type\+Def\+::\+CALFACT}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac38e24f600f9e134a54a0c43b976a4f4}{ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5206a0915a426980291c55c79db38890}{ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+RESERVED}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaee6d4af7571a1bad2fec9e7b53733277}{ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6f7399bf70f677ef5de46a3038f414e1}{ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab894a4f70da24aa3c39b2c9a3790cbf8}{COMP\+\_\+\+Type\+Def\+::\+CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga50cb22870dbb9001241cec694994e5ef}{CRC\+\_\+\+Type\+Def\+::\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad84e8694cd4b5375ee533c2d875c3b5a}{CRC\+\_\+\+Type\+Def\+::\+IDR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga70dfd1730dba65041550ef55a44db87c}{CRC\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8b205c6e25b1808ac016db2356b3021d}{CRC\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf33fa5c173e1c102e6d0242fe60e569f}{CRC\+\_\+\+Type\+Def\+::\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4dd260a7d589d62975619a42f9a6abe4}{CRC\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga13639f272f5093e184d726ed5a8945a3}{CRC\+\_\+\+Type\+Def\+::\+INIT}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0a6a8675609cee77ff162e575cfc74e8}{CRC\+\_\+\+Type\+Def\+::\+POL}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga394324f0b573837ca15a87127b2a37ea}{DAC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4ccb66068a1ebee1179574dda20206b6}{DAC\+\_\+\+Type\+Def\+::\+SWTRIGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafbfd2855cdb81939b4efc58e08aaf3e5}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+R1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5eb63912e39085e3e13d64bdb0cf38bd}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+L1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3a382d341fb608a04390bacb8c00b0f0}{DAC\+\_\+\+Type\+Def\+::\+DHR8\+R1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6b05f073bbd937260710d82c585b6e72}{DAC\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3884a187c996dbb2187d499e9545c71b}{DAC\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga01f17a61ef72cf59de0dc86dcf605493}{DAC\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaffa5cc9fe0cc9eb594d703bdc9d9abd9}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+RD}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaea4d055e3697999b44cdcf2702d79d40}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+LD}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga03f8d95bbf0ce3a53cb79506d5bf995a}{DAC\+\_\+\+Type\+Def\+::\+DHR8\+RD}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga50b4f0b0d2a376f729c8d7acf47864c3}{DAC\+\_\+\+Type\+Def\+::\+DOR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad2d94b775439cfb7b6684cbc45ab70d3}{DAC\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1d3fd83d6ed8b2d90b471db4509b0e70}{DAC\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0cc3561c124d06bb57dfa855e43ed99f}{DBGMCU\+\_\+\+Type\+Def\+::\+IDCODE}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga15981828f2b915d38570cf6684e99a53}{DBGMCU\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaac341c7e09cd5224327eeb7d9f122bed}{DBGMCU\+\_\+\+Type\+Def\+::\+APB1\+FZ}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga011f892d86367dbe786964b14bc515a6}{DBGMCU\+\_\+\+Type\+Def\+::\+APB2\+FZ}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa4938d438293f76ff6d9a262715c23eb}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf1c675e412fb96e38b6b4630b88c5676}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CNDTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8ce1c9c2742eaaa0e97ddbb3a06154cc}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CPAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7a9886b5f9e0edaf5ced3d1870b33ad7}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CMAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa341a859df2f59bf6c0f7a000ab8734b}{DMA\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga30576220ca1968e61666d92092e8911e}{DMA\+\_\+\+Type\+Def\+::\+IFCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga17d061db586d4a5aa646b68495a8e6a4}{EXTI\+\_\+\+Type\+Def\+::\+IMR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9c5bff67bf9499933959df7eb91a1bd6}{EXTI\+\_\+\+Type\+Def\+::\+EMR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac019d211d8c880b327a1b90a06cc0675}{EXTI\+\_\+\+Type\+Def\+::\+RTSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaee667dc148250bbf37fdc66dc4a9874d}{EXTI\+\_\+\+Type\+Def\+::\+FTSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5c1f538e64ee90918cd158b808f5d4de}{EXTI\+\_\+\+Type\+Def\+::\+SWIER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga133294b87dbe6a01e8d9584338abc39a}{EXTI\+\_\+\+Type\+Def\+::\+PR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga022f7a6ab98b1cf66443e0af882122ef}{EXTI\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae89cc25b732d7992ed136ee137ddd7d4}{EXTI\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0d6bf1df9ad8ca71ac21d19a1a9c9375}{EXTI\+\_\+\+Type\+Def\+::\+IMR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga36eec4d67b3fb7a34fe555be763e2347}{EXTI\+\_\+\+Type\+Def\+::\+EMR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9670b69baeb2f676b54403a6fd7482dc}{EXTI\+\_\+\+Type\+Def\+::\+RTSR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga518a0f964908240ac335bf137c2097f3}{EXTI\+\_\+\+Type\+Def\+::\+FTSR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac537696dafad0997c5ebc4f4d21abd16}{EXTI\+\_\+\+Type\+Def\+::\+SWIER2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga70a4f12449826cb6aeceed7ee6253752}{EXTI\+\_\+\+Type\+Def\+::\+PR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaaf432a8a8948613f4f66fcace5d2e5fe}{FLASH\+\_\+\+Type\+Def\+::\+ACR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga802e9a26a89b44decd2d32d97f729dd3}{FLASH\+\_\+\+Type\+Def\+::\+KEYR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga793cd13a4636c9785fdb99316f7fd7ab}{FLASH\+\_\+\+Type\+Def\+::\+OPTKEYR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga52c4943c64904227a559bf6f14ce4de6}{FLASH\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7919306d0e032a855200420a57f884d7}{FLASH\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9cd77bc29038841798b4b63c5cecdb9d}{FLASH\+\_\+\+Type\+Def\+::\+AR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0fcd52ab6fff5b2e6843ad029509913a}{FLASH\+\_\+\+Type\+Def\+::\+RESERVED}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga24dece1e3b3185456afe34c3dc6add2e}{FLASH\+\_\+\+Type\+Def\+::\+OBR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac1889c0e17d868ab991f267ceb9dbb4b}{FLASH\+\_\+\+Type\+Def\+::\+WRPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad9f9ae594003c39cc27f147e29a130bb}{OB\+\_\+\+Type\+Def\+::\+RDP}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab0292062a80446c97dac24604bd8ed8e}{OB\+\_\+\+Type\+Def\+::\+USER}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga47e5d3b9fc64cb13b76935ce60798bf5}{OB\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac9f74fcb5eb1a543bc4ec85434bccb2f}{OB\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacee93898f092604a871e52d64560e7a9}{OB\+\_\+\+Type\+Def\+::\+WRP0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad397993d8c149a64e3f2a8bc7ecdf1c5}{OB\+\_\+\+Type\+Def\+::\+WRP1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga475b2347222db8e35d7ade1a881ca31c}{OB\+\_\+\+Type\+Def\+::\+WRP2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab8bdaebc42e051ff9911eb88dad75f92}{OB\+\_\+\+Type\+Def\+::\+WRP3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac2505d096b6b650f1647b8e0ff8b196b}{GPIO\+\_\+\+Type\+Def\+::\+MODER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga910885e4d881c3a459dd11640237107f}{GPIO\+\_\+\+Type\+Def\+::\+OTYPER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0d233d720f18ae2050f9131fa6faf7c6}{GPIO\+\_\+\+Type\+Def\+::\+OSPEEDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga44ada3bfbe891e2efc1e06bda4c8014e}{GPIO\+\_\+\+Type\+Def\+::\+PUPDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacf11156409414ad8841bb0b62959ee96}{GPIO\+\_\+\+Type\+Def\+::\+IDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6fb78f4a978a36032cdeac93ac3c9c8b}{GPIO\+\_\+\+Type\+Def\+::\+ODR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad2528bbb921532be8116534651b1faee}{GPIO\+\_\+\+Type\+Def\+::\+BSRRL}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad4b5f8bc936e26e3980686d2aba9d882}{GPIO\+\_\+\+Type\+Def\+::\+BSRRH}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga95a59d4b1d52be521f3246028be32f3e}{GPIO\+\_\+\+Type\+Def\+::\+LCKR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf5b9bb2c6faec85580a3113de9af2fd0}{GPIO\+\_\+\+Type\+Def\+::\+AFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaab918bfbfae459789db1fd0b220c7f21}{GPIO\+\_\+\+Type\+Def\+::\+BRR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa3123f8a6ca8605b6687b9ee3f11e8ef}{OPAMP\+\_\+\+Type\+Def\+::\+CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5e0e229c223361eee4278d585787ace1}{SYSCFG\+\_\+\+Type\+Def\+::\+CFGR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4046d6d0379d1b629665b866d0442ecd}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga348aafac7a09a6e93e73e5acbccc34d3}{SYSCFG\+\_\+\+Type\+Def\+::\+EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa643f1162e93489204200a465e11fd86}{SYSCFG\+\_\+\+Type\+Def\+::\+CFGR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga91782f7b81475b0e3c3779273abd26aa}{I2\+C\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga29eb47db03d5ad7e9b399f8895f1768c}{I2\+C\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae8269169fcbdc2ecb580208d99c2f89f}{I2\+C\+\_\+\+Type\+Def\+::\+OAR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga73988a218be320999c74a641b3d6e3c1}{I2\+C\+\_\+\+Type\+Def\+::\+OAR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga92514ade6721d7c8e35d95c5b5810852}{I2\+C\+\_\+\+Type\+Def\+::\+TIMINGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga95f1607b6254092066a3b6e35146e28a}{I2\+C\+\_\+\+Type\+Def\+::\+TIMEOUTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f73f2b049d95841c54313f0cc949afe}{I2\+C\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga790a1957ec69244915a9637f7d925cf7}{I2\+C\+\_\+\+Type\+Def\+::\+ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga64c9036c1b58778cda97efa2e8a4be97}{I2\+C\+\_\+\+Type\+Def\+::\+PECR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga43d30d8efd8e4606663c7cb8d2565e12}{I2\+C\+\_\+\+Type\+Def\+::\+RXDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad243ba45c86b31cb271ccfc09c920628}{I2\+C\+\_\+\+Type\+Def\+::\+TXDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga63089aaa5f4ad34ee2677ebcdee49cd9}{IWDG\+\_\+\+Type\+Def\+::\+KR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5f2717885ff171e686e0347af9e6b68d}{IWDG\+\_\+\+Type\+Def\+::\+PR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa3703eaa40e447dcacc69c0827595532}{IWDG\+\_\+\+Type\+Def\+::\+RLR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9bbfbe921f2acfaf58251849bd0a511c}{IWDG\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga88aff7f1de0043ecf1667bd40b8c99d1}{IWDG\+\_\+\+Type\+Def\+::\+WINR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaeb6bcdb2b99d58b9a0ffd86deb606eac}{PWR\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae17097e69c88b6c00033d6fb84a8182b}{PWR\+\_\+\+Type\+Def\+::\+CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabcb9ff48b9afb990283fefad0554b5b3}{RCC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0721b1b729c313211126709559fad371}{RCC\+\_\+\+Type\+Def\+::\+CFGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaeadf3a69dd5795db4638f71938704ff0}{RCC\+\_\+\+Type\+Def\+::\+CIR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4491ab20a44b70bf7abd247791676a59}{RCC\+\_\+\+Type\+Def\+::\+APB2\+RSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga600f4d6d592f43edb2fc653c5cba023a}{RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabaebc9204bbc1708356435a5a01e70eb}{RCC\+\_\+\+Type\+Def\+::\+AHBENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga619b4c22f630a269dfd0c331f90f6868}{RCC\+\_\+\+Type\+Def\+::\+APB2\+ENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaec7622ba90341c9faf843d9ee54a759f}{RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga05be375db50e8c9dd24fb3bcf42d7cf1}{RCC\+\_\+\+Type\+Def\+::\+BDCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7e913b8bf59d4351e1f3d19387bd05b9}{RCC\+\_\+\+Type\+Def\+::\+CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga46a098b026c5e85770e7a7f05a35d49c}{RCC\+\_\+\+Type\+Def\+::\+AHBRSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf4b0f200c36cbfd1a449e2a85b372ef9}{RCC\+\_\+\+Type\+Def\+::\+CFGR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaefff89d2cb0047b1fbd254a034404acf}{RCC\+\_\+\+Type\+Def\+::\+CFGR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2e8783857f8644a4eb80ebc51e1cba42}{RTC\+\_\+\+Type\+Def\+::\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8750eae683cb3d382476dc7cdcd92b96}{RTC\+\_\+\+Type\+Def\+::\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga731d9209ce40dce6ea61fcc6f818c892}{RTC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5a7b104d80b48b5708b50cdc487d6a78}{RTC\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5f43a11e0873212f598e41db5f2dcf6a}{RTC\+\_\+\+Type\+Def\+::\+PRER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad93017bb0a778a2aad9cd71211fc770a}{RTC\+\_\+\+Type\+Def\+::\+WUTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga150d3ec74c7a8884d87bc15b9e878055}{RTC\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad7e54d5c5a4b9fd1e26aca85b1e36c7f}{RTC\+\_\+\+Type\+Def\+::\+ALRMAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9816616e1f00955c8982469d0dd9c953}{RTC\+\_\+\+Type\+Def\+::\+ALRMBR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad54765af56784498a3ae08686b79a1ff}{RTC\+\_\+\+Type\+Def\+::\+WPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaefbd38be87117d1fced289bf9c534414}{RTC\+\_\+\+Type\+Def\+::\+SSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6082856c9191f5003b6163c0d3afcaff}{RTC\+\_\+\+Type\+Def\+::\+SHIFTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1ddbb2a5eaa54ff43835026dec99ae1c}{RTC\+\_\+\+Type\+Def\+::\+TSTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa4633dbcdb5dd41a714020903fd67c82}{RTC\+\_\+\+Type\+Def\+::\+TSDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1e8b4b987496ee1c0c6f16b0a94ea1a1}{RTC\+\_\+\+Type\+Def\+::\+TSSSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaea66ea813830c2f3ff207464794397a4}{RTC\+\_\+\+Type\+Def\+::\+CALR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga498ecce9715c916dd09134fddd0072c0}{RTC\+\_\+\+Type\+Def\+::\+TAFCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac5b2e3c0dcdcb569f3fe15dfe3794bc1}{RTC\+\_\+\+Type\+Def\+::\+ALRMASSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga249009cd672e7bcd52df1a41de4619e1}{RTC\+\_\+\+Type\+Def\+::\+ALRMBSSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga09936292ef8d82974b55a03a1080534e}{RTC\+\_\+\+Type\+Def\+::\+RESERVED7}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab32c76ca1f3bd0f0f46d42c2dfa74524}{RTC\+\_\+\+Type\+Def\+::\+BKP0R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5439bfca3708c6b8be6a74626f06111f}{RTC\+\_\+\+Type\+Def\+::\+BKP1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa845c401b24d2ef1049f489f26d35626}{RTC\+\_\+\+Type\+Def\+::\+BKP2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac3802c3b17482a0667fb34ddd1863434}{RTC\+\_\+\+Type\+Def\+::\+BKP3R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6131b2f2896c122cf223206e4cfd2bd0}{RTC\+\_\+\+Type\+Def\+::\+BKP4R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f3a33de81247ec5729e400a1261f917}{RTC\+\_\+\+Type\+Def\+::\+BKP5R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga766e2071c5826e3a299ae1cd5bbf06f7}{RTC\+\_\+\+Type\+Def\+::\+BKP6R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9934af6ae6b3f5660204d48ceb2f3192}{RTC\+\_\+\+Type\+Def\+::\+BKP7R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0e7fca11f1c953270ee0ee6028860add}{RTC\+\_\+\+Type\+Def\+::\+BKP8R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabadf1ac26350bf00575428be6a05708b}{RTC\+\_\+\+Type\+Def\+::\+BKP9R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5feba3d5adae3f234b3d172459163c5a}{RTC\+\_\+\+Type\+Def\+::\+BKP10R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8fef38e1e122778601e18f5b757c037a}{RTC\+\_\+\+Type\+Def\+::\+BKP11R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6606b5d249f923aa15ab74b382cbaf7e}{RTC\+\_\+\+Type\+Def\+::\+BKP12R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga138903d4681455a660dccbaf3409263d}{RTC\+\_\+\+Type\+Def\+::\+BKP13R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadaae50f5c3213014fb9818eaee389676}{RTC\+\_\+\+Type\+Def\+::\+BKP14R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga797f43f9cc1858baebd1799be288dff6}{RTC\+\_\+\+Type\+Def\+::\+BKP15R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ecd5cb63b85c381bd67dc90dd4f573a}{SPI\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga38cb89a872e456e6ecd29b6c71d85600}{SPI\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga33f3dd6a505d06fe6c466b63be451891}{SPI\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga02ef206dd5bb270e1f17fedd71284422}{SPI\+\_\+\+Type\+Def\+::\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga609d2a279b1927846a991deb9d0dc0b0}{SPI\+\_\+\+Type\+Def\+::\+CRCPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga60f1f0e77c52e89cfd738999bee5c9d0}{SPI\+\_\+\+Type\+Def\+::\+RXCRCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0b5a7f6383eb478bbcc22a36c5e95ae6}{SPI\+\_\+\+Type\+Def\+::\+TXCRCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4a1547c0ed26f31108910c35d2876b83}{SPI\+\_\+\+Type\+Def\+::\+I2\+SCFGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaff2f386a2566c722f7962377b495f1a2}{SPI\+\_\+\+Type\+Def\+::\+I2\+SPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9dafc8b03e8497203a8bb395db865328}{TIM\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6b1ae85138ed91686bf63699c61ef835}{TIM\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga67d30593bcb68b98186ebe5bc8dc34b1}{TIM\+\_\+\+Type\+Def\+::\+SMCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga22a33c78ca5bec0e3e8559164a82b8ef}{TIM\+\_\+\+Type\+Def\+::\+DIER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacedfc978c879835c05ef1788ad26b2ff}{TIM\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga04248d87f48303fd2267810104a7878d}{TIM\+\_\+\+Type\+Def\+::\+EGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f2291e7efdf3222689ef13e9be2ea4a}{TIM\+\_\+\+Type\+Def\+::\+CCMR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa8129ca70a2232c91c8cfcaf375249f6}{TIM\+\_\+\+Type\+Def\+::\+CCMR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad7271cc1eec9ef16e4ee5401626c0b3b}{TIM\+\_\+\+Type\+Def\+::\+CCER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6fdd2a7fb88d28670b472aaac0d9d262}{TIM\+\_\+\+Type\+Def\+::\+CNT}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad03c852f58077a11e75f8af42fa6d921}{TIM\+\_\+\+Type\+Def\+::\+PSC}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6a42766a6ca3c7fe10a810ebd6b9d627}{TIM\+\_\+\+Type\+Def\+::\+ARR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad432e2a315abf68e6c295fb4ebc37534}{TIM\+\_\+\+Type\+Def\+::\+RCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0dd9c06729a5eb6179c6d0d60faca7ed}{TIM\+\_\+\+Type\+Def\+::\+CCR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4d1171e9a61538424b8ef1f2571986d0}{TIM\+\_\+\+Type\+Def\+::\+CCR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac83441bfb8d0287080dcbd945a272a74}{TIM\+\_\+\+Type\+Def\+::\+CCR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5ba381c3f312fdf5e0b4119641b3b0aa}{TIM\+\_\+\+Type\+Def\+::\+CCR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga137d3523b60951eca1e4130257b2b23d}{TIM\+\_\+\+Type\+Def\+::\+BDTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7efe9ea8067044cac449ada756ebc2d1}{TIM\+\_\+\+Type\+Def\+::\+DCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafb7114ac49dba07ba5d250c507dbf23d}{TIM\+\_\+\+Type\+Def\+::\+DMAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacb0e8a4efa46dac4a2fb1aa3d45924fd}{TIM\+\_\+\+Type\+Def\+::\+OR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac0dcd8f9118b07b16cd79d03cb1a0904}{TIM\+\_\+\+Type\+Def\+::\+CCMR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf30dc563e6c1b7b7e01e393feb484080}{TIM\+\_\+\+Type\+Def\+::\+CCR5}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga374f851b5f1097a3ebd3f494ded6512a}{TIM\+\_\+\+Type\+Def\+::\+CCR6}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5242c0f547b4c65ad619dae5cf670b17}{TSC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6d83a90d85e3b545cf29e98eac11765e}{TSC\+\_\+\+Type\+Def\+::\+IER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga447b91de2a50d7ebde5716a8e7eda3ee}{TSC\+\_\+\+Type\+Def\+::\+ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7d65e605788d739a9b23a9b4a45fd10b}{TSC\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga715fd9205b604d1dda5046a31996296a}{TSC\+\_\+\+Type\+Def\+::\+IOHCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga27f20ff0eccdc070477448b973ca8df7}{TSC\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf8a7f56b952ec2aba979eb8301e5800c}{TSC\+\_\+\+Type\+Def\+::\+IOASCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7ff59eaa0f8c9e69e6736dddc514a037}{TSC\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga95191a7f002c8738f835ffbb356e28c6}{TSC\+\_\+\+Type\+Def\+::\+IOSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0d47873260f8f0c16b8ec77e1edc8789}{TSC\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad468fece7d1f454e0f8967edc9068c73}{TSC\+\_\+\+Type\+Def\+::\+IOCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga75a37e293ded1627c94cf521df950e31}{TSC\+\_\+\+Type\+Def\+::\+RESERVED4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa166b00195900a37903238cc8d50ba36}{TSC\+\_\+\+Type\+Def\+::\+IOGCSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4788fab74dc1ebfff3d6e7d524f64258}{TSC\+\_\+\+Type\+Def\+::\+IOGXCR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6d7dcd3972a162627bc3470cbf992ec4}{USART\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa7ede2de6204c3fc4bd9fb328801c99a}{USART\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf2991da9a4e1539530cd6b7b327199cc}{USART\+\_\+\+Type\+Def\+::\+CR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ef06ba9d8dc2dc2a0855766369fa7c9}{USART\+\_\+\+Type\+Def\+::\+BRR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae23acff49b4ff96fd29093e80fc7d72e}{USART\+\_\+\+Type\+Def\+::\+GTPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5732c379e1ce532552e80392db4eabf8}{USART\+\_\+\+Type\+Def\+::\+RTOR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadd7a9e13a3281f6bea133b3693ce68f8}{USART\+\_\+\+Type\+Def\+::\+RQR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga79ce09e9fbedb2d169b3a584ed003b02}{USART\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab6d6dd2af5463e9e3df458557e09f6cf}{USART\+\_\+\+Type\+Def\+::\+ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab38dd649c7ec25ed70fe49791d45668d}{USART\+\_\+\+Type\+Def\+::\+RDR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6d78680272a465db0ee43eba4e9c54f3}{USART\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga010c9ef83a8236947a3bfaab1ed29df4}{USART\+\_\+\+Type\+Def\+::\+TDR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf2b7924854e56d0ebd3e8699dfd0e369}{USART\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4caf530d45f7428c9700d9c0057135f8}{WWDG\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadcd6a7e5d75022e46ce60291f4b8544c}{WWDG\+\_\+\+Type\+Def\+::\+CFR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga15655cda4854cc794db1f27b3c0bba38}{WWDG\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga22f525c909de2dcec1d4093fe1d562b8}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TIR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2351cb865d064cf75f61642aaa887f76}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga408c96501b1cc8bd527432736d132a39}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDLR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga98c6bcd7c9bae378ebf83fd9f5b59020}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDHR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga034504d43f7b16b320745a25b3a8f12d}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RIR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga49d74ca8b402c2b9596bfcbe4cd051a9}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac7d62861de29d0b4fcf11fabbdbd76e7}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDLR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga95890984bd67845015d40e82fb091c93}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDHR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac9bc1e42212239d6830582bf0c696fc5}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\+::\+FR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga77959e28a302b05829f6a1463be7f800}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\+::\+FR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1282eee79a22003257a7a5daa7f4a35f}{CAN\+\_\+\+Type\+Def\+::\+MCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf98b957a4e887751fbd407d3e2cf93b5}{CAN\+\_\+\+Type\+Def\+::\+MSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacbc82ac4e87e75350fc586be5e56d95b}{CAN\+\_\+\+Type\+Def\+::\+TSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad8e858479e26ab075ee2ddb630e8769d}{CAN\+\_\+\+Type\+Def\+::\+RF0R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga69a528d1288c1de666df68655af1d20e}{CAN\+\_\+\+Type\+Def\+::\+RF1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga530babbc4b9584c93a1bf87d6ce8b8dc}{CAN\+\_\+\+Type\+Def\+::\+IER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab1a1b6a7c587443a03d654d3b9a94423}{CAN\+\_\+\+Type\+Def\+::\+ESR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaccad1e4155459a13369f5ad0e7c6da29}{CAN\+\_\+\+Type\+Def\+::\+BTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf394c92193f1e52feaa7a27e090374ed}{CAN\+\_\+\+Type\+Def\+::\+RESERVED0}} \mbox{[}88\mbox{]}
\item 
\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \mbox{\hyperlink{group___c_m_s_i_s___device_gab78f764584ec276cd36960d4f4fcdc1a}{CAN\+\_\+\+Type\+Def\+::s\+Tx\+Mail\+Box}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \mbox{\hyperlink{group___c_m_s_i_s___device_ga90ff90723c0ec4ae8a7028d4f3b024f4}{CAN\+\_\+\+Type\+Def\+::s\+FIFOMail\+Box}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabd4c34405c765b5bd5fe38bbeb7569b6}{CAN\+\_\+\+Type\+Def\+::\+RESERVED1}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1a6a0f78ca703a63bb0a6b6f231f612f}{CAN\+\_\+\+Type\+Def\+::\+FMR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaefe6a26ee25947b7eb5be9d485f4d3b0}{CAN\+\_\+\+Type\+Def\+::\+FM1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab29069c9fd10eeec47414abd8d06822f}{CAN\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac6296402924b37966c67ccf14a381976}{CAN\+\_\+\+Type\+Def\+::\+FS1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf730af32307f845895465e8ead57d20c}{CAN\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae2decd14b26f851e00a31b42d15293ce}{CAN\+\_\+\+Type\+Def\+::\+FFA1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga51c408c7c352b8080f0c6d42bf811d43}{CAN\+\_\+\+Type\+Def\+::\+RESERVED4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab57a3a6c337a8c6c7cb39d0cefc2459a}{CAN\+\_\+\+Type\+Def\+::\+FA1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga05b74b369ea3d9489caa4427c034c2a3}{CAN\+\_\+\+Type\+Def\+::\+RESERVED5}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \mbox{\hyperlink{group___c_m_s_i_s___device_ga1aa53d5f37638a6c1788b850e192bbe8}{CAN\+\_\+\+Type\+Def\+::s\+Filter\+Register}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac9558c2899f9540e56c8cfbca2fb3ff1}{USB\+\_\+\+Type\+Def\+::\+EP0R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabaadc15d64249004eafbed98f8d9236c}{USB\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga46ff092e0d02d59a9cccb770944953c4}{USB\+\_\+\+Type\+Def\+::\+EP1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4d2d3515b92eb74072bb91990542dcb3}{USB\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4cc338562401a6c35c89bd9ab99156c2}{USB\+\_\+\+Type\+Def\+::\+EP2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5e7bbbb02a304e95db0f47927613aecc}{USB\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga67c8085fd9ff7b534fb6a09ab6205012}{USB\+\_\+\+Type\+Def\+::\+EP3R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0c92b14da7ba0df757ff11ff20e1bc6a}{USB\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga865d8a496ae0ff076e2d8794796f48ac}{USB\+\_\+\+Type\+Def\+::\+EP4R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0fb31d18b68c68b52235c835855cd42b}{USB\+\_\+\+Type\+Def\+::\+RESERVED4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7ad4bfc3a492d1cd23aaffc9af72e174}{USB\+\_\+\+Type\+Def\+::\+EP5R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaad38b822edd9ae72cf99585aad5b8e7e}{USB\+\_\+\+Type\+Def\+::\+RESERVED5}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2a8eba97668e6960f5c3836bdecbe210}{USB\+\_\+\+Type\+Def\+::\+EP6R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9a81559cab1ddf49b2a028d368ad81c8}{USB\+\_\+\+Type\+Def\+::\+RESERVED6}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2b9ef7debd928ed814c6349452a6453b}{USB\+\_\+\+Type\+Def\+::\+EP7R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga16f572a38f20e79156cc65324fbfc2fc}{USB\+\_\+\+Type\+Def\+::\+RESERVED7}} \mbox{[}17\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4498c5c5730133fd8f3d032333df1622}{USB\+\_\+\+Type\+Def\+::\+CNTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gace8692e7bd4ee1a79268313bed47b4ba}{USB\+\_\+\+Type\+Def\+::\+RESERVED8}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga345a18bbd483ef44e3c2530a5c7cccfb}{USB\+\_\+\+Type\+Def\+::\+ISTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaefd02bb2a6dcb3fd77d3bc4c418fcdc4}{USB\+\_\+\+Type\+Def\+::\+RESERVED9}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaea51e93434766c9507d6a3911a0e7e91}{USB\+\_\+\+Type\+Def\+::\+FNR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac729616a1792efd2891f8d938692071e}{USB\+\_\+\+Type\+Def\+::\+RESERVEDA}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3a8069bbd10ce243a750f5e18346ce2e}{USB\+\_\+\+Type\+Def\+::\+DADDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga29a2b0fc48938cd5bc79f892546fadf3}{USB\+\_\+\+Type\+Def\+::\+RESERVEDB}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga595086949677f98d2cc1900af3f08c1c}{USB\+\_\+\+Type\+Def\+::\+BTABLE}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga88f013eaee07f62c2138879084332de6}{USB\+\_\+\+Type\+Def\+::\+RESERVEDC}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadf7c470012f0fff12b497a5a4358da66}{USB\+\_\+\+Type\+Def\+::\+LPMCSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae2905274f4e48e109920f4aa9a31bd01}{USB\+\_\+\+Type\+Def\+::\+RESERVEDD}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga178aa2d1140b9f8bfbed40a631454b3b}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+BTCR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7853492c4e52cc8466b313b0754f807f}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+BWTR}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga683944fc2dc9071838516a61211460ba}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaba13a6af1577f1ba0d2f0b4b0826fc6e}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6462068f44050e8eb926fac9fe4616f1}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf40ee5c849352ce62ce3bede53c077d8}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga616ee0bf6ed744088c6b80762dd7fb88}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9ee22fc779c938e3f53b189e44a7dea4}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga047ae1315f859dcef7b4546cb7ad6237}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ad137c907cf4b99f0457b0b35d9cf66}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga978915d68eff7bc5534c0a9b1b39e55d}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f9fac8999449c641995f53869f66f7c}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6f713b17377ce443685592c7a07a0074}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga538ae21bafacce1a7b5f82dbe060ae4a}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf2332ba5b55b05ede2065fe54720ab4b}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad7c5a40bbf4521adfb9458c2274077b4}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8e32753b3bf53f12290a16ce3439cb57}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PCR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga665493ce6898bd71fb6122f4b52ce0d7}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+SR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0360a569f25a4df252938828cd39cd4e}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PMEM4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaaf79bad7e7caaa40b5f830aa06f4c655}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PATT4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0febbe4cf989073ee8f5ec3ae2eab093}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PIO4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga20ecd04c6a42bac56f0dbd5640e6aaf0}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3fadb54ea7fd466c3e19c7478dca8da8}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga51fa729c1fefbf9c26e09ee8bf727d5b}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1b25444a1ddbe13adec6b33e9309dbe3}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaec51337c62111f13e976f73f1f691861}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED5}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7e407e96a4e0d2577d2ee1f6165965cb}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED6}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2e67d5f26fd40feba7cb0b45b7dc2016}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED7}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga947b3938ff1174c1268db938e19eac6c}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED8}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacb6d61abc4707e582365d274774a13c0}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED9}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5bf6d41770fd8dc6473d962b8770a00f}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED10}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga611b251f8aae29cb2a83a985596bb26e}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED11}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga89e0a9b959869be96bfef32c278c869a}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED12}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae037e71a3c59a05d0f81128820b9d9a7}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED13}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga765755fde982b2e6c60f43a9a181cfdb}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED14}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab1f777540c487c26bf27e6fa37a644cc}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+R2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9f612b6b3e065e810e5a2fb254d6a40b}{DAC\+\_\+\+Type\+Def\+::\+DHR12\+L2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3b096b71656f8fb32cd18b4c8b1d2334}{DAC\+\_\+\+Type\+Def\+::\+DHR8\+R2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1bde8391647d6422b39ab5ba4f13848b}{DAC\+\_\+\+Type\+Def\+::\+DOR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6b19ffd6acd9c6a5103b93dd64281f63}{SYSCFG\+\_\+\+Type\+Def\+::\+RCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga86b9bede392fee8a53b449494d0856ec}{SYSCFG\+\_\+\+Type\+Def\+::\+CFGR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6965791ec3888f3b58e6a4cb9935defa}{SYSCFG\+\_\+\+Type\+Def\+::\+CFGR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9998b0987b32d9a4357c908b844b5499}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab6f74134bdf610c6d36be93f0ce8929d}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad98d31011d5949f78bd7ed04eef4daf3}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadb180fbfd563ae250f243b4c212b78e2}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MDIER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8757d4382d0b1e41fb980b96507f59b0}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCNTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga82126cf73ed90dfec65c8dbf7e00f876}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MPER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafd93522e257706f438c3ac0b90bbdad9}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MREP}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga665ab7f6359138e3ed90c2fef2c8d770}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP1R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac8164842c14abe920e74cdb3d5118f7d}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac8372aa15145dc78715585799d0d0e13}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ec37e45045f932ac961e6a1d7f164a9}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP3R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaba50b97de51e4600d06fe3e9360f5325}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP4R}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga143694aea9644b14ef27d32665846d48}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED1}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9173d3ec7c92223cf50a56603c81badf}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2fa9028b493d2d6dcc89bfbb8b5ee966}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad5297297806a11928502dcb425980155}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf006efa59d4c5abf790bd70a3efcf4c0}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+DIER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga77e884b308a1a4585d824e0d5409e134}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CNTxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf0c788126b805e9f93be51becea18c12}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+PERxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac4df3ee9d5dd2f809b6def3fa76cdc33}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+REPxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga99afb27e2918e21b7e3b21e2f67669de}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3487083f99a3af25430c110f4366ec80}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1\+CxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0cca425b1c6a0c892cdf8759d43861b0}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP2xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf076ad5f9041deb329c9c0e92aae6105}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP3xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3fba4a76e2736a86f44e1f7588cc3e31}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP4xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga79e2704f413deec31900cdbf751b689e}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga41ac0b59a9585af116bbae29dcf76c78}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2xR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga606bf1818b1a46dcf9b1c5b6332c10f2}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+DTxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf66ec58de15ad11e193a131600a8ca79}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga47efe68443b75c5539907d539ca9c668}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3c9bfd9548d77716a2f5258b9aa1b3f9}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2a32d4e45ee9819ed5f2be2050c28b03}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga21f5ec80fdc4b1e67fccfdb18be44962}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4b47f7b4dcace4e42968ea4197082f22}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga8ac91eb77423dc5391d030c5be66fc5a}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga28e35cbbb5a692c210ac2463c018e4a7}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CHPxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad17150de9b4e785a92682bf66d8c788a}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1x\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5d91e254b579bd9e28e5a92b3039b067}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2x\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9f3842853c6157e11aface4a32f35a92}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+OUTxR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf6f3963811d99c5adbf763eb411f7647}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+FLTxR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa4536c87894593f3aaa9c98a88e1e144}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RESERVED0}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga89f4359b1525d1f2feefdf8a3ce35d04}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2c6b54d79983f6826c486d803108b3ec}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6af5256abc4772559db27a907d19fb54}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad110cb18195f415e8575c76d9795d66b}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaaa46777127ca968055809f6939369b07}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+IER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga948696e86ea3388cb8cd94cb924e6adb}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+OENR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafc0d5fc22ce6426498473ec63be8577c}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabf167844da1fea363b0e0cfb2995b1f1}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga84677e09b97c210707927b4ee3d32942}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae2c73075443374fe48c5907ae64bda3d}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMTRGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae3cf0c13fecf45c47060f2c0f2232ae8}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCMPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga94b0b54e3f736f3f945430499aaa8ef3}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMPER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga65176a38f64ac9fc452595623c3fdfdf}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga84636e1b7e1f1968569803c24fb7db98}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga41f36bdf56cf52b63b06cc8ddd54f235}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae6997817a642785a6b7bb6a9224d2663}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaca2a9247ff62e95c5ef837885aedcfa0}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab369f305ef755734780685591352b6d5}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC3R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga239081534d01e2a85a7eea45274fcd25}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC4R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga165de25f7a95301f28092b8caa9a8375}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+DLLCR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6100cd9090828bfdbedb8d274b63983e}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3535a7da497279a07685a59c8efc9169}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga70a17eae2ce7f3305d983fe6048cbc8a}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7825b4fb16ed6c26323f3d8e5ecd5e6b}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTAUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabc14aed1de9b5f0e8c82b37e1d757dce}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTBUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga832e17c5a214273063420caa7c02caaa}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTCUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gadf6e95bab456e42a39305cdd89c2d2d6}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTDUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1112a23e85aca1a05904f35a21ad3d12}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTEUPR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2f0ce2c57c227823c9878fbf43cf8c8f}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMADR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9745df96e98f3cdc2d05ccefce681f64}{ADC\+\_\+\+Type\+Def\+::\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga89b1ff4376683dd2896ea8b32ded05b2}{ADC\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga1053a65a21af0d27afe1bf9cf7b7aca7}{ADC\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa005e656f528aaad28d70d61c9db9b81}{ADC\+\_\+\+Type\+Def\+::\+JOFR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa20f76044c11042dde41c1060853fb82}{ADC\+\_\+\+Type\+Def\+::\+JOFR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae9c78142f6edf8122384263878d09015}{ADC\+\_\+\+Type\+Def\+::\+JOFR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga92f5c1a5aaa8b286317f923482e09d35}{ADC\+\_\+\+Type\+Def\+::\+JOFR4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga297ac2d83a1837bfdc0333474b977de0}{ADC\+\_\+\+Type\+Def\+::\+HTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafdaf8050fb01739206a92c9ad610f396}{ADC\+\_\+\+Type\+Def\+::\+LTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab272f34d3acb1edeaaeaf087b284d77f}{CEC\+\_\+\+Type\+Def\+::\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga91a55cd277c20e5c5ad228fd9013d014}{CEC\+\_\+\+Type\+Def\+::\+CFGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab8d8a4703a2a87dcd4d1d7b1f38bd464}{CEC\+\_\+\+Type\+Def\+::\+TXDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae2bc7566d4fe07776fc8e5b2ace32981}{CEC\+\_\+\+Type\+Def\+::\+RXDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae4e736a0aa1304172139d21b9d75c08a}{CEC\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gacbba4df34183910fdc40fb2c4918e303}{CEC\+\_\+\+Type\+Def\+::\+IER}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6d6e9648b0861f679699f000c696a89d}{COMP1\+\_\+2\+\_\+\+Type\+Def\+::\+CSR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0c9b2467694436de31c28abf55342668}{COMP\+\_\+\+Type\+Def\+::\+CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5163baa7563204840a69aee0543b76b7}{SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga181ad73082bde7d74010aac16bd373fc}{RTC\+\_\+\+Type\+Def\+::\+BKP16R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga90a305a8e00b357f28daef5041e5a8b1}{RTC\+\_\+\+Type\+Def\+::\+BKP17R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga171288f82cab2623832de779fb435d74}{RTC\+\_\+\+Type\+Def\+::\+BKP18R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga993f54e8feff9254f795dfd3e000fc55}{RTC\+\_\+\+Type\+Def\+::\+BKP19R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga3e391ffa70a17dc5f95a841b5ec7554c}{RTC\+\_\+\+Type\+Def\+::\+BKP20R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga170847c24f166be0939a6eaeed7eeeee}{RTC\+\_\+\+Type\+Def\+::\+BKP21R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga679ec46535cae5149dc4d84e7c5d985c}{RTC\+\_\+\+Type\+Def\+::\+BKP22R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga7836b793c4ecc58a27733329f26550a7}{RTC\+\_\+\+Type\+Def\+::\+BKP23R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabfe68a89c3a7c2620bb0f286d3f58eea}{RTC\+\_\+\+Type\+Def\+::\+BKP24R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga052e275100e4b202808fa4bbe9d5515d}{RTC\+\_\+\+Type\+Def\+::\+BKP25R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaaa12210df2df47a6276270a2b7b2d038}{RTC\+\_\+\+Type\+Def\+::\+BKP26R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga5879b0d3796b1c291f64dbaa57653624}{RTC\+\_\+\+Type\+Def\+::\+BKP27R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gabd26829bfe028b5882d523e7035eb497}{RTC\+\_\+\+Type\+Def\+::\+BKP28R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaa240211cf23c5822f4ac9c690a7a248c}{RTC\+\_\+\+Type\+Def\+::\+BKP29R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga32b51e2f18c68ea5af816d1f231b7ec6}{RTC\+\_\+\+Type\+Def\+::\+BKP30R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4bccd0b2feecc2e2159898857bab6d89}{RTC\+\_\+\+Type\+Def\+::\+BKP31R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga03220df1dc4bf9d933691467643af88f}{SDADC\+\_\+\+Type\+Def\+::\+CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2b3caf133cf8db3730f6ae55b2bc26e0}{SDADC\+\_\+\+Type\+Def\+::\+CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga22de9439613b9139b0bd377b9263cbe2}{SDADC\+\_\+\+Type\+Def\+::\+ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga01ac57ea8bf133c639f13c3178c73db6}{SDADC\+\_\+\+Type\+Def\+::\+CLRISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga53d69d1c76df513fac2d0547f68b5e71}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga729b244ace458d4d14be3a95b1d3df8e}{SDADC\+\_\+\+Type\+Def\+::\+JCHGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0335d31a1f142ab44d1c01cadd2a85ec}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4b76183ef00fad76aad28073c8da7eb9}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9fbb7dd33d33d701d8f1c503a74966bb}{SDADC\+\_\+\+Type\+Def\+::\+CONF0R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4517309c684ebbc175913eec5653eea9}{SDADC\+\_\+\+Type\+Def\+::\+CONF1R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2aff99e7062b5815ebf6ab82a89e37a4}{SDADC\+\_\+\+Type\+Def\+::\+CONF2R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6586bf796e3afd95db81ae93626391a6}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED3}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gafe735be6e34542bae06f7ac5cbd5862f}{SDADC\+\_\+\+Type\+Def\+::\+CONFCHR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga4d87ba5c536d70f8b47b82310836a868}{SDADC\+\_\+\+Type\+Def\+::\+CONFCHR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga52b21703ade57aad74d4e7acbdbeed78}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED4}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gac6b05dd051600d4b189bd93d324be146}{SDADC\+\_\+\+Type\+Def\+::\+JDATAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6f114e285adf2978b48a51b21ea4e5c1}{SDADC\+\_\+\+Type\+Def\+::\+RDATAR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gab698fec51f1524929fb87b15e441e769}{SDADC\+\_\+\+Type\+Def\+::\+RESERVED5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga074f6d5689e2b7752ef3de448bd98846}{SDADC\+\_\+\+Type\+Def\+::\+JDATA12R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga48a428d8f9a2b37702311b67fb4aa555}{SDADC\+\_\+\+Type\+Def\+::\+RDATA12R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6e33ce811bbbc361d2aea5b81821129b}{SDADC\+\_\+\+Type\+Def\+::\+JDATA13R}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga2058b0f7008db6a1dd540a5299bb87c8}{SDADC\+\_\+\+Type\+Def\+::\+RDATA13R}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s___device_gaaf432a8a8948613f4f66fcace5d2e5fe}\label{group___c_m_s_i_s___device_gaaf432a8a8948613f4f66fcace5d2e5fe} 
\index{CMSIS\_Device@{CMSIS\_Device}!ACR@{ACR}}
\index{ACR@{ACR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+ACR}

FLASH access control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gae6997817a642785a6b7bb6a9224d2663}\label{group___c_m_s_i_s___device_gae6997817a642785a6b7bb6a9224d2663} 
\index{CMSIS\_Device@{CMSIS\_Device}!ADC1R@{ADC1R}}
\index{ADC1R@{ADC1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ADC1R}{ADC1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC1R}

HRTIM ADC Trigger 1 register, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_gaca2a9247ff62e95c5ef837885aedcfa0}\label{group___c_m_s_i_s___device_gaca2a9247ff62e95c5ef837885aedcfa0} 
\index{CMSIS\_Device@{CMSIS\_Device}!ADC2R@{ADC2R}}
\index{ADC2R@{ADC2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ADC2R}{ADC2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC2R}

HRTIM ADC Trigger 2 register, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_gab369f305ef755734780685591352b6d5}\label{group___c_m_s_i_s___device_gab369f305ef755734780685591352b6d5} 
\index{CMSIS\_Device@{CMSIS\_Device}!ADC3R@{ADC3R}}
\index{ADC3R@{ADC3R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ADC3R}{ADC3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC3R}

HRTIM ADC Trigger 3 register, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_ga239081534d01e2a85a7eea45274fcd25}\label{group___c_m_s_i_s___device_ga239081534d01e2a85a7eea45274fcd25} 
\index{CMSIS\_Device@{CMSIS\_Device}!ADC4R@{ADC4R}}
\index{ADC4R@{ADC4R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ADC4R}{ADC4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ADC4R}

HRTIM ADC Trigger 4 register, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_gaf5b9bb2c6faec85580a3113de9af2fd0}\label{group___c_m_s_i_s___device_gaf5b9bb2c6faec85580a3113de9af2fd0} 
\index{CMSIS\_Device@{CMSIS\_Device}!AFR@{AFR}}
\index{AFR@{AFR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+AFR}

GPIO alternate function registers, Address offset\+: 0x20-\/0x24 \Hypertarget{group___c_m_s_i_s___device_gabaebc9204bbc1708356435a5a01e70eb}\label{group___c_m_s_i_s___device_gabaebc9204bbc1708356435a5a01e70eb} 
\index{CMSIS\_Device@{CMSIS\_Device}!AHBENR@{AHBENR}}
\index{AHBENR@{AHBENR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AHBENR}{AHBENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHBENR}

RCC AHB peripheral clock register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga46a098b026c5e85770e7a7f05a35d49c}\label{group___c_m_s_i_s___device_ga46a098b026c5e85770e7a7f05a35d49c} 
\index{CMSIS\_Device@{CMSIS\_Device}!AHBRSTR@{AHBRSTR}}
\index{AHBRSTR@{AHBRSTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AHBRSTR}{AHBRSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHBRSTR}

RCC AHB peripheral reset register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gad7e54d5c5a4b9fd1e26aca85b1e36c7f}\label{group___c_m_s_i_s___device_gad7e54d5c5a4b9fd1e26aca85b1e36c7f} 
\index{CMSIS\_Device@{CMSIS\_Device}!ALRMAR@{ALRMAR}}
\index{ALRMAR@{ALRMAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ALRMAR}{ALRMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMAR}

RTC alarm A register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gac5b2e3c0dcdcb569f3fe15dfe3794bc1}\label{group___c_m_s_i_s___device_gac5b2e3c0dcdcb569f3fe15dfe3794bc1} 
\index{CMSIS\_Device@{CMSIS\_Device}!ALRMASSR@{ALRMASSR}}
\index{ALRMASSR@{ALRMASSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ALRMASSR}{ALRMASSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMASSR}

RTC alarm A sub second register, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_ga9816616e1f00955c8982469d0dd9c953}\label{group___c_m_s_i_s___device_ga9816616e1f00955c8982469d0dd9c953} 
\index{CMSIS\_Device@{CMSIS\_Device}!ALRMBR@{ALRMBR}}
\index{ALRMBR@{ALRMBR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ALRMBR}{ALRMBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMBR}

RTC alarm B register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga249009cd672e7bcd52df1a41de4619e1}\label{group___c_m_s_i_s___device_ga249009cd672e7bcd52df1a41de4619e1} 
\index{CMSIS\_Device@{CMSIS\_Device}!ALRMBSSR@{ALRMBSSR}}
\index{ALRMBSSR@{ALRMBSSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ALRMBSSR}{ALRMBSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMBSSR}

RTC alarm B sub second register, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_gaec7622ba90341c9faf843d9ee54a759f}\label{group___c_m_s_i_s___device_gaec7622ba90341c9faf843d9ee54a759f} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR}

RCC APB1 peripheral clock enable register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gaac341c7e09cd5224327eeb7d9f122bed}\label{group___c_m_s_i_s___device_gaac341c7e09cd5224327eeb7d9f122bed} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB1FZ@{APB1FZ}}
\index{APB1FZ@{APB1FZ}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB1FZ}{APB1FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+APB1\+FZ}

Debug MCU APB1 freeze register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga600f4d6d592f43edb2fc653c5cba023a}\label{group___c_m_s_i_s___device_ga600f4d6d592f43edb2fc653c5cba023a} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR}

RCC APB1 peripheral reset register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga619b4c22f630a269dfd0c331f90f6868}\label{group___c_m_s_i_s___device_ga619b4c22f630a269dfd0c331f90f6868} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+ENR}

RCC APB2 peripheral clock enable register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_ga011f892d86367dbe786964b14bc515a6}\label{group___c_m_s_i_s___device_ga011f892d86367dbe786964b14bc515a6} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB2FZ}{APB2FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+APB2\+FZ}

Debug MCU APB2 freeze register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga4491ab20a44b70bf7abd247791676a59}\label{group___c_m_s_i_s___device_ga4491ab20a44b70bf7abd247791676a59} 
\index{CMSIS\_Device@{CMSIS\_Device}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga9cd77bc29038841798b4b63c5cecdb9d}\label{group___c_m_s_i_s___device_ga9cd77bc29038841798b4b63c5cecdb9d} 
\index{CMSIS\_Device@{CMSIS\_Device}!AR@{AR}}
\index{AR@{AR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AR}{AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+AR}

FLASH address register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga6a42766a6ca3c7fe10a810ebd6b9d627}\label{group___c_m_s_i_s___device_ga6a42766a6ca3c7fe10a810ebd6b9d627} 
\index{CMSIS\_Device@{CMSIS\_Device}!ARR@{ARR}}
\index{ARR@{ARR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+ARR}

TIM auto-\/reload register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga02a34c693903ef6ac7326ed02582fdcf}\label{group___c_m_s_i_s___device_ga02a34c693903ef6ac7326ed02582fdcf} 
\index{CMSIS\_Device@{CMSIS\_Device}!AWD2CR@{AWD2CR}}
\index{AWD2CR@{AWD2CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AWD2CR}{AWD2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+AWD2\+CR}

ADC Analog Watchdog 2 Configuration Register, Address offset\+: 0x\+A0 \Hypertarget{group___c_m_s_i_s___device_ga3be9b42a9cf52d1b6776c2cfa439592f}\label{group___c_m_s_i_s___device_ga3be9b42a9cf52d1b6776c2cfa439592f} 
\index{CMSIS\_Device@{CMSIS\_Device}!AWD3CR@{AWD3CR}}
\index{AWD3CR@{AWD3CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{AWD3CR}{AWD3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+AWD3\+CR}

ADC Analog Watchdog 3 Configuration Register, Address offset\+: 0x\+A4 \Hypertarget{group___c_m_s_i_s___device_ga05be375db50e8c9dd24fb3bcf42d7cf1}\label{group___c_m_s_i_s___device_ga05be375db50e8c9dd24fb3bcf42d7cf1} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+BDCR}

RCC Backup domain control register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga2f0ce2c57c227823c9878fbf43cf8c8f}\label{group___c_m_s_i_s___device_ga2f0ce2c57c227823c9878fbf43cf8c8f} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDMADR@{BDMADR}}
\index{BDMADR@{BDMADR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDMADR}{BDMADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMADR}

HRTIM Burst DMA Master Data register, Address offset\+: 0x70 \Hypertarget{group___c_m_s_i_s___device_ga70a17eae2ce7f3305d983fe6048cbc8a}\label{group___c_m_s_i_s___device_ga70a17eae2ce7f3305d983fe6048cbc8a} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDMUPR@{BDMUPR}}
\index{BDMUPR@{BDMUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDMUPR}{BDMUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDMUPR}

HRTIM Burst DMA Master Timer update register, Address offset\+: 0x58 \Hypertarget{group___c_m_s_i_s___device_ga7825b4fb16ed6c26323f3d8e5ecd5e6b}\label{group___c_m_s_i_s___device_ga7825b4fb16ed6c26323f3d8e5ecd5e6b} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTAUPR@{BDTAUPR}}
\index{BDTAUPR@{BDTAUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTAUPR}{BDTAUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTAUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x5C \Hypertarget{group___c_m_s_i_s___device_gabc14aed1de9b5f0e8c82b37e1d757dce}\label{group___c_m_s_i_s___device_gabc14aed1de9b5f0e8c82b37e1d757dce} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTBUPR@{BDTBUPR}}
\index{BDTBUPR@{BDTBUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTBUPR}{BDTBUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTBUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_ga832e17c5a214273063420caa7c02caaa}\label{group___c_m_s_i_s___device_ga832e17c5a214273063420caa7c02caaa} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTCUPR@{BDTCUPR}}
\index{BDTCUPR@{BDTCUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTCUPR}{BDTCUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTCUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_gadf6e95bab456e42a39305cdd89c2d2d6}\label{group___c_m_s_i_s___device_gadf6e95bab456e42a39305cdd89c2d2d6} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTDUPR@{BDTDUPR}}
\index{BDTDUPR@{BDTDUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTDUPR}{BDTDUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTDUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x68 \Hypertarget{group___c_m_s_i_s___device_ga1112a23e85aca1a05904f35a21ad3d12}\label{group___c_m_s_i_s___device_ga1112a23e85aca1a05904f35a21ad3d12} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTEUPR@{BDTEUPR}}
\index{BDTEUPR@{BDTEUPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTEUPR}{BDTEUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BDTEUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x6C \Hypertarget{group___c_m_s_i_s___device_ga137d3523b60951eca1e4130257b2b23d}\label{group___c_m_s_i_s___device_ga137d3523b60951eca1e4130257b2b23d} 
\index{CMSIS\_Device@{CMSIS\_Device}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BDTR}{BDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+BDTR}

TIM break and dead-\/time register, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_gab32c76ca1f3bd0f0f46d42c2dfa74524}\label{group___c_m_s_i_s___device_gab32c76ca1f3bd0f0f46d42c2dfa74524} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP0R}

RTC backup register 0, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga5feba3d5adae3f234b3d172459163c5a}\label{group___c_m_s_i_s___device_ga5feba3d5adae3f234b3d172459163c5a} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP10R}

RTC backup register 10, Address offset\+: 0x78 \Hypertarget{group___c_m_s_i_s___device_ga8fef38e1e122778601e18f5b757c037a}\label{group___c_m_s_i_s___device_ga8fef38e1e122778601e18f5b757c037a} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP11R}

RTC backup register 11, Address offset\+: 0x7C \Hypertarget{group___c_m_s_i_s___device_ga6606b5d249f923aa15ab74b382cbaf7e}\label{group___c_m_s_i_s___device_ga6606b5d249f923aa15ab74b382cbaf7e} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP12R}

RTC backup register 12, Address offset\+: 0x80 \Hypertarget{group___c_m_s_i_s___device_ga138903d4681455a660dccbaf3409263d}\label{group___c_m_s_i_s___device_ga138903d4681455a660dccbaf3409263d} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP13R}

RTC backup register 13, Address offset\+: 0x84 \Hypertarget{group___c_m_s_i_s___device_gadaae50f5c3213014fb9818eaee389676}\label{group___c_m_s_i_s___device_gadaae50f5c3213014fb9818eaee389676} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP14R}

RTC backup register 14, Address offset\+: 0x88 \Hypertarget{group___c_m_s_i_s___device_ga797f43f9cc1858baebd1799be288dff6}\label{group___c_m_s_i_s___device_ga797f43f9cc1858baebd1799be288dff6} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP15R}

RTC backup register 15, Address offset\+: 0x8C \Hypertarget{group___c_m_s_i_s___device_ga181ad73082bde7d74010aac16bd373fc}\label{group___c_m_s_i_s___device_ga181ad73082bde7d74010aac16bd373fc} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP16R@{BKP16R}}
\index{BKP16R@{BKP16R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP16R}{BKP16R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP16R}

RTC backup register 16, Address offset\+: 0x90 \Hypertarget{group___c_m_s_i_s___device_ga90a305a8e00b357f28daef5041e5a8b1}\label{group___c_m_s_i_s___device_ga90a305a8e00b357f28daef5041e5a8b1} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP17R@{BKP17R}}
\index{BKP17R@{BKP17R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP17R}{BKP17R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP17R}

RTC backup register 17, Address offset\+: 0x94 \Hypertarget{group___c_m_s_i_s___device_ga171288f82cab2623832de779fb435d74}\label{group___c_m_s_i_s___device_ga171288f82cab2623832de779fb435d74} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP18R@{BKP18R}}
\index{BKP18R@{BKP18R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP18R}{BKP18R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP18R}

RTC backup register 18, Address offset\+: 0x98 \Hypertarget{group___c_m_s_i_s___device_ga993f54e8feff9254f795dfd3e000fc55}\label{group___c_m_s_i_s___device_ga993f54e8feff9254f795dfd3e000fc55} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP19R@{BKP19R}}
\index{BKP19R@{BKP19R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP19R}{BKP19R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP19R}

RTC backup register 19, Address offset\+: 0x9C \Hypertarget{group___c_m_s_i_s___device_ga5439bfca3708c6b8be6a74626f06111f}\label{group___c_m_s_i_s___device_ga5439bfca3708c6b8be6a74626f06111f} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP1R}

RTC backup register 1, Address offset\+: 0x54 \Hypertarget{group___c_m_s_i_s___device_ga3e391ffa70a17dc5f95a841b5ec7554c}\label{group___c_m_s_i_s___device_ga3e391ffa70a17dc5f95a841b5ec7554c} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP20R@{BKP20R}}
\index{BKP20R@{BKP20R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP20R}{BKP20R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP20R}

RTC backup register 20, Address offset\+: 0x\+A0 \Hypertarget{group___c_m_s_i_s___device_ga170847c24f166be0939a6eaeed7eeeee}\label{group___c_m_s_i_s___device_ga170847c24f166be0939a6eaeed7eeeee} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP21R@{BKP21R}}
\index{BKP21R@{BKP21R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP21R}{BKP21R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP21R}

RTC backup register 21, Address offset\+: 0x\+A4 \Hypertarget{group___c_m_s_i_s___device_ga679ec46535cae5149dc4d84e7c5d985c}\label{group___c_m_s_i_s___device_ga679ec46535cae5149dc4d84e7c5d985c} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP22R@{BKP22R}}
\index{BKP22R@{BKP22R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP22R}{BKP22R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP22R}

RTC backup register 22, Address offset\+: 0x\+A8 \Hypertarget{group___c_m_s_i_s___device_ga7836b793c4ecc58a27733329f26550a7}\label{group___c_m_s_i_s___device_ga7836b793c4ecc58a27733329f26550a7} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP23R@{BKP23R}}
\index{BKP23R@{BKP23R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP23R}{BKP23R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP23R}

RTC backup register 23, Address offset\+: 0x\+AC \Hypertarget{group___c_m_s_i_s___device_gabfe68a89c3a7c2620bb0f286d3f58eea}\label{group___c_m_s_i_s___device_gabfe68a89c3a7c2620bb0f286d3f58eea} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP24R@{BKP24R}}
\index{BKP24R@{BKP24R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP24R}{BKP24R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP24R}

RTC backup register 24, Address offset\+: 0x\+B0 \Hypertarget{group___c_m_s_i_s___device_ga052e275100e4b202808fa4bbe9d5515d}\label{group___c_m_s_i_s___device_ga052e275100e4b202808fa4bbe9d5515d} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP25R@{BKP25R}}
\index{BKP25R@{BKP25R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP25R}{BKP25R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP25R}

RTC backup register 25, Address offset\+: 0x\+B4 \Hypertarget{group___c_m_s_i_s___device_gaaa12210df2df47a6276270a2b7b2d038}\label{group___c_m_s_i_s___device_gaaa12210df2df47a6276270a2b7b2d038} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP26R@{BKP26R}}
\index{BKP26R@{BKP26R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP26R}{BKP26R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP26R}

RTC backup register 26, Address offset\+: 0x\+B8 \Hypertarget{group___c_m_s_i_s___device_ga5879b0d3796b1c291f64dbaa57653624}\label{group___c_m_s_i_s___device_ga5879b0d3796b1c291f64dbaa57653624} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP27R@{BKP27R}}
\index{BKP27R@{BKP27R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP27R}{BKP27R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP27R}

RTC backup register 27, Address offset\+: 0x\+BC \Hypertarget{group___c_m_s_i_s___device_gabd26829bfe028b5882d523e7035eb497}\label{group___c_m_s_i_s___device_gabd26829bfe028b5882d523e7035eb497} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP28R@{BKP28R}}
\index{BKP28R@{BKP28R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP28R}{BKP28R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP28R}

RTC backup register 28, Address offset\+: 0x\+C0 \Hypertarget{group___c_m_s_i_s___device_gaa240211cf23c5822f4ac9c690a7a248c}\label{group___c_m_s_i_s___device_gaa240211cf23c5822f4ac9c690a7a248c} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP29R@{BKP29R}}
\index{BKP29R@{BKP29R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP29R}{BKP29R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP29R}

RTC backup register 29, Address offset\+: 0x\+C4 \Hypertarget{group___c_m_s_i_s___device_gaa845c401b24d2ef1049f489f26d35626}\label{group___c_m_s_i_s___device_gaa845c401b24d2ef1049f489f26d35626} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP2R}

RTC backup register 2, Address offset\+: 0x58 \Hypertarget{group___c_m_s_i_s___device_ga32b51e2f18c68ea5af816d1f231b7ec6}\label{group___c_m_s_i_s___device_ga32b51e2f18c68ea5af816d1f231b7ec6} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP30R@{BKP30R}}
\index{BKP30R@{BKP30R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP30R}{BKP30R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP30R}

RTC backup register 30, Address offset\+: 0x\+C8 \Hypertarget{group___c_m_s_i_s___device_ga4bccd0b2feecc2e2159898857bab6d89}\label{group___c_m_s_i_s___device_ga4bccd0b2feecc2e2159898857bab6d89} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP31R@{BKP31R}}
\index{BKP31R@{BKP31R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP31R}{BKP31R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP31R}

RTC backup register 31, Address offset\+: 0x\+CC \Hypertarget{group___c_m_s_i_s___device_gac3802c3b17482a0667fb34ddd1863434}\label{group___c_m_s_i_s___device_gac3802c3b17482a0667fb34ddd1863434} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP3R}

RTC backup register 3, Address offset\+: 0x5C \Hypertarget{group___c_m_s_i_s___device_ga6131b2f2896c122cf223206e4cfd2bd0}\label{group___c_m_s_i_s___device_ga6131b2f2896c122cf223206e4cfd2bd0} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP4R}

RTC backup register 4, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_ga0f3a33de81247ec5729e400a1261f917}\label{group___c_m_s_i_s___device_ga0f3a33de81247ec5729e400a1261f917} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP5R}

RTC backup register 5, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_ga766e2071c5826e3a299ae1cd5bbf06f7}\label{group___c_m_s_i_s___device_ga766e2071c5826e3a299ae1cd5bbf06f7} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP6R}

RTC backup register 6, Address offset\+: 0x68 \Hypertarget{group___c_m_s_i_s___device_ga9934af6ae6b3f5660204d48ceb2f3192}\label{group___c_m_s_i_s___device_ga9934af6ae6b3f5660204d48ceb2f3192} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP7R}

RTC backup register 7, Address offset\+: 0x6C \Hypertarget{group___c_m_s_i_s___device_ga0e7fca11f1c953270ee0ee6028860add}\label{group___c_m_s_i_s___device_ga0e7fca11f1c953270ee0ee6028860add} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP8R}

RTC backup register 8, Address offset\+: 0x70 \Hypertarget{group___c_m_s_i_s___device_gabadf1ac26350bf00575428be6a05708b}\label{group___c_m_s_i_s___device_gabadf1ac26350bf00575428be6a05708b} 
\index{CMSIS\_Device@{CMSIS\_Device}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+BKP9R}

RTC backup register 9, Address offset\+: 0x74 \Hypertarget{group___c_m_s_i_s___device_gae3cf0c13fecf45c47060f2c0f2232ae8}\label{group___c_m_s_i_s___device_gae3cf0c13fecf45c47060f2c0f2232ae8} 
\index{CMSIS\_Device@{CMSIS\_Device}!BMCMPR@{BMCMPR}}
\index{BMCMPR@{BMCMPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BMCMPR}{BMCMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCMPR}

HRTIM Burst mode compare register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga84677e09b97c210707927b4ee3d32942}\label{group___c_m_s_i_s___device_ga84677e09b97c210707927b4ee3d32942} 
\index{CMSIS\_Device@{CMSIS\_Device}!BMCR@{BMCR}}
\index{BMCR@{BMCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BMCR}{BMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMCR}

HRTIM Burst mode control register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga94b0b54e3f736f3f945430499aaa8ef3}\label{group___c_m_s_i_s___device_ga94b0b54e3f736f3f945430499aaa8ef3} 
\index{CMSIS\_Device@{CMSIS\_Device}!BMPER@{BMPER}}
\index{BMPER@{BMPER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BMPER}{BMPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMPER}

HRTIM Burst mode period register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_gae2c73075443374fe48c5907ae64bda3d}\label{group___c_m_s_i_s___device_gae2c73075443374fe48c5907ae64bda3d} 
\index{CMSIS\_Device@{CMSIS\_Device}!BMTRGR@{BMTRGR}}
\index{BMTRGR@{BMTRGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BMTRGR}{BMTRGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+BMTRGR}

HRTIM Busrt mode trigger register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gaab918bfbfae459789db1fd0b220c7f21}\label{group___c_m_s_i_s___device_gaab918bfbfae459789db1fd0b220c7f21} 
\index{CMSIS\_Device@{CMSIS\_Device}!BRR@{BRR}}
\index{BRR@{BRR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BRR}{BRR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BRR}

GPIO bit reset register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga6ef06ba9d8dc2dc2a0855766369fa7c9}\label{group___c_m_s_i_s___device_ga6ef06ba9d8dc2dc2a0855766369fa7c9} 
\index{CMSIS\_Device@{CMSIS\_Device}!BRR@{BRR}}
\index{BRR@{BRR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BRR}{BRR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+BRR}

USART Baud rate register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_gad4b5f8bc936e26e3980686d2aba9d882}\label{group___c_m_s_i_s___device_gad4b5f8bc936e26e3980686d2aba9d882} 
\index{CMSIS\_Device@{CMSIS\_Device}!BSRRH@{BSRRH}}
\index{BSRRH@{BSRRH}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BSRRH}{BSRRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRRH}

GPIO port bit set/reset high register, Address offset\+: 0x1A ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad2528bbb921532be8116534651b1faee}\label{group___c_m_s_i_s___device_gad2528bbb921532be8116534651b1faee} 
\index{CMSIS\_Device@{CMSIS\_Device}!BSRRL@{BSRRL}}
\index{BSRRL@{BSRRL}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BSRRL}{BSRRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRRL}

GPIO port bit set/reset low register, Address offset\+: 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga595086949677f98d2cc1900af3f08c1c}\label{group___c_m_s_i_s___device_ga595086949677f98d2cc1900af3f08c1c} 
\index{CMSIS\_Device@{CMSIS\_Device}!BTABLE@{BTABLE}}
\index{BTABLE@{BTABLE}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BTABLE}{BTABLE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+BTABLE}

Buffer Table address register, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga178aa2d1140b9f8bfbed40a631454b3b}\label{group___c_m_s_i_s___device_ga178aa2d1140b9f8bfbed40a631454b3b} 
\index{CMSIS\_Device@{CMSIS\_Device}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BTCR}{BTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+BTCR}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C \Hypertarget{group___c_m_s_i_s___device_gaccad1e4155459a13369f5ad0e7c6da29}\label{group___c_m_s_i_s___device_gaccad1e4155459a13369f5ad0e7c6da29} 
\index{CMSIS\_Device@{CMSIS\_Device}!BTR@{BTR}}
\index{BTR@{BTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BTR}{BTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+BTR}

CAN bit timing register, Address offset\+: 0x1C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga7853492c4e52cc8466b313b0754f807f}\label{group___c_m_s_i_s___device_ga7853492c4e52cc8466b313b0754f807f} 
\index{CMSIS\_Device@{CMSIS\_Device}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def\+::\+BWTR}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C \Hypertarget{group___c_m_s_i_s___device_ga685111833b5ed05fa8199fcac1f404b6}\label{group___c_m_s_i_s___device_ga685111833b5ed05fa8199fcac1f404b6} 
\index{CMSIS\_Device@{CMSIS\_Device}!CALFACT@{CALFACT}}
\index{CALFACT@{CALFACT}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CALFACT}{CALFACT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CALFACT}

ADC Calibration Factors, Address offset\+: 0x\+B4 \Hypertarget{group___c_m_s_i_s___device_gaea66ea813830c2f3ff207464794397a4}\label{group___c_m_s_i_s___device_gaea66ea813830c2f3ff207464794397a4} 
\index{CMSIS\_Device@{CMSIS\_Device}!CALR@{CALR}}
\index{CALR@{CALR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CALR}{CALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+CALR}

RTC calibration register, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_gad7271cc1eec9ef16e4ee5401626c0b3b}\label{group___c_m_s_i_s___device_gad7271cc1eec9ef16e4ee5401626c0b3b} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCER@{CCER}}
\index{CCER@{CCER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCER}{CCER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCER}

TIM capture/compare enable register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga0f2291e7efdf3222689ef13e9be2ea4a}\label{group___c_m_s_i_s___device_ga0f2291e7efdf3222689ef13e9be2ea4a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCMR1}{CCMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCMR1}

TIM capture/compare mode register 1, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gaa8129ca70a2232c91c8cfcaf375249f6}\label{group___c_m_s_i_s___device_gaa8129ca70a2232c91c8cfcaf375249f6} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCMR2}{CCMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCMR2}

TIM capture/compare mode register 2, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gac0dcd8f9118b07b16cd79d03cb1a0904}\label{group___c_m_s_i_s___device_gac0dcd8f9118b07b16cd79d03cb1a0904} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCMR3@{CCMR3}}
\index{CCMR3@{CCMR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCMR3}{CCMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCMR3}

TIM capture/compare mode register 3, Address offset\+: 0x54 \Hypertarget{group___c_m_s_i_s___device_gaee6d4af7571a1bad2fec9e7b53733277}\label{group___c_m_s_i_s___device_gaee6d4af7571a1bad2fec9e7b53733277} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR}{CCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CCR}

ADC common control register, Address offset\+: ADC1/3 base address + 0x308 \Hypertarget{group___c_m_s_i_s___device_gaa4938d438293f76ff6d9a262715c23eb}\label{group___c_m_s_i_s___device_gaa4938d438293f76ff6d9a262715c23eb} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR}{CCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}

DMA channel x configuration register ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0dd9c06729a5eb6179c6d0d60faca7ed}\label{group___c_m_s_i_s___device_ga0dd9c06729a5eb6179c6d0d60faca7ed} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR1}{CCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR1}

TIM capture/compare register 1, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_ga4d1171e9a61538424b8ef1f2571986d0}\label{group___c_m_s_i_s___device_ga4d1171e9a61538424b8ef1f2571986d0} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR2}{CCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR2}

TIM capture/compare register 2, Address offset\+: 0x38 \Hypertarget{group___c_m_s_i_s___device_gac83441bfb8d0287080dcbd945a272a74}\label{group___c_m_s_i_s___device_gac83441bfb8d0287080dcbd945a272a74} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR3}{CCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR3}

TIM capture/compare register 3, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_ga5ba381c3f312fdf5e0b4119641b3b0aa}\label{group___c_m_s_i_s___device_ga5ba381c3f312fdf5e0b4119641b3b0aa} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR4}{CCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR4}

TIM capture/compare register 4, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_gaf30dc563e6c1b7b7e01e393feb484080}\label{group___c_m_s_i_s___device_gaf30dc563e6c1b7b7e01e393feb484080} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR5@{CCR5}}
\index{CCR5@{CCR5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR5}{CCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR5}

TIM capture/compare register5, Address offset\+: 0x58 \Hypertarget{group___c_m_s_i_s___device_ga374f851b5f1097a3ebd3f494ded6512a}\label{group___c_m_s_i_s___device_ga374f851b5f1097a3ebd3f494ded6512a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CCR6@{CCR6}}
\index{CCR6@{CCR6}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CCR6}{CCR6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CCR6}

TIM capture/compare register 4, Address offset\+: 0x5C \Hypertarget{group___c_m_s_i_s___device_ga6f7399bf70f677ef5de46a3038f414e1}\label{group___c_m_s_i_s___device_ga6f7399bf70f677ef5de46a3038f414e1} 
\index{CMSIS\_Device@{CMSIS\_Device}!CDR@{CDR}}
\index{CDR@{CDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CDR}{CDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CDR}

ADC common regular data register for dual AND triple modes, Address offset\+: ADC1/3 base address + 0x30C \Hypertarget{group___c_m_s_i_s___device_ga40a83116e2176d7197fc4b7d0eb08609}\label{group___c_m_s_i_s___device_ga40a83116e2176d7197fc4b7d0eb08609} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR}{CFGR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CFGR}

ADC Configuration register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga0721b1b729c313211126709559fad371}\label{group___c_m_s_i_s___device_ga0721b1b729c313211126709559fad371} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR}{CFGR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CFGR}

RCC clock configuration register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga91a55cd277c20e5c5ad228fd9013d014}\label{group___c_m_s_i_s___device_ga91a55cd277c20e5c5ad228fd9013d014} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR}{CFGR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+CFGR}

CEC configuration register, Address offset\+:0x04 \Hypertarget{group___c_m_s_i_s___device_ga5e0e229c223361eee4278d585787ace1}\label{group___c_m_s_i_s___device_ga5e0e229c223361eee4278d585787ace1} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gaa643f1162e93489204200a465e11fd86}\label{group___c_m_s_i_s___device_gaa643f1162e93489204200a465e11fd86} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR2}{CFGR2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gaf4b0f200c36cbfd1a449e2a85b372ef9}\label{group___c_m_s_i_s___device_gaf4b0f200c36cbfd1a449e2a85b372ef9} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR2}{CFGR2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CFGR2}

RCC clock configuration register 2, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_gaefff89d2cb0047b1fbd254a034404acf}\label{group___c_m_s_i_s___device_gaefff89d2cb0047b1fbd254a034404acf} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR3@{CFGR3}}
\index{CFGR3@{CFGR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR3}{CFGR3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CFGR3}

RCC clock configuration register 3, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga86b9bede392fee8a53b449494d0856ec}\label{group___c_m_s_i_s___device_ga86b9bede392fee8a53b449494d0856ec} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR3@{CFGR3}}
\index{CFGR3@{CFGR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR3}{CFGR3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR3}

SYSCFG configuration register 3, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga6965791ec3888f3b58e6a4cb9935defa}\label{group___c_m_s_i_s___device_ga6965791ec3888f3b58e6a4cb9935defa} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFGR4@{CFGR4}}
\index{CFGR4@{CFGR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFGR4}{CFGR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+CFGR4}

SYSCFG configuration register 4, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_gadcd6a7e5d75022e46ce60291f4b8544c}\label{group___c_m_s_i_s___device_gadcd6a7e5d75022e46ce60291f4b8544c} 
\index{CMSIS\_Device@{CMSIS\_Device}!CFR@{CFR}}
\index{CFR@{CFR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WWDG\+\_\+\+Type\+Def\+::\+CFR}

WWDG Configuration register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga28e35cbbb5a692c210ac2463c018e4a7}\label{group___c_m_s_i_s___device_ga28e35cbbb5a692c210ac2463c018e4a7} 
\index{CMSIS\_Device@{CMSIS\_Device}!CHPxR@{CHPxR}}
\index{CHPxR@{CHPxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CHPxR}{CHPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CHPxR}

HRTIM Timerx Chopper register, Address offset\+: 0x58 \Hypertarget{group___c_m_s_i_s___device_gaeadf3a69dd5795db4638f71938704ff0}\label{group___c_m_s_i_s___device_gaeadf3a69dd5795db4638f71938704ff0} 
\index{CMSIS\_Device@{CMSIS\_Device}!CIR@{CIR}}
\index{CIR@{CIR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CIR}

RCC clock interrupt register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga01ac57ea8bf133c639f13c3178c73db6}\label{group___c_m_s_i_s___device_ga01ac57ea8bf133c639f13c3178c73db6} 
\index{CMSIS\_Device@{CMSIS\_Device}!CLRISR@{CLRISR}}
\index{CLRISR@{CLRISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CLRISR}{CLRISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CLRISR}

SDADC clear interrupt and status register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga7a9886b5f9e0edaf5ced3d1870b33ad7}\label{group___c_m_s_i_s___device_ga7a9886b5f9e0edaf5ced3d1870b33ad7} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CMAR}

DMA channel x memory address register ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga3487083f99a3af25430c110f4366ec80}\label{group___c_m_s_i_s___device_ga3487083f99a3af25430c110f4366ec80} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMP1CxR@{CMP1CxR}}
\index{CMP1CxR@{CMP1CxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMP1CxR}{CMP1CxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1\+CxR}

HRTIM Timerx compare 1 compound register, Address offset\+: 0x20 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga99afb27e2918e21b7e3b21e2f67669de}\label{group___c_m_s_i_s___device_ga99afb27e2918e21b7e3b21e2f67669de} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMP1xR@{CMP1xR}}
\index{CMP1xR@{CMP1xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMP1xR}{CMP1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP1xR}

HRTIM Timerx compare 1 register, Address offset\+: 0x1C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0cca425b1c6a0c892cdf8759d43861b0}\label{group___c_m_s_i_s___device_ga0cca425b1c6a0c892cdf8759d43861b0} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMP2xR@{CMP2xR}}
\index{CMP2xR@{CMP2xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMP2xR}{CMP2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP2xR}

HRTIM Timerx compare 2 register, Address offset\+: 0x24 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaf076ad5f9041deb329c9c0e92aae6105}\label{group___c_m_s_i_s___device_gaf076ad5f9041deb329c9c0e92aae6105} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMP3xR@{CMP3xR}}
\index{CMP3xR@{CMP3xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMP3xR}{CMP3xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP3xR}

HRTIM Timerx compare 3 register, Address offset\+: 0x28 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga3fba4a76e2736a86f44e1f7588cc3e31}\label{group___c_m_s_i_s___device_ga3fba4a76e2736a86f44e1f7588cc3e31} 
\index{CMSIS\_Device@{CMSIS\_Device}!CMP4xR@{CMP4xR}}
\index{CMP4xR@{CMP4xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CMP4xR}{CMP4xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CMP4xR}

HRTIM Timerx compare 4 register, Address offset\+: 0x2C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaf1c675e412fb96e38b6b4630b88c5676}\label{group___c_m_s_i_s___device_gaf1c675e412fb96e38b6b4630b88c5676} 
\index{CMSIS\_Device@{CMSIS\_Device}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CNDTR}

DMA channel x number of data register ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga6fdd2a7fb88d28670b472aaac0d9d262}\label{group___c_m_s_i_s___device_ga6fdd2a7fb88d28670b472aaac0d9d262} 
\index{CMSIS\_Device@{CMSIS\_Device}!CNT@{CNT}}
\index{CNT@{CNT}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CNT}

TIM counter register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga4498c5c5730133fd8f3d032333df1622}\label{group___c_m_s_i_s___device_ga4498c5c5730133fd8f3d032333df1622} 
\index{CMSIS\_Device@{CMSIS\_Device}!CNTR@{CNTR}}
\index{CNTR@{CNTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CNTR}{CNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+CNTR}

Control register, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_ga77e884b308a1a4585d824e0d5409e134}\label{group___c_m_s_i_s___device_ga77e884b308a1a4585d824e0d5409e134} 
\index{CMSIS\_Device@{CMSIS\_Device}!CNTxR@{CNTxR}}
\index{CNTxR@{CNTxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CNTxR}{CNTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CNTxR}

HRTIM Timerx counter register, Address offset\+: 0x10 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga9fbb7dd33d33d701d8f1c503a74966bb}\label{group___c_m_s_i_s___device_ga9fbb7dd33d33d701d8f1c503a74966bb} 
\index{CMSIS\_Device@{CMSIS\_Device}!CONF0R@{CONF0R}}
\index{CONF0R@{CONF0R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CONF0R}{CONF0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CONF0R}

SDADC configuration 0 register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga4517309c684ebbc175913eec5653eea9}\label{group___c_m_s_i_s___device_ga4517309c684ebbc175913eec5653eea9} 
\index{CMSIS\_Device@{CMSIS\_Device}!CONF1R@{CONF1R}}
\index{CONF1R@{CONF1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CONF1R}{CONF1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CONF1R}

SDADC configuration 1 register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga2aff99e7062b5815ebf6ab82a89e37a4}\label{group___c_m_s_i_s___device_ga2aff99e7062b5815ebf6ab82a89e37a4} 
\index{CMSIS\_Device@{CMSIS\_Device}!CONF2R@{CONF2R}}
\index{CONF2R@{CONF2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CONF2R}{CONF2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CONF2R}

SDADC configuration 2 register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gafe735be6e34542bae06f7ac5cbd5862f}\label{group___c_m_s_i_s___device_gafe735be6e34542bae06f7ac5cbd5862f} 
\index{CMSIS\_Device@{CMSIS\_Device}!CONFCHR1@{CONFCHR1}}
\index{CONFCHR1@{CONFCHR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CONFCHR1}{CONFCHR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CONFCHR1}

SDADC channel configuration register 1, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_ga4d87ba5c536d70f8b47b82310836a868}\label{group___c_m_s_i_s___device_ga4d87ba5c536d70f8b47b82310836a868} 
\index{CMSIS\_Device@{CMSIS\_Device}!CONFCHR2@{CONFCHR2}}
\index{CONFCHR2@{CONFCHR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CONFCHR2}{CONFCHR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CONFCHR2}

SDADC channel configuration register 2, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_ga8ce1c9c2742eaaa0e97ddbb3a06154cc}\label{group___c_m_s_i_s___device_ga8ce1c9c2742eaaa0e97ddbb3a06154cc} 
\index{CMSIS\_Device@{CMSIS\_Device}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CPAR}

DMA channel x peripheral address register ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad17150de9b4e785a92682bf66d8c788a}\label{group___c_m_s_i_s___device_gad17150de9b4e785a92682bf66d8c788a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CPT1xCR@{CPT1xCR}}
\index{CPT1xCR@{CPT1xCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CPT1xCR}{CPT1xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1x\+CR}

HRTIM Timerx Capture 1 register, Address offset\+: 0x5C \Hypertarget{group___c_m_s_i_s___device_ga79e2704f413deec31900cdbf751b689e}\label{group___c_m_s_i_s___device_ga79e2704f413deec31900cdbf751b689e} 
\index{CMSIS\_Device@{CMSIS\_Device}!CPT1xR@{CPT1xR}}
\index{CPT1xR@{CPT1xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CPT1xR}{CPT1xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT1xR}

HRTIM Timerx capture 1 register, Address offset\+: 0x30 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga5d91e254b579bd9e28e5a92b3039b067}\label{group___c_m_s_i_s___device_ga5d91e254b579bd9e28e5a92b3039b067} 
\index{CMSIS\_Device@{CMSIS\_Device}!CPT2xCR@{CPT2xCR}}
\index{CPT2xCR@{CPT2xCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CPT2xCR}{CPT2xCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2x\+CR}

HRTIM Timerx Capture 2 register, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_ga41ac0b59a9585af116bbae29dcf76c78}\label{group___c_m_s_i_s___device_ga41ac0b59a9585af116bbae29dcf76c78} 
\index{CMSIS\_Device@{CMSIS\_Device}!CPT2xR@{CPT2xR}}
\index{CPT2xR@{CPT2xR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CPT2xR}{CPT2xR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+CPT2xR}

HRTIM Timerx capture 2 register, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_ga6126350919b341bfb13c0b24b30dc22a}\label{group___c_m_s_i_s___device_ga6126350919b341bfb13c0b24b30dc22a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CR}

ADC control register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gaf33fa5c173e1c102e6d0242fe60e569f}\label{group___c_m_s_i_s___device_gaf33fa5c173e1c102e6d0242fe60e569f} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+CR}

CRC Control register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga394324f0b573837ca15a87127b2a37ea}\label{group___c_m_s_i_s___device_ga394324f0b573837ca15a87127b2a37ea} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CR}

DAC control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga15981828f2b915d38570cf6684e99a53}\label{group___c_m_s_i_s___device_ga15981828f2b915d38570cf6684e99a53} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+CR}

Debug MCU configuration register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga7919306d0e032a855200420a57f884d7}\label{group___c_m_s_i_s___device_ga7919306d0e032a855200420a57f884d7} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+CR}

FLASH control register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gaeb6bcdb2b99d58b9a0ffd86deb606eac}\label{group___c_m_s_i_s___device_gaeb6bcdb2b99d58b9a0ffd86deb606eac} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR}

PWR power control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gabcb9ff48b9afb990283fefad0554b5b3}\label{group___c_m_s_i_s___device_gabcb9ff48b9afb990283fefad0554b5b3} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CR}

RCC clock control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga731d9209ce40dce6ea61fcc6f818c892}\label{group___c_m_s_i_s___device_ga731d9209ce40dce6ea61fcc6f818c892} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+CR}

RTC control register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga5242c0f547b4c65ad619dae5cf670b17}\label{group___c_m_s_i_s___device_ga5242c0f547b4c65ad619dae5cf670b17} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+CR}

TSC control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga4caf530d45f7428c9700d9c0057135f8}\label{group___c_m_s_i_s___device_ga4caf530d45f7428c9700d9c0057135f8} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WWDG\+\_\+\+Type\+Def\+::\+CR}

WWDG Control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gab272f34d3acb1edeaaeaf087b284d77f}\label{group___c_m_s_i_s___device_gab272f34d3acb1edeaaeaf087b284d77f} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR@{CR}}
\index{CR@{CR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+CR}

CEC control register, Address offset\+:0x00 \Hypertarget{group___c_m_s_i_s___device_ga91782f7b81475b0e3c3779273abd26aa}\label{group___c_m_s_i_s___device_ga91782f7b81475b0e3c3779273abd26aa} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CR1}

I2C Control register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga6ecd5cb63b85c381bd67dc90dd4f573a}\label{group___c_m_s_i_s___device_ga6ecd5cb63b85c381bd67dc90dd4f573a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CR1}

SPI Control register 1 (not used in I2S mode), Address offset\+: 0x00

SPI Control register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga9dafc8b03e8497203a8bb395db865328}\label{group___c_m_s_i_s___device_ga9dafc8b03e8497203a8bb395db865328} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CR1}

TIM control register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga6d7dcd3972a162627bc3470cbf992ec4}\label{group___c_m_s_i_s___device_ga6d7dcd3972a162627bc3470cbf992ec4} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR1}

USART Control register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga89f4359b1525d1f2feefdf8a3ce35d04}\label{group___c_m_s_i_s___device_ga89f4359b1525d1f2feefdf8a3ce35d04} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR1}

HRTIM control register1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga89b1ff4376683dd2896ea8b32ded05b2}\label{group___c_m_s_i_s___device_ga89b1ff4376683dd2896ea8b32ded05b2} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CR1}

ADC control register 1, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga03220df1dc4bf9d933691467643af88f}\label{group___c_m_s_i_s___device_ga03220df1dc4bf9d933691467643af88f} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR1@{CR1}}
\index{CR1@{CR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR1}{CR1}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CR1}

SDADC control register 1, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga29eb47db03d5ad7e9b399f8895f1768c}\label{group___c_m_s_i_s___device_ga29eb47db03d5ad7e9b399f8895f1768c} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CR2}

I2C Control register 2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga38cb89a872e456e6ecd29b6c71d85600}\label{group___c_m_s_i_s___device_ga38cb89a872e456e6ecd29b6c71d85600} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CR2}

SPI Control register 2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga6b1ae85138ed91686bf63699c61ef835}\label{group___c_m_s_i_s___device_ga6b1ae85138ed91686bf63699c61ef835} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+CR2}

TIM control register 2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_gaa7ede2de6204c3fc4bd9fb328801c99a}\label{group___c_m_s_i_s___device_gaa7ede2de6204c3fc4bd9fb328801c99a} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR2}

USART Control register 2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga2c6b54d79983f6826c486d803108b3ec}\label{group___c_m_s_i_s___device_ga2c6b54d79983f6826c486d803108b3ec} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CR2}

HRTIM control register2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga1053a65a21af0d27afe1bf9cf7b7aca7}\label{group___c_m_s_i_s___device_ga1053a65a21af0d27afe1bf9cf7b7aca7} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+CR2}

ADC control register 2, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga2b3caf133cf8db3730f6ae55b2bc26e0}\label{group___c_m_s_i_s___device_ga2b3caf133cf8db3730f6ae55b2bc26e0} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR2@{CR2}}
\index{CR2@{CR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR2}{CR2}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+CR2}

SDADC control register 2, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_gaf2991da9a4e1539530cd6b7b327199cc}\label{group___c_m_s_i_s___device_gaf2991da9a4e1539530cd6b7b327199cc} 
\index{CMSIS\_Device@{CMSIS\_Device}!CR3@{CR3}}
\index{CR3@{CR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR3}

USART Control register 3, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga609d2a279b1927846a991deb9d0dc0b0}\label{group___c_m_s_i_s___device_ga609d2a279b1927846a991deb9d0dc0b0} 
\index{CMSIS\_Device@{CMSIS\_Device}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+CRCPR}

SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10

SPI CRC polynomial register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gac38e24f600f9e134a54a0c43b976a4f4}\label{group___c_m_s_i_s___device_gac38e24f600f9e134a54a0c43b976a4f4} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+CSR}

ADC Common status register, Address offset\+: ADC1/3 base address + 0x300 \Hypertarget{group___c_m_s_i_s___device_gab894a4f70da24aa3c39b2c9a3790cbf8}\label{group___c_m_s_i_s___device_gab894a4f70da24aa3c39b2c9a3790cbf8} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t COMP\+\_\+\+Type\+Def\+::\+CSR}

Comparator control Status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gaa3123f8a6ca8605b6687b9ee3f11e8ef}\label{group___c_m_s_i_s___device_gaa3123f8a6ca8605b6687b9ee3f11e8ef} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+CSR}

OPAMP control and status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gae17097e69c88b6c00033d6fb84a8182b}\label{group___c_m_s_i_s___device_gae17097e69c88b6c00033d6fb84a8182b} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CSR}

PWR power control/status register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga7e913b8bf59d4351e1f3d19387bd05b9}\label{group___c_m_s_i_s___device_ga7e913b8bf59d4351e1f3d19387bd05b9} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CSR}

RCC clock control \& status register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga6d6e9648b0861f679699f000c696a89d}\label{group___c_m_s_i_s___device_ga6d6e9648b0861f679699f000c696a89d} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t COMP1\+\_\+2\+\_\+\+Type\+Def\+::\+CSR}

Comparator 1 \& 2 control Status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga0c9b2467694436de31c28abf55342668}\label{group___c_m_s_i_s___device_ga0c9b2467694436de31c28abf55342668} 
\index{CMSIS\_Device@{CMSIS\_Device}!CSR@{CSR}}
\index{CSR@{CSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t COMP\+\_\+\+Type\+Def\+::\+CSR}

Comparator control Status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga3a8069bbd10ce243a750f5e18346ce2e}\label{group___c_m_s_i_s___device_ga3a8069bbd10ce243a750f5e18346ce2e} 
\index{CMSIS\_Device@{CMSIS\_Device}!DADDR@{DADDR}}
\index{DADDR@{DADDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DADDR}{DADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+DADDR}

Device address register, Address offset\+: 0x4C \Hypertarget{group___c_m_s_i_s___device_ga7efe9ea8067044cac449ada756ebc2d1}\label{group___c_m_s_i_s___device_ga7efe9ea8067044cac449ada756ebc2d1} 
\index{CMSIS\_Device@{CMSIS\_Device}!DCR@{DCR}}
\index{DCR@{DCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DCR}{DCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DCR}

TIM DMA control register, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_ga5eb63912e39085e3e13d64bdb0cf38bd}\label{group___c_m_s_i_s___device_ga5eb63912e39085e3e13d64bdb0cf38bd} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12L1}{DHR12L1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+L1}

DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga9f612b6b3e065e810e5a2fb254d6a40b}\label{group___c_m_s_i_s___device_ga9f612b6b3e065e810e5a2fb254d6a40b} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12L2@{DHR12L2}}
\index{DHR12L2@{DHR12L2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12L2}{DHR12L2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+L2}

DAC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gaea4d055e3697999b44cdcf2702d79d40}\label{group___c_m_s_i_s___device_gaea4d055e3697999b44cdcf2702d79d40} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12LD}{DHR12LD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+LD}

DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gafbfd2855cdb81939b4efc58e08aaf3e5}\label{group___c_m_s_i_s___device_gafbfd2855cdb81939b4efc58e08aaf3e5} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12R1}{DHR12R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+R1}

DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gab1f777540c487c26bf27e6fa37a644cc}\label{group___c_m_s_i_s___device_gab1f777540c487c26bf27e6fa37a644cc} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12R2@{DHR12R2}}
\index{DHR12R2@{DHR12R2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12R2}{DHR12R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+R2}

DAC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_gaffa5cc9fe0cc9eb594d703bdc9d9abd9}\label{group___c_m_s_i_s___device_gaffa5cc9fe0cc9eb594d703bdc9d9abd9} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR12RD}{DHR12RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+RD}

Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga3a382d341fb608a04390bacb8c00b0f0}\label{group___c_m_s_i_s___device_ga3a382d341fb608a04390bacb8c00b0f0} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR8R1}{DHR8R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+R1}

DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga3b096b71656f8fb32cd18b4c8b1d2334}\label{group___c_m_s_i_s___device_ga3b096b71656f8fb32cd18b4c8b1d2334} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR8R2@{DHR8R2}}
\index{DHR8R2@{DHR8R2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR8R2}{DHR8R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+R2}

DAC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_ga03f8d95bbf0ce3a53cb79506d5bf995a}\label{group___c_m_s_i_s___device_ga03f8d95bbf0ce3a53cb79506d5bf995a} 
\index{CMSIS\_Device@{CMSIS\_Device}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DHR8RD}{DHR8RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+RD}

DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga22a33c78ca5bec0e3e8559164a82b8ef}\label{group___c_m_s_i_s___device_ga22a33c78ca5bec0e3e8559164a82b8ef} 
\index{CMSIS\_Device@{CMSIS\_Device}!DIER@{DIER}}
\index{DIER@{DIER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DIER}{DIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DIER}

TIM DMA/interrupt enable register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga6c97f0e1681230af109fddac27de9271}\label{group___c_m_s_i_s___device_ga6c97f0e1681230af109fddac27de9271} 
\index{CMSIS\_Device@{CMSIS\_Device}!DIFSEL@{DIFSEL}}
\index{DIFSEL@{DIFSEL}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DIFSEL}{DIFSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+DIFSEL}

ADC Differential Mode Selection Register, Address offset\+: 0x\+B0 \Hypertarget{group___c_m_s_i_s___device_ga165de25f7a95301f28092b8caa9a8375}\label{group___c_m_s_i_s___device_ga165de25f7a95301f28092b8caa9a8375} 
\index{CMSIS\_Device@{CMSIS\_Device}!DLLCR@{DLLCR}}
\index{DLLCR@{DLLCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DLLCR}{DLLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+DLLCR}

HRTIM DLL control register, Address offset\+: 0x4C \Hypertarget{group___c_m_s_i_s___device_gafb7114ac49dba07ba5d250c507dbf23d}\label{group___c_m_s_i_s___device_gafb7114ac49dba07ba5d250c507dbf23d} 
\index{CMSIS\_Device@{CMSIS\_Device}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DMAR}{DMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+DMAR}

TIM DMA address for full transfer, Address offset\+: 0x4C \Hypertarget{group___c_m_s_i_s___device_ga50b4f0b0d2a376f729c8d7acf47864c3}\label{group___c_m_s_i_s___device_ga50b4f0b0d2a376f729c8d7acf47864c3} 
\index{CMSIS\_Device@{CMSIS\_Device}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DOR1}{DOR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DOR1}

DAC channel1 data output register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga1bde8391647d6422b39ab5ba4f13848b}\label{group___c_m_s_i_s___device_ga1bde8391647d6422b39ab5ba4f13848b} 
\index{CMSIS\_Device@{CMSIS\_Device}!DOR2@{DOR2}}
\index{DOR2@{DOR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DOR2}{DOR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DOR2}

DAC channel2 data output register, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga84114accead82bd11a0e12a429cdfed9}\label{group___c_m_s_i_s___device_ga84114accead82bd11a0e12a429cdfed9} 
\index{CMSIS\_Device@{CMSIS\_Device}!DR@{DR}}
\index{DR@{DR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DR}{DR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+DR}

ADC regular data register, Address offset\+: 0x40

ADC regular data register, Address offset\+: 0x4C \Hypertarget{group___c_m_s_i_s___device_ga50cb22870dbb9001241cec694994e5ef}\label{group___c_m_s_i_s___device_ga50cb22870dbb9001241cec694994e5ef} 
\index{CMSIS\_Device@{CMSIS\_Device}!DR@{DR}}
\index{DR@{DR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DR}{DR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+DR}

CRC Data register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga8750eae683cb3d382476dc7cdcd92b96}\label{group___c_m_s_i_s___device_ga8750eae683cb3d382476dc7cdcd92b96} 
\index{CMSIS\_Device@{CMSIS\_Device}!DR@{DR}}
\index{DR@{DR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DR}{DR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+DR}

RTC date register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga02ef206dd5bb270e1f17fedd71284422}\label{group___c_m_s_i_s___device_ga02ef206dd5bb270e1f17fedd71284422} 
\index{CMSIS\_Device@{CMSIS\_Device}!DR@{DR}}
\index{DR@{DR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DR}{DR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+DR}

SPI data register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga606bf1818b1a46dcf9b1c5b6332c10f2}\label{group___c_m_s_i_s___device_ga606bf1818b1a46dcf9b1c5b6332c10f2} 
\index{CMSIS\_Device@{CMSIS\_Device}!DTxR@{DTxR}}
\index{DTxR@{DTxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{DTxR}{DTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+DTxR}

HRTIM Timerx dead time register, Address offset\+: 0x38 \Hypertarget{group___c_m_s_i_s___device_ga9ee22fc779c938e3f53b189e44a7dea4}\label{group___c_m_s_i_s___device_ga9ee22fc779c938e3f53b189e44a7dea4} 
\index{CMSIS\_Device@{CMSIS\_Device}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \Hypertarget{group___c_m_s_i_s___device_gad7c5a40bbf4521adfb9458c2274077b4}\label{group___c_m_s_i_s___device_gad7c5a40bbf4521adfb9458c2274077b4} 
\index{CMSIS\_Device@{CMSIS\_Device}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \Hypertarget{group___c_m_s_i_s___device_ga65176a38f64ac9fc452595623c3fdfdf}\label{group___c_m_s_i_s___device_ga65176a38f64ac9fc452595623c3fdfdf} 
\index{CMSIS\_Device@{CMSIS\_Device}!EECR1@{EECR1}}
\index{EECR1@{EECR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EECR1}{EECR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR1}

HRTIM Timer external event control register1, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga84636e1b7e1f1968569803c24fb7db98}\label{group___c_m_s_i_s___device_ga84636e1b7e1f1968569803c24fb7db98} 
\index{CMSIS\_Device@{CMSIS\_Device}!EECR2@{EECR2}}
\index{EECR2@{EECR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EECR2}{EECR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR2}

HRTIM Timer external event control register2, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_ga41f36bdf56cf52b63b06cc8ddd54f235}\label{group___c_m_s_i_s___device_ga41f36bdf56cf52b63b06cc8ddd54f235} 
\index{CMSIS\_Device@{CMSIS\_Device}!EECR3@{EECR3}}
\index{EECR3@{EECR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EECR3}{EECR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+EECR3}

HRTIM Timer external event control register3, Address offset\+: 0x38 \Hypertarget{group___c_m_s_i_s___device_ga21f5ec80fdc4b1e67fccfdb18be44962}\label{group___c_m_s_i_s___device_ga21f5ec80fdc4b1e67fccfdb18be44962} 
\index{CMSIS\_Device@{CMSIS\_Device}!EEFxR1@{EEFxR1}}
\index{EEFxR1@{EEFxR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EEFxR1}{EEFxR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R1}

HRTIM Timerx external event filtering 1 register, Address offset\+: 0x4C \Hypertarget{group___c_m_s_i_s___device_ga4b47f7b4dcace4e42968ea4197082f22}\label{group___c_m_s_i_s___device_ga4b47f7b4dcace4e42968ea4197082f22} 
\index{CMSIS\_Device@{CMSIS\_Device}!EEFxR2@{EEFxR2}}
\index{EEFxR2@{EEFxR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EEFxR2}{EEFxR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+EEFx\+R2}

HRTIM Timerx external event filtering 2 register, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga04248d87f48303fd2267810104a7878d}\label{group___c_m_s_i_s___device_ga04248d87f48303fd2267810104a7878d} 
\index{CMSIS\_Device@{CMSIS\_Device}!EGR@{EGR}}
\index{EGR@{EGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EGR}{EGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+EGR}

TIM event generation register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga9c5bff67bf9499933959df7eb91a1bd6}\label{group___c_m_s_i_s___device_ga9c5bff67bf9499933959df7eb91a1bd6} 
\index{CMSIS\_Device@{CMSIS\_Device}!EMR@{EMR}}
\index{EMR@{EMR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EMR}{EMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+EMR}

EXTI Event mask register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga36eec4d67b3fb7a34fe555be763e2347}\label{group___c_m_s_i_s___device_ga36eec4d67b3fb7a34fe555be763e2347} 
\index{CMSIS\_Device@{CMSIS\_Device}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EMR2}{EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+EMR2}

EXTI Event mask register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gac9558c2899f9540e56c8cfbca2fb3ff1}\label{group___c_m_s_i_s___device_gac9558c2899f9540e56c8cfbca2fb3ff1} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP0R@{EP0R}}
\index{EP0R@{EP0R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP0R}{EP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP0R}

USB Endpoint 0 register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga46ff092e0d02d59a9cccb770944953c4}\label{group___c_m_s_i_s___device_ga46ff092e0d02d59a9cccb770944953c4} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP1R@{EP1R}}
\index{EP1R@{EP1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP1R}{EP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP1R}

USB Endpoint 1 register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga4cc338562401a6c35c89bd9ab99156c2}\label{group___c_m_s_i_s___device_ga4cc338562401a6c35c89bd9ab99156c2} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP2R@{EP2R}}
\index{EP2R@{EP2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP2R}{EP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP2R}

USB Endpoint 2 register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga67c8085fd9ff7b534fb6a09ab6205012}\label{group___c_m_s_i_s___device_ga67c8085fd9ff7b534fb6a09ab6205012} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP3R@{EP3R}}
\index{EP3R@{EP3R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP3R}{EP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP3R}

USB Endpoint 3 register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga865d8a496ae0ff076e2d8794796f48ac}\label{group___c_m_s_i_s___device_ga865d8a496ae0ff076e2d8794796f48ac} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP4R@{EP4R}}
\index{EP4R@{EP4R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP4R}{EP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP4R}

USB Endpoint 4 register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga7ad4bfc3a492d1cd23aaffc9af72e174}\label{group___c_m_s_i_s___device_ga7ad4bfc3a492d1cd23aaffc9af72e174} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP5R@{EP5R}}
\index{EP5R@{EP5R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP5R}{EP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP5R}

USB Endpoint 5 register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga2a8eba97668e6960f5c3836bdecbe210}\label{group___c_m_s_i_s___device_ga2a8eba97668e6960f5c3836bdecbe210} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP6R@{EP6R}}
\index{EP6R@{EP6R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP6R}{EP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP6R}

USB Endpoint 6 register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_ga2b9ef7debd928ed814c6349452a6453b}\label{group___c_m_s_i_s___device_ga2b9ef7debd928ed814c6349452a6453b} 
\index{CMSIS\_Device@{CMSIS\_Device}!EP7R@{EP7R}}
\index{EP7R@{EP7R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EP7R}{EP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+EP7R}

USB Endpoint 7 register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gab1a1b6a7c587443a03d654d3b9a94423}\label{group___c_m_s_i_s___device_gab1a1b6a7c587443a03d654d3b9a94423} 
\index{CMSIS\_Device@{CMSIS\_Device}!ESR@{ESR}}
\index{ESR@{ESR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ESR}{ESR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+ESR}

CAN error status register, Address offset\+: 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga348aafac7a09a6e93e73e5acbccc34d3}\label{group___c_m_s_i_s___device_ga348aafac7a09a6e93e73e5acbccc34d3} 
\index{CMSIS\_Device@{CMSIS\_Device}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+EXTICR}

SYSCFG external interrupt configuration registers, Address offset\+: 0x14-\/0x08

SYSCFG control register, Adress offset\+: 0x14-\/0x08 \Hypertarget{group___c_m_s_i_s___device_gab57a3a6c337a8c6c7cb39d0cefc2459a}\label{group___c_m_s_i_s___device_gab57a3a6c337a8c6c7cb39d0cefc2459a} 
\index{CMSIS\_Device@{CMSIS\_Device}!FA1R@{FA1R}}
\index{FA1R@{FA1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FA1R}{FA1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+FA1R}

CAN filter activation register, Address offset\+: 0x21C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gae2decd14b26f851e00a31b42d15293ce}\label{group___c_m_s_i_s___device_gae2decd14b26f851e00a31b42d15293ce} 
\index{CMSIS\_Device@{CMSIS\_Device}!FFA1R@{FFA1R}}
\index{FFA1R@{FFA1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FFA1R}{FFA1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+FFA1R}

CAN filter FIFO assignment register, Address offset\+: 0x214 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga6100cd9090828bfdbedb8d274b63983e}\label{group___c_m_s_i_s___device_ga6100cd9090828bfdbedb8d274b63983e} 
\index{CMSIS\_Device@{CMSIS\_Device}!FLTINR1@{FLTINR1}}
\index{FLTINR1@{FLTINR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FLTINR1}{FLTINR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR1}

HRTIM Fault input register1, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga3535a7da497279a07685a59c8efc9169}\label{group___c_m_s_i_s___device_ga3535a7da497279a07685a59c8efc9169} 
\index{CMSIS\_Device@{CMSIS\_Device}!FLTINR2@{FLTINR2}}
\index{FLTINR2@{FLTINR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FLTINR2}{FLTINR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+FLTINR2}

HRTIM Fault input register2, Address offset\+: 0x54 \Hypertarget{group___c_m_s_i_s___device_gaf6f3963811d99c5adbf763eb411f7647}\label{group___c_m_s_i_s___device_gaf6f3963811d99c5adbf763eb411f7647} 
\index{CMSIS\_Device@{CMSIS\_Device}!FLTxR@{FLTxR}}
\index{FLTxR@{FLTxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FLTxR}{FLTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+FLTxR}

HRTIM Timerx Fault register, Address offset\+: 0x68 \Hypertarget{group___c_m_s_i_s___device_gaefe6a26ee25947b7eb5be9d485f4d3b0}\label{group___c_m_s_i_s___device_gaefe6a26ee25947b7eb5be9d485f4d3b0} 
\index{CMSIS\_Device@{CMSIS\_Device}!FM1R@{FM1R}}
\index{FM1R@{FM1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FM1R}{FM1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+FM1R}

CAN filter mode register, Address offset\+: 0x204 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga1a6a0f78ca703a63bb0a6b6f231f612f}\label{group___c_m_s_i_s___device_ga1a6a0f78ca703a63bb0a6b6f231f612f} 
\index{CMSIS\_Device@{CMSIS\_Device}!FMR@{FMR}}
\index{FMR@{FMR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FMR}{FMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+FMR}

CAN filter master register, Address offset\+: 0x200 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaea51e93434766c9507d6a3911a0e7e91}\label{group___c_m_s_i_s___device_gaea51e93434766c9507d6a3911a0e7e91} 
\index{CMSIS\_Device@{CMSIS\_Device}!FNR@{FNR}}
\index{FNR@{FNR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FNR}{FNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+FNR}

Frame number register, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_gac9bc1e42212239d6830582bf0c696fc5}\label{group___c_m_s_i_s___device_gac9bc1e42212239d6830582bf0c696fc5} 
\index{CMSIS\_Device@{CMSIS\_Device}!FR1@{FR1}}
\index{FR1@{FR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FR1}{FR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\+::\+FR1}

CAN Filter bank register 1 \Hypertarget{group___c_m_s_i_s___device_ga77959e28a302b05829f6a1463be7f800}\label{group___c_m_s_i_s___device_ga77959e28a302b05829f6a1463be7f800} 
\index{CMSIS\_Device@{CMSIS\_Device}!FR2@{FR2}}
\index{FR2@{FR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FR2}{FR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def\+::\+FR2}

CAN Filter bank register 1 \Hypertarget{group___c_m_s_i_s___device_gac6296402924b37966c67ccf14a381976}\label{group___c_m_s_i_s___device_gac6296402924b37966c67ccf14a381976} 
\index{CMSIS\_Device@{CMSIS\_Device}!FS1R@{FS1R}}
\index{FS1R@{FS1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FS1R}{FS1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+FS1R}

CAN filter scale register, Address offset\+: 0x20C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaee667dc148250bbf37fdc66dc4a9874d}\label{group___c_m_s_i_s___device_gaee667dc148250bbf37fdc66dc4a9874d} 
\index{CMSIS\_Device@{CMSIS\_Device}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FTSR}{FTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+FTSR}

EXTI Falling trigger selection register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga518a0f964908240ac335bf137c2097f3}\label{group___c_m_s_i_s___device_ga518a0f964908240ac335bf137c2097f3} 
\index{CMSIS\_Device@{CMSIS\_Device}!FTSR2@{FTSR2}}
\index{FTSR2@{FTSR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{FTSR2}{FTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+FTSR2}

EXTI Falling trigger selection register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_gae23acff49b4ff96fd29093e80fc7d72e}\label{group___c_m_s_i_s___device_gae23acff49b4ff96fd29093e80fc7d72e} 
\index{CMSIS\_Device@{CMSIS\_Device}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+GTPR}

USART Guard time and prescaler register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga297ac2d83a1837bfdc0333474b977de0}\label{group___c_m_s_i_s___device_ga297ac2d83a1837bfdc0333474b977de0} 
\index{CMSIS\_Device@{CMSIS\_Device}!HTR@{HTR}}
\index{HTR@{HTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{HTR}{HTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+HTR}

ADC watchdog higher threshold register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga4a1547c0ed26f31108910c35d2876b83}\label{group___c_m_s_i_s___device_ga4a1547c0ed26f31108910c35d2876b83} 
\index{CMSIS\_Device@{CMSIS\_Device}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+I2\+SCFGR}

SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gaff2f386a2566c722f7962377b495f1a2}\label{group___c_m_s_i_s___device_gaff2f386a2566c722f7962377b495f1a2} 
\index{CMSIS\_Device@{CMSIS\_Device}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+I2\+SPR}

SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga790a1957ec69244915a9637f7d925cf7}\label{group___c_m_s_i_s___device_ga790a1957ec69244915a9637f7d925cf7} 
\index{CMSIS\_Device@{CMSIS\_Device}!ICR@{ICR}}
\index{ICR@{ICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ICR}{ICR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+ICR}

I2C Interrupt clear register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_ga447b91de2a50d7ebde5716a8e7eda3ee}\label{group___c_m_s_i_s___device_ga447b91de2a50d7ebde5716a8e7eda3ee} 
\index{CMSIS\_Device@{CMSIS\_Device}!ICR@{ICR}}
\index{ICR@{ICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ICR}{ICR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+ICR}

TSC interrupt clear register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gab6d6dd2af5463e9e3df458557e09f6cf}\label{group___c_m_s_i_s___device_gab6d6dd2af5463e9e3df458557e09f6cf} 
\index{CMSIS\_Device@{CMSIS\_Device}!ICR@{ICR}}
\index{ICR@{ICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ICR}{ICR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+ICR}

USART Interrupt flag Clear register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_gad110cb18195f415e8575c76d9795d66b}\label{group___c_m_s_i_s___device_gad110cb18195f415e8575c76d9795d66b} 
\index{CMSIS\_Device@{CMSIS\_Device}!ICR@{ICR}}
\index{ICR@{ICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ICR}{ICR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ICR}

HRTIM interrupt clear register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga0cc3561c124d06bb57dfa855e43ed99f}\label{group___c_m_s_i_s___device_ga0cc3561c124d06bb57dfa855e43ed99f} 
\index{CMSIS\_Device@{CMSIS\_Device}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+IDCODE}

MCU device ID code, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gad84e8694cd4b5375ee533c2d875c3b5a}\label{group___c_m_s_i_s___device_gad84e8694cd4b5375ee533c2d875c3b5a} 
\index{CMSIS\_Device@{CMSIS\_Device}!IDR@{IDR}}
\index{IDR@{IDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IDR}{IDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CRC\+\_\+\+Type\+Def\+::\+IDR}

CRC Independent data register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_gacf11156409414ad8841bb0b62959ee96}\label{group___c_m_s_i_s___device_gacf11156409414ad8841bb0b62959ee96} 
\index{CMSIS\_Device@{CMSIS\_Device}!IDR@{IDR}}
\index{IDR@{IDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IDR}{IDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IDR}

GPIO port input data register, Address offset\+: 0x10 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga78d24b9deed83e90a2ff96c95ba94934}\label{group___c_m_s_i_s___device_ga78d24b9deed83e90a2ff96c95ba94934} 
\index{CMSIS\_Device@{CMSIS\_Device}!IER@{IER}}
\index{IER@{IER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IER}{IER}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+IER}

ADC Interrupt Enable Register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga6d83a90d85e3b545cf29e98eac11765e}\label{group___c_m_s_i_s___device_ga6d83a90d85e3b545cf29e98eac11765e} 
\index{CMSIS\_Device@{CMSIS\_Device}!IER@{IER}}
\index{IER@{IER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IER}{IER}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IER}

TSC interrupt enable register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga530babbc4b9584c93a1bf87d6ce8b8dc}\label{group___c_m_s_i_s___device_ga530babbc4b9584c93a1bf87d6ce8b8dc} 
\index{CMSIS\_Device@{CMSIS\_Device}!IER@{IER}}
\index{IER@{IER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IER}{IER}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+IER}

CAN interrupt enable register, Address offset\+: 0x14 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaaa46777127ca968055809f6939369b07}\label{group___c_m_s_i_s___device_gaaa46777127ca968055809f6939369b07} 
\index{CMSIS\_Device@{CMSIS\_Device}!IER@{IER}}
\index{IER@{IER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IER}{IER}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+IER}

HRTIM interrupt enable register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gacbba4df34183910fdc40fb2c4918e303}\label{group___c_m_s_i_s___device_gacbba4df34183910fdc40fb2c4918e303} 
\index{CMSIS\_Device@{CMSIS\_Device}!IER@{IER}}
\index{IER@{IER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IER}{IER}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+IER}

CEC interrupt enable register, Address offset\+:0x14 \Hypertarget{group___c_m_s_i_s___device_ga30576220ca1968e61666d92092e8911e}\label{group___c_m_s_i_s___device_ga30576220ca1968e61666d92092e8911e} 
\index{CMSIS\_Device@{CMSIS\_Device}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+IFCR}

DMA interrupt clear flag register, Address offset\+: 0x04

DMA interrupt flag clear register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga17d061db586d4a5aa646b68495a8e6a4}\label{group___c_m_s_i_s___device_ga17d061db586d4a5aa646b68495a8e6a4} 
\index{CMSIS\_Device@{CMSIS\_Device}!IMR@{IMR}}
\index{IMR@{IMR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+IMR}

EXTI Interrupt mask register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga0d6bf1df9ad8ca71ac21d19a1a9c9375}\label{group___c_m_s_i_s___device_ga0d6bf1df9ad8ca71ac21d19a1a9c9375} 
\index{CMSIS\_Device@{CMSIS\_Device}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+IMR2}

EXTI Interrupt mask register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga13639f272f5093e184d726ed5a8945a3}\label{group___c_m_s_i_s___device_ga13639f272f5093e184d726ed5a8945a3} 
\index{CMSIS\_Device@{CMSIS\_Device}!INIT@{INIT}}
\index{INIT@{INIT}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{INIT}{INIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+INIT}

Initial CRC value register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gaf8a7f56b952ec2aba979eb8301e5800c}\label{group___c_m_s_i_s___device_gaf8a7f56b952ec2aba979eb8301e5800c} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOASCR@{IOASCR}}
\index{IOASCR@{IOASCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOASCR}{IOASCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOASCR}

TSC I/O analog switch control register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gad468fece7d1f454e0f8967edc9068c73}\label{group___c_m_s_i_s___device_gad468fece7d1f454e0f8967edc9068c73} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOCCR@{IOCCR}}
\index{IOCCR@{IOCCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOCCR}{IOCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOCCR}

TSC I/O channel control register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gaa166b00195900a37903238cc8d50ba36}\label{group___c_m_s_i_s___device_gaa166b00195900a37903238cc8d50ba36} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOGCSR@{IOGCSR}}
\index{IOGCSR@{IOGCSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOGCSR}{IOGCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOGCSR}

TSC I/O group control status register, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga4788fab74dc1ebfff3d6e7d524f64258}\label{group___c_m_s_i_s___device_ga4788fab74dc1ebfff3d6e7d524f64258} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOGXCR@{IOGXCR}}
\index{IOGXCR@{IOGXCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOGXCR}{IOGXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOGXCR}

TSC I/O group x counter register, Address offset\+: 0x34-\/50 \Hypertarget{group___c_m_s_i_s___device_ga715fd9205b604d1dda5046a31996296a}\label{group___c_m_s_i_s___device_ga715fd9205b604d1dda5046a31996296a} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOHCR@{IOHCR}}
\index{IOHCR@{IOHCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOHCR}{IOHCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOHCR}

TSC I/O hysteresis control register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga95191a7f002c8738f835ffbb356e28c6}\label{group___c_m_s_i_s___device_ga95191a7f002c8738f835ffbb356e28c6} 
\index{CMSIS\_Device@{CMSIS\_Device}!IOSCR@{IOSCR}}
\index{IOSCR@{IOSCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{IOSCR}{IOSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+IOSCR}

TSC I/O sampling control register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_gadd06351bbb4cf771125247d62b145d75}\label{group___c_m_s_i_s___device_gadd06351bbb4cf771125247d62b145d75} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+ISR}

ADC Interrupt and Status Register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gaa341a859df2f59bf6c0f7a000ab8734b}\label{group___c_m_s_i_s___device_gaa341a859df2f59bf6c0f7a000ab8734b} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+ISR}

DMA interrupt status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga0f73f2b049d95841c54313f0cc949afe}\label{group___c_m_s_i_s___device_ga0f73f2b049d95841c54313f0cc949afe} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+ISR}

I2C Interrupt and status register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_ga5a7b104d80b48b5708b50cdc487d6a78}\label{group___c_m_s_i_s___device_ga5a7b104d80b48b5708b50cdc487d6a78} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ISR}

RTC initialization and status register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga7d65e605788d739a9b23a9b4a45fd10b}\label{group___c_m_s_i_s___device_ga7d65e605788d739a9b23a9b4a45fd10b} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+ISR}

TSC interrupt status register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga79ce09e9fbedb2d169b3a584ed003b02}\label{group___c_m_s_i_s___device_ga79ce09e9fbedb2d169b3a584ed003b02} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+ISR}

USART Interrupt and status register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_ga6af5256abc4772559db27a907d19fb54}\label{group___c_m_s_i_s___device_ga6af5256abc4772559db27a907d19fb54} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ISR}

HRTIM interrupt status register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gae4e736a0aa1304172139d21b9d75c08a}\label{group___c_m_s_i_s___device_gae4e736a0aa1304172139d21b9d75c08a} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+ISR}

CEC Interrupt and Status Register, Address offset\+:0x10 \Hypertarget{group___c_m_s_i_s___device_ga22de9439613b9139b0bd377b9263cbe2}\label{group___c_m_s_i_s___device_ga22de9439613b9139b0bd377b9263cbe2} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+ISR}

SDADC interrupt and status register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga345a18bbd483ef44e3c2530a5c7cccfb}\label{group___c_m_s_i_s___device_ga345a18bbd483ef44e3c2530a5c7cccfb} 
\index{CMSIS\_Device@{CMSIS\_Device}!ISTR@{ISTR}}
\index{ISTR@{ISTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ISTR}{ISTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+ISTR}

Interrupt status register, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_ga729b244ace458d4d14be3a95b1d3df8e}\label{group___c_m_s_i_s___device_ga729b244ace458d4d14be3a95b1d3df8e} 
\index{CMSIS\_Device@{CMSIS\_Device}!JCHGR@{JCHGR}}
\index{JCHGR@{JCHGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JCHGR}{JCHGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+JCHGR}

SDADC injected channel group selection register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga074f6d5689e2b7752ef3de448bd98846}\label{group___c_m_s_i_s___device_ga074f6d5689e2b7752ef3de448bd98846} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDATA12R@{JDATA12R}}
\index{JDATA12R@{JDATA12R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDATA12R}{JDATA12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+JDATA12R}

SDADC1 and SDADC2 injected data register, Address offset\+: 0x70 \Hypertarget{group___c_m_s_i_s___device_ga6e33ce811bbbc361d2aea5b81821129b}\label{group___c_m_s_i_s___device_ga6e33ce811bbbc361d2aea5b81821129b} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDATA13R@{JDATA13R}}
\index{JDATA13R@{JDATA13R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDATA13R}{JDATA13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+JDATA13R}

SDADC1 and SDADC3 injected data register, Address offset\+: 0x78 \Hypertarget{group___c_m_s_i_s___device_gac6b05dd051600d4b189bd93d324be146}\label{group___c_m_s_i_s___device_gac6b05dd051600d4b189bd93d324be146} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDATAR@{JDATAR}}
\index{JDATAR@{JDATAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDATAR}{JDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+JDATAR}

SDADC data register for injected group, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_gab4b0a79a9e4a9d5b0a24d7285cf55bdc}\label{group___c_m_s_i_s___device_gab4b0a79a9e4a9d5b0a24d7285cf55bdc} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR1}

ADC injected data register 1, Address offset\+: 0x80

ADC injected data register 1, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_ga898b87cab4f099bcca981cc4c9318b51}\label{group___c_m_s_i_s___device_ga898b87cab4f099bcca981cc4c9318b51} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR2}

ADC injected data register 2, Address offset\+: 0x84

ADC injected data register 2, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_ga40999cd0a255ef62b2340e2726695063}\label{group___c_m_s_i_s___device_ga40999cd0a255ef62b2340e2726695063} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR3}

ADC injected data register 3, Address offset\+: 0x88

ADC injected data register 3, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_gabae6e9d688b16ef350878998f5e21c0b}\label{group___c_m_s_i_s___device_gabae6e9d688b16ef350878998f5e21c0b} 
\index{CMSIS\_Device@{CMSIS\_Device}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JDR4}

ADC injected data register 4, Address offset\+: 0x8C

ADC injected data register 4, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_gaa005e656f528aaad28d70d61c9db9b81}\label{group___c_m_s_i_s___device_gaa005e656f528aaad28d70d61c9db9b81} 
\index{CMSIS\_Device@{CMSIS\_Device}!JOFR1@{JOFR1}}
\index{JOFR1@{JOFR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JOFR1}{JOFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JOFR1}

ADC injected channel data offset register 1, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_gaa20f76044c11042dde41c1060853fb82}\label{group___c_m_s_i_s___device_gaa20f76044c11042dde41c1060853fb82} 
\index{CMSIS\_Device@{CMSIS\_Device}!JOFR2@{JOFR2}}
\index{JOFR2@{JOFR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JOFR2}{JOFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JOFR2}

ADC injected channel data offset register 2, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gae9c78142f6edf8122384263878d09015}\label{group___c_m_s_i_s___device_gae9c78142f6edf8122384263878d09015} 
\index{CMSIS\_Device@{CMSIS\_Device}!JOFR3@{JOFR3}}
\index{JOFR3@{JOFR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JOFR3}{JOFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JOFR3}

ADC injected channel data offset register 3, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_ga92f5c1a5aaa8b286317f923482e09d35}\label{group___c_m_s_i_s___device_ga92f5c1a5aaa8b286317f923482e09d35} 
\index{CMSIS\_Device@{CMSIS\_Device}!JOFR4@{JOFR4}}
\index{JOFR4@{JOFR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JOFR4}{JOFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JOFR4}

ADC injected channel data offset register 4, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_ga5438a76a93ac1bd2526e92ef298dc193}\label{group___c_m_s_i_s___device_ga5438a76a93ac1bd2526e92ef298dc193} 
\index{CMSIS\_Device@{CMSIS\_Device}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+JSQR}

ADC injected sequence register, Address offset\+: 0x4C

ADC injected sequence register, Address offset\+: 0x38 \Hypertarget{group___c_m_s_i_s___device_ga802e9a26a89b44decd2d32d97f729dd3}\label{group___c_m_s_i_s___device_ga802e9a26a89b44decd2d32d97f729dd3} 
\index{CMSIS\_Device@{CMSIS\_Device}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+KEYR}

FLASH key register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga63089aaa5f4ad34ee2677ebcdee49cd9}\label{group___c_m_s_i_s___device_ga63089aaa5f4ad34ee2677ebcdee49cd9} 
\index{CMSIS\_Device@{CMSIS\_Device}!KR@{KR}}
\index{KR@{KR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+KR}

IWDG Key register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga95a59d4b1d52be521f3246028be32f3e}\label{group___c_m_s_i_s___device_ga95a59d4b1d52be521f3246028be32f3e} 
\index{CMSIS\_Device@{CMSIS\_Device}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+LCKR}

GPIO port configuration lock register, Address offset\+: 0x1C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gadf7c470012f0fff12b497a5a4358da66}\label{group___c_m_s_i_s___device_gadf7c470012f0fff12b497a5a4358da66} 
\index{CMSIS\_Device@{CMSIS\_Device}!LPMCSR@{LPMCSR}}
\index{LPMCSR@{LPMCSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{LPMCSR}{LPMCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+LPMCSR}

LPM Control and Status register, Address offset\+: 0x54 \Hypertarget{group___c_m_s_i_s___device_gafdaf8050fb01739206a92c9ad610f396}\label{group___c_m_s_i_s___device_gafdaf8050fb01739206a92c9ad610f396} 
\index{CMSIS\_Device@{CMSIS\_Device}!LTR@{LTR}}
\index{LTR@{LTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{LTR}{LTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+LTR}

ADC watchdog lower threshold register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga665ab7f6359138e3ed90c2fef2c8d770}\label{group___c_m_s_i_s___device_ga665ab7f6359138e3ed90c2fef2c8d770} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCMP1R@{MCMP1R}}
\index{MCMP1R@{MCMP1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCMP1R}{MCMP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP1R}

HRTIM Master Timer compare 1 register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gac8372aa15145dc78715585799d0d0e13}\label{group___c_m_s_i_s___device_gac8372aa15145dc78715585799d0d0e13} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCMP2R@{MCMP2R}}
\index{MCMP2R@{MCMP2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCMP2R}{MCMP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP2R}

HRTIM Master Timer compare 2 register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga6ec37e45045f932ac961e6a1d7f164a9}\label{group___c_m_s_i_s___device_ga6ec37e45045f932ac961e6a1d7f164a9} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCMP3R@{MCMP3R}}
\index{MCMP3R@{MCMP3R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCMP3R}{MCMP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP3R}

HRTIM Master Timer compare 3 register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gaba50b97de51e4600d06fe3e9360f5325}\label{group___c_m_s_i_s___device_gaba50b97de51e4600d06fe3e9360f5325} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCMP4R@{MCMP4R}}
\index{MCMP4R@{MCMP4R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCMP4R}{MCMP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCMP4R}

HRTIM Master Timer compare 4 register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga8757d4382d0b1e41fb980b96507f59b0}\label{group___c_m_s_i_s___device_ga8757d4382d0b1e41fb980b96507f59b0} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCNTR@{MCNTR}}
\index{MCNTR@{MCNTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCNTR}{MCNTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCNTR}

HRTIM Master Timer counter register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga1282eee79a22003257a7a5daa7f4a35f}\label{group___c_m_s_i_s___device_ga1282eee79a22003257a7a5daa7f4a35f} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCR@{MCR}}
\index{MCR@{MCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+MCR}

CAN master control register, Address offset\+: 0x00 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga9998b0987b32d9a4357c908b844b5499}\label{group___c_m_s_i_s___device_ga9998b0987b32d9a4357c908b844b5499} 
\index{CMSIS\_Device@{CMSIS\_Device}!MCR@{MCR}}
\index{MCR@{MCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MCR}

HRTIM Master Timer control register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gadb180fbfd563ae250f243b4c212b78e2}\label{group___c_m_s_i_s___device_gadb180fbfd563ae250f243b4c212b78e2} 
\index{CMSIS\_Device@{CMSIS\_Device}!MDIER@{MDIER}}
\index{MDIER@{MDIER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MDIER}{MDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MDIER}

HRTIM Master Timer DMA/interrupt enable register Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_gad98d31011d5949f78bd7ed04eef4daf3}\label{group___c_m_s_i_s___device_gad98d31011d5949f78bd7ed04eef4daf3} 
\index{CMSIS\_Device@{CMSIS\_Device}!MICR@{MICR}}
\index{MICR@{MICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MICR}{MICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MICR}

HRTIM Master Timer interupt clear register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gab6f74134bdf610c6d36be93f0ce8929d}\label{group___c_m_s_i_s___device_gab6f74134bdf610c6d36be93f0ce8929d} 
\index{CMSIS\_Device@{CMSIS\_Device}!MISR@{MISR}}
\index{MISR@{MISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MISR}

HRTIM Master Timer interrupt status register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_gac2505d096b6b650f1647b8e0ff8b196b}\label{group___c_m_s_i_s___device_gac2505d096b6b650f1647b8e0ff8b196b} 
\index{CMSIS\_Device@{CMSIS\_Device}!MODER@{MODER}}
\index{MODER@{MODER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+MODER}

GPIO port mode register, Address offset\+: 0x00 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga82126cf73ed90dfec65c8dbf7e00f876}\label{group___c_m_s_i_s___device_ga82126cf73ed90dfec65c8dbf7e00f876} 
\index{CMSIS\_Device@{CMSIS\_Device}!MPER@{MPER}}
\index{MPER@{MPER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MPER}{MPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MPER}

HRTIM Master Timer period register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_gafd93522e257706f438c3ac0b90bbdad9}\label{group___c_m_s_i_s___device_gafd93522e257706f438c3ac0b90bbdad9} 
\index{CMSIS\_Device@{CMSIS\_Device}!MREP@{MREP}}
\index{MREP@{MREP}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MREP}{MREP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+MREP}

HRTIM Master Timer repetition register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gaf98b957a4e887751fbd407d3e2cf93b5}\label{group___c_m_s_i_s___device_gaf98b957a4e887751fbd407d3e2cf93b5} 
\index{CMSIS\_Device@{CMSIS\_Device}!MSR@{MSR}}
\index{MSR@{MSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+MSR}

CAN master status register, Address offset\+: 0x04 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gae8269169fcbdc2ecb580208d99c2f89f}\label{group___c_m_s_i_s___device_gae8269169fcbdc2ecb580208d99c2f89f} 
\index{CMSIS\_Device@{CMSIS\_Device}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+OAR1}

I2C Own address 1 register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga73988a218be320999c74a641b3d6e3c1}\label{group___c_m_s_i_s___device_ga73988a218be320999c74a641b3d6e3c1} 
\index{CMSIS\_Device@{CMSIS\_Device}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+OAR2}

I2C Own address 2 register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga24dece1e3b3185456afe34c3dc6add2e}\label{group___c_m_s_i_s___device_ga24dece1e3b3185456afe34c3dc6add2e} 
\index{CMSIS\_Device@{CMSIS\_Device}!OBR@{OBR}}
\index{OBR@{OBR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OBR}{OBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OBR}

FLASH Option byte register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gafc0d5fc22ce6426498473ec63be8577c}\label{group___c_m_s_i_s___device_gafc0d5fc22ce6426498473ec63be8577c} 
\index{CMSIS\_Device@{CMSIS\_Device}!ODISR@{ODISR}}
\index{ODISR@{ODISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ODISR}{ODISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODISR}

HRTIM Output disable register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_ga6fb78f4a978a36032cdeac93ac3c9c8b}\label{group___c_m_s_i_s___device_ga6fb78f4a978a36032cdeac93ac3c9c8b} 
\index{CMSIS\_Device@{CMSIS\_Device}!ODR@{ODR}}
\index{ODR@{ODR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ODR}

GPIO port output data register, Address offset\+: 0x14 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gabf167844da1fea363b0e0cfb2995b1f1}\label{group___c_m_s_i_s___device_gabf167844da1fea363b0e0cfb2995b1f1} 
\index{CMSIS\_Device@{CMSIS\_Device}!ODSR@{ODSR}}
\index{ODSR@{ODSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{ODSR}{ODSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+ODSR}

HRTIM Output disable status register, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_ga948696e86ea3388cb8cd94cb924e6adb}\label{group___c_m_s_i_s___device_ga948696e86ea3388cb8cd94cb924e6adb} 
\index{CMSIS\_Device@{CMSIS\_Device}!OENR@{OENR}}
\index{OENR@{OENR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OENR}{OENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Common\+\_\+\+Type\+Def\+::\+OENR}

HRTIM Output enable register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga97988c41c381690e8a38fec8d2d24ca5}\label{group___c_m_s_i_s___device_ga97988c41c381690e8a38fec8d2d24ca5} 
\index{CMSIS\_Device@{CMSIS\_Device}!OFR1@{OFR1}}
\index{OFR1@{OFR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OFR1}{OFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR1}

ADC offset register 1, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_gae446fdae782b6dd059e348fc877681a6}\label{group___c_m_s_i_s___device_gae446fdae782b6dd059e348fc877681a6} 
\index{CMSIS\_Device@{CMSIS\_Device}!OFR2@{OFR2}}
\index{OFR2@{OFR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OFR2}{OFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR2}

ADC offset register 2, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_ga23083f97baee16e0002366547c8cb5ea}\label{group___c_m_s_i_s___device_ga23083f97baee16e0002366547c8cb5ea} 
\index{CMSIS\_Device@{CMSIS\_Device}!OFR3@{OFR3}}
\index{OFR3@{OFR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OFR3}{OFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR3}

ADC offset register 3, Address offset\+: 0x68 \Hypertarget{group___c_m_s_i_s___device_ga232fcdf46374a9c267c2a6533a777fac}\label{group___c_m_s_i_s___device_ga232fcdf46374a9c267c2a6533a777fac} 
\index{CMSIS\_Device@{CMSIS\_Device}!OFR4@{OFR4}}
\index{OFR4@{OFR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OFR4}{OFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+OFR4}

ADC offset register 4, Address offset\+: 0x6C \Hypertarget{group___c_m_s_i_s___device_ga793cd13a4636c9785fdb99316f7fd7ab}\label{group___c_m_s_i_s___device_ga793cd13a4636c9785fdb99316f7fd7ab} 
\index{CMSIS\_Device@{CMSIS\_Device}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OPTKEYR}

FLASH option key register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gacb0e8a4efa46dac4a2fb1aa3d45924fd}\label{group___c_m_s_i_s___device_gacb0e8a4efa46dac4a2fb1aa3d45924fd} 
\index{CMSIS\_Device@{CMSIS\_Device}!OR@{OR}}
\index{OR@{OR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+OR}

TIM option register, Address offset\+: 0x50 \Hypertarget{group___c_m_s_i_s___device_ga0d233d720f18ae2050f9131fa6faf7c6}\label{group___c_m_s_i_s___device_ga0d233d720f18ae2050f9131fa6faf7c6} 
\index{CMSIS\_Device@{CMSIS\_Device}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OSPEEDR}

GPIO port output speed register, Address offset\+: 0x08 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga910885e4d881c3a459dd11640237107f}\label{group___c_m_s_i_s___device_ga910885e4d881c3a459dd11640237107f} 
\index{CMSIS\_Device@{CMSIS\_Device}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OTYPER}

GPIO port output type register, Address offset\+: 0x04 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga9f3842853c6157e11aface4a32f35a92}\label{group___c_m_s_i_s___device_ga9f3842853c6157e11aface4a32f35a92} 
\index{CMSIS\_Device@{CMSIS\_Device}!OUTxR@{OUTxR}}
\index{OUTxR@{OUTxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{OUTxR}{OUTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+OUTxR}

HRTIM Timerx Output register, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_gaf40ee5c849352ce62ce3bede53c077d8}\label{group___c_m_s_i_s___device_gaf40ee5c849352ce62ce3bede53c077d8} 
\index{CMSIS\_Device@{CMSIS\_Device}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \Hypertarget{group___c_m_s_i_s___device_ga538ae21bafacce1a7b5f82dbe060ae4a}\label{group___c_m_s_i_s___device_ga538ae21bafacce1a7b5f82dbe060ae4a} 
\index{CMSIS\_Device@{CMSIS\_Device}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \Hypertarget{group___c_m_s_i_s___device_gaaf79bad7e7caaa40b5f830aa06f4c655}\label{group___c_m_s_i_s___device_gaaf79bad7e7caaa40b5f830aa06f4c655} 
\index{CMSIS\_Device@{CMSIS\_Device}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \Hypertarget{group___c_m_s_i_s___device_ga683944fc2dc9071838516a61211460ba}\label{group___c_m_s_i_s___device_ga683944fc2dc9071838516a61211460ba} 
\index{CMSIS\_Device@{CMSIS\_Device}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \Hypertarget{group___c_m_s_i_s___device_ga978915d68eff7bc5534c0a9b1b39e55d}\label{group___c_m_s_i_s___device_ga978915d68eff7bc5534c0a9b1b39e55d} 
\index{CMSIS\_Device@{CMSIS\_Device}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \Hypertarget{group___c_m_s_i_s___device_ga8e32753b3bf53f12290a16ce3439cb57}\label{group___c_m_s_i_s___device_ga8e32753b3bf53f12290a16ce3439cb57} 
\index{CMSIS\_Device@{CMSIS\_Device}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \Hypertarget{group___c_m_s_i_s___device_ga64c9036c1b58778cda97efa2e8a4be97}\label{group___c_m_s_i_s___device_ga64c9036c1b58778cda97efa2e8a4be97} 
\index{CMSIS\_Device@{CMSIS\_Device}!PECR@{PECR}}
\index{PECR@{PECR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PECR}{PECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+PECR}

I2C PEC register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_gaf0c788126b805e9f93be51becea18c12}\label{group___c_m_s_i_s___device_gaf0c788126b805e9f93be51becea18c12} 
\index{CMSIS\_Device@{CMSIS\_Device}!PERxR@{PERxR}}
\index{PERxR@{PERxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PERxR}{PERxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+PERxR}

HRTIM Timerx period register, Address offset\+: 0x14 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0febbe4cf989073ee8f5ec3ae2eab093}\label{group___c_m_s_i_s___device_ga0febbe4cf989073ee8f5ec3ae2eab093} 
\index{CMSIS\_Device@{CMSIS\_Device}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \Hypertarget{group___c_m_s_i_s___device_ga6462068f44050e8eb926fac9fe4616f1}\label{group___c_m_s_i_s___device_ga6462068f44050e8eb926fac9fe4616f1} 
\index{CMSIS\_Device@{CMSIS\_Device}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \Hypertarget{group___c_m_s_i_s___device_ga6f713b17377ce443685592c7a07a0074}\label{group___c_m_s_i_s___device_ga6f713b17377ce443685592c7a07a0074} 
\index{CMSIS\_Device@{CMSIS\_Device}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \Hypertarget{group___c_m_s_i_s___device_ga0360a569f25a4df252938828cd39cd4e}\label{group___c_m_s_i_s___device_ga0360a569f25a4df252938828cd39cd4e} 
\index{CMSIS\_Device@{CMSIS\_Device}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \Hypertarget{group___c_m_s_i_s___device_ga0a6a8675609cee77ff162e575cfc74e8}\label{group___c_m_s_i_s___device_ga0a6a8675609cee77ff162e575cfc74e8} 
\index{CMSIS\_Device@{CMSIS\_Device}!POL@{POL}}
\index{POL@{POL}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+POL}

CRC polynomial register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga133294b87dbe6a01e8d9584338abc39a}\label{group___c_m_s_i_s___device_ga133294b87dbe6a01e8d9584338abc39a} 
\index{CMSIS\_Device@{CMSIS\_Device}!PR@{PR}}
\index{PR@{PR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PR}{PR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+PR}

EXTI Pending register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga5f2717885ff171e686e0347af9e6b68d}\label{group___c_m_s_i_s___device_ga5f2717885ff171e686e0347af9e6b68d} 
\index{CMSIS\_Device@{CMSIS\_Device}!PR@{PR}}
\index{PR@{PR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PR}{PR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+PR}

IWDG Prescaler register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga70a4f12449826cb6aeceed7ee6253752}\label{group___c_m_s_i_s___device_ga70a4f12449826cb6aeceed7ee6253752} 
\index{CMSIS\_Device@{CMSIS\_Device}!PR2@{PR2}}
\index{PR2@{PR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PR2}{PR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+PR2}

EXTI Pending register, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_ga5f43a11e0873212f598e41db5f2dcf6a}\label{group___c_m_s_i_s___device_ga5f43a11e0873212f598e41db5f2dcf6a} 
\index{CMSIS\_Device@{CMSIS\_Device}!PRER@{PRER}}
\index{PRER@{PRER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PRER}{PRER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+PRER}

RTC prescaler register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gad03c852f58077a11e75f8af42fa6d921}\label{group___c_m_s_i_s___device_gad03c852f58077a11e75f8af42fa6d921} 
\index{CMSIS\_Device@{CMSIS\_Device}!PSC@{PSC}}
\index{PSC@{PSC}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PSC}{PSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+PSC}

TIM prescaler, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga44ada3bfbe891e2efc1e06bda4c8014e}\label{group___c_m_s_i_s___device_ga44ada3bfbe891e2efc1e06bda4c8014e} 
\index{CMSIS\_Device@{CMSIS\_Device}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+PUPDR}

GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad432e2a315abf68e6c295fb4ebc37534}\label{group___c_m_s_i_s___device_gad432e2a315abf68e6c295fb4ebc37534} 
\index{CMSIS\_Device@{CMSIS\_Device}!RCR@{RCR}}
\index{RCR@{RCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RCR}{RCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+RCR}

TIM repetition counter register, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga6b19ffd6acd9c6a5103b93dd64281f63}\label{group___c_m_s_i_s___device_ga6b19ffd6acd9c6a5103b93dd64281f63} 
\index{CMSIS\_Device@{CMSIS\_Device}!RCR@{RCR}}
\index{RCR@{RCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RCR}{RCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RCR}

SYSCFG CCM SRAM protection register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga48a428d8f9a2b37702311b67fb4aa555}\label{group___c_m_s_i_s___device_ga48a428d8f9a2b37702311b67fb4aa555} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDATA12R@{RDATA12R}}
\index{RDATA12R@{RDATA12R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDATA12R}{RDATA12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RDATA12R}

SDADC1 and SDADC2 regular data register, Address offset\+: 0x74 \Hypertarget{group___c_m_s_i_s___device_ga2058b0f7008db6a1dd540a5299bb87c8}\label{group___c_m_s_i_s___device_ga2058b0f7008db6a1dd540a5299bb87c8} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDATA13R@{RDATA13R}}
\index{RDATA13R@{RDATA13R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDATA13R}{RDATA13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RDATA13R}

SDADC1 and SDADC3 regular data register, Address offset\+: 0x7C \Hypertarget{group___c_m_s_i_s___device_ga6f114e285adf2978b48a51b21ea4e5c1}\label{group___c_m_s_i_s___device_ga6f114e285adf2978b48a51b21ea4e5c1} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDATAR@{RDATAR}}
\index{RDATAR@{RDATAR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDATAR}{RDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RDATAR}

SDADC data register for the regular channel, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_ga95890984bd67845015d40e82fb091c93}\label{group___c_m_s_i_s___device_ga95890984bd67845015d40e82fb091c93} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDHR@{RDHR}}
\index{RDHR@{RDHR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDHR}{RDHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDHR}

CAN receive FIFO mailbox data high register \Hypertarget{group___c_m_s_i_s___device_gac7d62861de29d0b4fcf11fabbdbd76e7}\label{group___c_m_s_i_s___device_gac7d62861de29d0b4fcf11fabbdbd76e7} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDLR@{RDLR}}
\index{RDLR@{RDLR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDLR}{RDLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDLR}

CAN receive FIFO mailbox data low register \Hypertarget{group___c_m_s_i_s___device_gad9f9ae594003c39cc27f147e29a130bb}\label{group___c_m_s_i_s___device_gad9f9ae594003c39cc27f147e29a130bb} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDP@{RDP}}
\index{RDP@{RDP}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDP}{RDP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+RDP}

FLASH option byte Read protection, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gab38dd649c7ec25ed70fe49791d45668d}\label{group___c_m_s_i_s___device_gab38dd649c7ec25ed70fe49791d45668d} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDR@{RDR}}
\index{RDR@{RDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RDR}

USART Receive Data register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_ga49d74ca8b402c2b9596bfcbe4cd051a9}\label{group___c_m_s_i_s___device_ga49d74ca8b402c2b9596bfcbe4cd051a9} 
\index{CMSIS\_Device@{CMSIS\_Device}!RDTR@{RDTR}}
\index{RDTR@{RDTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RDTR}{RDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RDTR}

CAN receive FIFO mailbox data length control and time stamp register \Hypertarget{group___c_m_s_i_s___device_gac4df3ee9d5dd2f809b6def3fa76cdc33}\label{group___c_m_s_i_s___device_gac4df3ee9d5dd2f809b6def3fa76cdc33} 
\index{CMSIS\_Device@{CMSIS\_Device}!REPxR@{REPxR}}
\index{REPxR@{REPxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{REPxR}{REPxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+REPxR}

HRTIM Timerx repetition register, Address offset\+: 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga5206a0915a426980291c55c79db38890}\label{group___c_m_s_i_s___device_ga5206a0915a426980291c55c79db38890} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED}{RESERVED}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Common\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved, ADC1/3 base address + 0x304 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0fcd52ab6fff5b2e6843ad029509913a}\label{group___c_m_s_i_s___device_ga0fcd52ab6fff5b2e6843ad029509913a} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED}{RESERVED}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved, 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga5163baa7563204840a69aee0543b76b7}\label{group___c_m_s_i_s___device_ga5163baa7563204840a69aee0543b76b7} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED}{RESERVED}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved, 0x04 \Hypertarget{group___c_m_s_i_s___device_gaf740868b36d8ec3898c3567f2cfaac63}\label{group___c_m_s_i_s___device_gaf740868b36d8ec3898c3567f2cfaac63} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x010 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga70dfd1730dba65041550ef55a44db87c}\label{group___c_m_s_i_s___device_ga70dfd1730dba65041550ef55a44db87c} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily uint8\+\_\+t CRC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x05 \Hypertarget{group___c_m_s_i_s___device_ga6b05f073bbd937260710d82c585b6e72}\label{group___c_m_s_i_s___device_ga6b05f073bbd937260710d82c585b6e72} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x14 \Hypertarget{group___c_m_s_i_s___device_ga47e5d3b9fc64cb13b76935ce60798bf5}\label{group___c_m_s_i_s___device_ga47e5d3b9fc64cb13b76935ce60798bf5} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x04 \Hypertarget{group___c_m_s_i_s___device_ga4046d6d0379d1b629665b866d0442ecd}\label{group___c_m_s_i_s___device_ga4046d6d0379d1b629665b866d0442ecd} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x04

Reserved, 0x1C \Hypertarget{group___c_m_s_i_s___device_ga150d3ec74c7a8884d87bc15b9e878055}\label{group___c_m_s_i_s___device_ga150d3ec74c7a8884d87bc15b9e878055} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaf394c92193f1e52feaa7a27e090374ed}\label{group___c_m_s_i_s___device_gaf394c92193f1e52feaa7a27e090374ed} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x020 -\/ 0x17F ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gabaadc15d64249004eafbed98f8d9236c}\label{group___c_m_s_i_s___device_gabaadc15d64249004eafbed98f8d9236c} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga616ee0bf6ed744088c6b80762dd7fb88}\label{group___c_m_s_i_s___device_ga616ee0bf6ed744088c6b80762dd7fb88} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x70 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gac8164842c14abe920e74cdb3d5118f7d}\label{group___c_m_s_i_s___device_gac8164842c14abe920e74cdb3d5118f7d} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x20 \Hypertarget{group___c_m_s_i_s___device_gaa4536c87894593f3aaa9c98a88e1e144}\label{group___c_m_s_i_s___device_gaa4536c87894593f3aaa9c98a88e1e144} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}5\mbox{]}}

Reserved, 0x6C..0x7C \Hypertarget{group___c_m_s_i_s___device_ga53d69d1c76df513fac2d0547f68b5e71}\label{group___c_m_s_i_s___device_ga53d69d1c76df513fac2d0547f68b5e71} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x10 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga54d49ecc780f3fd305613ecf4f817f80}\label{group___c_m_s_i_s___device_ga54d49ecc780f3fd305613ecf4f817f80} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x01C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga8b205c6e25b1808ac016db2356b3021d}\label{group___c_m_s_i_s___device_ga8b205c6e25b1808ac016db2356b3021d} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily uint16\+\_\+t CRC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 \Hypertarget{group___c_m_s_i_s___device_ga3884a187c996dbb2187d499e9545c71b}\label{group___c_m_s_i_s___device_ga3884a187c996dbb2187d499e9545c71b} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x18 \Hypertarget{group___c_m_s_i_s___device_ga022f7a6ab98b1cf66443e0af882122ef}\label{group___c_m_s_i_s___device_ga022f7a6ab98b1cf66443e0af882122ef} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gac9f74fcb5eb1a543bc4ec85434bccb2f}\label{group___c_m_s_i_s___device_gac9f74fcb5eb1a543bc4ec85434bccb2f} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 \Hypertarget{group___c_m_s_i_s___device_ga27f20ff0eccdc070477448b973ca8df7}\label{group___c_m_s_i_s___device_ga27f20ff0eccdc070477448b973ca8df7} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga6d78680272a465db0ee43eba4e9c54f3}\label{group___c_m_s_i_s___device_ga6d78680272a465db0ee43eba4e9c54f3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x26 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gabd4c34405c765b5bd5fe38bbeb7569b6}\label{group___c_m_s_i_s___device_gabd4c34405c765b5bd5fe38bbeb7569b6} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x1\+D0 -\/ 0x1\+FF ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga4d2d3515b92eb74072bb91990542dcb3}\label{group___c_m_s_i_s___device_ga4d2d3515b92eb74072bb91990542dcb3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga047ae1315f859dcef7b4546cb7ad6237}\label{group___c_m_s_i_s___device_ga047ae1315f859dcef7b4546cb7ad6237} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x78 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga20ecd04c6a42bac56f0dbd5640e6aaf0}\label{group___c_m_s_i_s___device_ga20ecd04c6a42bac56f0dbd5640e6aaf0} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x1C

Reserved, 0x20 \Hypertarget{group___c_m_s_i_s___device_ga143694aea9644b14ef27d32665846d48}\label{group___c_m_s_i_s___device_ga143694aea9644b14ef27d32665846d48} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily uint32\+\_\+t HRTIM\+\_\+\+Master\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}20\mbox{]}}

Reserved, 0x30..0x7C \Hypertarget{group___c_m_s_i_s___device_ga0335d31a1f142ab44d1c01cadd2a85ec}\label{group___c_m_s_i_s___device_ga0335d31a1f142ab44d1c01cadd2a85ec} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x18 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga5bf6d41770fd8dc6473d962b8770a00f}\label{group___c_m_s_i_s___device_ga5bf6d41770fd8dc6473d962b8770a00f} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED10}

Reserved, 0x40 \Hypertarget{group___c_m_s_i_s___device_ga611b251f8aae29cb2a83a985596bb26e}\label{group___c_m_s_i_s___device_ga611b251f8aae29cb2a83a985596bb26e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED11}{RESERVED11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED11}

Reserved, 0x44 \Hypertarget{group___c_m_s_i_s___device_ga89e0a9b959869be96bfef32c278c869a}\label{group___c_m_s_i_s___device_ga89e0a9b959869be96bfef32c278c869a} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED12}{RESERVED12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED12}

Reserved, 0x48

Reserved, 0x4C \Hypertarget{group___c_m_s_i_s___device_gae037e71a3c59a05d0f81128820b9d9a7}\label{group___c_m_s_i_s___device_gae037e71a3c59a05d0f81128820b9d9a7} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED13}{RESERVED13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED13}

Reserved, 0x4C

Reserved, 0x50 \Hypertarget{group___c_m_s_i_s___device_ga765755fde982b2e6c60f43a9a181cfdb}\label{group___c_m_s_i_s___device_ga765755fde982b2e6c60f43a9a181cfdb} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED14}{RESERVED14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED14}

Reserved, 0x50 \Hypertarget{group___c_m_s_i_s___device_ga30aca300e6a05f1afa16406770c0dd52}\label{group___c_m_s_i_s___device_ga30aca300e6a05f1afa16406770c0dd52} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x02C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga4dd260a7d589d62975619a42f9a6abe4}\label{group___c_m_s_i_s___device_ga4dd260a7d589d62975619a42f9a6abe4} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily uint32\+\_\+t CRC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x0C \Hypertarget{group___c_m_s_i_s___device_ga01f17a61ef72cf59de0dc86dcf605493}\label{group___c_m_s_i_s___device_ga01f17a61ef72cf59de0dc86dcf605493} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x1C \Hypertarget{group___c_m_s_i_s___device_gae89cc25b732d7992ed136ee137ddd7d4}\label{group___c_m_s_i_s___device_gae89cc25b732d7992ed136ee137ddd7d4} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x1C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga7ff59eaa0f8c9e69e6736dddc514a037}\label{group___c_m_s_i_s___device_ga7ff59eaa0f8c9e69e6736dddc514a037} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, Address offset\+: 0x1C \Hypertarget{group___c_m_s_i_s___device_gaf2b7924854e56d0ebd3e8699dfd0e369}\label{group___c_m_s_i_s___device_gaf2b7924854e56d0ebd3e8699dfd0e369} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x2A ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gab29069c9fd10eeec47414abd8d06822f}\label{group___c_m_s_i_s___device_gab29069c9fd10eeec47414abd8d06822f} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x208 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga5e7bbbb02a304e95db0f47927613aecc}\label{group___c_m_s_i_s___device_ga5e7bbbb02a304e95db0f47927613aecc} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga6ad137c907cf4b99f0457b0b35d9cf66}\label{group___c_m_s_i_s___device_ga6ad137c907cf4b99f0457b0b35d9cf66} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x7C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga3fadb54ea7fd466c3e19c7478dca8da8}\label{group___c_m_s_i_s___device_ga3fadb54ea7fd466c3e19c7478dca8da8} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x20

Reserved, 0x24 \Hypertarget{group___c_m_s_i_s___device_ga4b76183ef00fad76aad28073c8da7eb9}\label{group___c_m_s_i_s___device_ga4b76183ef00fad76aad28073c8da7eb9} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x1C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad4ffd02fea1594fdd917132e217e466a}\label{group___c_m_s_i_s___device_gad4ffd02fea1594fdd917132e217e466a} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x044 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad2d94b775439cfb7b6684cbc45ab70d3}\label{group___c_m_s_i_s___device_gad2d94b775439cfb7b6684cbc45ab70d3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x30 \Hypertarget{group___c_m_s_i_s___device_ga0d47873260f8f0c16b8ec77e1edc8789}\label{group___c_m_s_i_s___device_ga0d47873260f8f0c16b8ec77e1edc8789} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gaf730af32307f845895465e8ead57d20c}\label{group___c_m_s_i_s___device_gaf730af32307f845895465e8ead57d20c} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x210 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0c92b14da7ba0df757ff11ff20e1bc6a}\label{group___c_m_s_i_s___device_ga0c92b14da7ba0df757ff11ff20e1bc6a} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved \Hypertarget{group___c_m_s_i_s___device_gaf2332ba5b55b05ede2065fe54720ab4b}\label{group___c_m_s_i_s___device_gaf2332ba5b55b05ede2065fe54720ab4b} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x90 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga51fa729c1fefbf9c26e09ee8bf727d5b}\label{group___c_m_s_i_s___device_ga51fa729c1fefbf9c26e09ee8bf727d5b} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x24 \Hypertarget{group___c_m_s_i_s___device_ga6586bf796e3afd95db81ae93626391a6}\label{group___c_m_s_i_s___device_ga6586bf796e3afd95db81ae93626391a6} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x2C -\/ 0x3C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga09db4799beea24a29003049cd0c37c0f}\label{group___c_m_s_i_s___device_ga09db4799beea24a29003049cd0c37c0f} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x048 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga75a37e293ded1627c94cf521df950e31}\label{group___c_m_s_i_s___device_ga75a37e293ded1627c94cf521df950e31} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily uint32\+\_\+t TSC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga51c408c7c352b8080f0c6d42bf811d43}\label{group___c_m_s_i_s___device_ga51c408c7c352b8080f0c6d42bf811d43} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x218 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga0fb31d18b68c68b52235c835855cd42b}\label{group___c_m_s_i_s___device_ga0fb31d18b68c68b52235c835855cd42b} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga1b25444a1ddbe13adec6b33e9309dbe3}\label{group___c_m_s_i_s___device_ga1b25444a1ddbe13adec6b33e9309dbe3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x28 \Hypertarget{group___c_m_s_i_s___device_ga52b21703ade57aad74d4e7acbdbeed78}\label{group___c_m_s_i_s___device_ga52b21703ade57aad74d4e7acbdbeed78} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x48 -\/ 0x5C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gae7b1498cfa49c4ba915c4ce22c83c3d2}\label{group___c_m_s_i_s___device_gae7b1498cfa49c4ba915c4ce22c83c3d2} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x050 -\/ 0x05C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga05b74b369ea3d9489caa4427c034c2a3}\label{group___c_m_s_i_s___device_ga05b74b369ea3d9489caa4427c034c2a3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x220-\/0x23F ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaad38b822edd9ae72cf99585aad5b8e7e}\label{group___c_m_s_i_s___device_gaad38b822edd9ae72cf99585aad5b8e7e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved \Hypertarget{group___c_m_s_i_s___device_gaec51337c62111f13e976f73f1f691861}\label{group___c_m_s_i_s___device_gaec51337c62111f13e976f73f1f691861} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x2C \Hypertarget{group___c_m_s_i_s___device_gab698fec51f1524929fb87b15e441e769}\label{group___c_m_s_i_s___device_gab698fec51f1524929fb87b15e441e769} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDADC\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x68 -\/ 0x6C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad8a8fe66152df1974d0901ca713c37b5}\label{group___c_m_s_i_s___device_gad8a8fe66152df1974d0901ca713c37b5} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x070 -\/ 0x07C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga9a81559cab1ddf49b2a028d368ad81c8}\label{group___c_m_s_i_s___device_ga9a81559cab1ddf49b2a028d368ad81c8} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga7e407e96a4e0d2577d2ee1f6165965cb}\label{group___c_m_s_i_s___device_ga7e407e96a4e0d2577d2ee1f6165965cb} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x30 \Hypertarget{group___c_m_s_i_s___device_gac8e7f4d293c623d365e060a922c7863e}\label{group___c_m_s_i_s___device_gac8e7f4d293c623d365e060a922c7863e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x090 -\/ 0x09C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga09936292ef8d82974b55a03a1080534e}\label{group___c_m_s_i_s___device_ga09936292ef8d82974b55a03a1080534e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x4C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga16f572a38f20e79156cc65324fbfc2fc}\label{group___c_m_s_i_s___device_ga16f572a38f20e79156cc65324fbfc2fc} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga2e67d5f26fd40feba7cb0b45b7dc2016}\label{group___c_m_s_i_s___device_ga2e67d5f26fd40feba7cb0b45b7dc2016} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x34 \Hypertarget{group___c_m_s_i_s___device_ga0ba5631f55ff82a9a375d4b0e6b63467}\label{group___c_m_s_i_s___device_ga0ba5631f55ff82a9a375d4b0e6b63467} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x0\+A8 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gace8692e7bd4ee1a79268313bed47b4ba}\label{group___c_m_s_i_s___device_gace8692e7bd4ee1a79268313bed47b4ba} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga947b3938ff1174c1268db938e19eac6c}\label{group___c_m_s_i_s___device_ga947b3938ff1174c1268db938e19eac6c} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x38 \Hypertarget{group___c_m_s_i_s___device_ga35454801a099515a661b1fee41e4736b}\label{group___c_m_s_i_s___device_ga35454801a099515a661b1fee41e4736b} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED9}{RESERVED9}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved, 0x0\+AC ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaefd02bb2a6dcb3fd77d3bc4c418fcdc4}\label{group___c_m_s_i_s___device_gaefd02bb2a6dcb3fd77d3bc4c418fcdc4} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED9}{RESERVED9}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved \Hypertarget{group___c_m_s_i_s___device_gacb6d61abc4707e582365d274774a13c0}\label{group___c_m_s_i_s___device_gacb6d61abc4707e582365d274774a13c0} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVED9}{RESERVED9}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCFG\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved, 0x3C \Hypertarget{group___c_m_s_i_s___device_gac729616a1792efd2891f8d938692071e}\label{group___c_m_s_i_s___device_gac729616a1792efd2891f8d938692071e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVEDA@{RESERVEDA}}
\index{RESERVEDA@{RESERVEDA}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVEDA}{RESERVEDA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVEDA}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga29a2b0fc48938cd5bc79f892546fadf3}\label{group___c_m_s_i_s___device_ga29a2b0fc48938cd5bc79f892546fadf3} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVEDB@{RESERVEDB}}
\index{RESERVEDB@{RESERVEDB}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVEDB}{RESERVEDB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVEDB}

Reserved \Hypertarget{group___c_m_s_i_s___device_ga88f013eaee07f62c2138879084332de6}\label{group___c_m_s_i_s___device_ga88f013eaee07f62c2138879084332de6} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVEDC@{RESERVEDC}}
\index{RESERVEDC@{RESERVEDC}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVEDC}{RESERVEDC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVEDC}

Reserved \Hypertarget{group___c_m_s_i_s___device_gae2905274f4e48e109920f4aa9a31bd01}\label{group___c_m_s_i_s___device_gae2905274f4e48e109920f4aa9a31bd01} 
\index{CMSIS\_Device@{CMSIS\_Device}!RESERVEDD@{RESERVEDD}}
\index{RESERVEDD@{RESERVEDD}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RESERVEDD}{RESERVEDD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USB\+\_\+\+Type\+Def\+::\+RESERVEDD}

Reserved \Hypertarget{group___c_m_s_i_s___device_gad8e858479e26ab075ee2ddb630e8769d}\label{group___c_m_s_i_s___device_gad8e858479e26ab075ee2ddb630e8769d} 
\index{CMSIS\_Device@{CMSIS\_Device}!RF0R@{RF0R}}
\index{RF0R@{RF0R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RF0R}{RF0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RF0R}

CAN receive FIFO 0 register, Address offset\+: 0x0C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga69a528d1288c1de666df68655af1d20e}\label{group___c_m_s_i_s___device_ga69a528d1288c1de666df68655af1d20e} 
\index{CMSIS\_Device@{CMSIS\_Device}!RF1R@{RF1R}}
\index{RF1R@{RF1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RF1R}{RF1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+RF1R}

CAN receive FIFO 1 register, Address offset\+: 0x10 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga034504d43f7b16b320745a25b3a8f12d}\label{group___c_m_s_i_s___device_ga034504d43f7b16b320745a25b3a8f12d} 
\index{CMSIS\_Device@{CMSIS\_Device}!RIR@{RIR}}
\index{RIR@{RIR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RIR}{RIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def\+::\+RIR}

CAN receive FIFO mailbox identifier register \Hypertarget{group___c_m_s_i_s___device_gaa3703eaa40e447dcacc69c0827595532}\label{group___c_m_s_i_s___device_gaa3703eaa40e447dcacc69c0827595532} 
\index{CMSIS\_Device@{CMSIS\_Device}!RLR@{RLR}}
\index{RLR@{RLR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+RLR}

IWDG Reload register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gadd7a9e13a3281f6bea133b3693ce68f8}\label{group___c_m_s_i_s___device_gadd7a9e13a3281f6bea133b3693ce68f8} 
\index{CMSIS\_Device@{CMSIS\_Device}!RQR@{RQR}}
\index{RQR@{RQR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RQR}{RQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+RQR}

USART Request register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_ga47efe68443b75c5539907d539ca9c668}\label{group___c_m_s_i_s___device_ga47efe68443b75c5539907d539ca9c668} 
\index{CMSIS\_Device@{CMSIS\_Device}!RSTx1R@{RSTx1R}}
\index{RSTx1R@{RSTx1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RSTx1R}{RSTx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx1R}

HRTIM Timerx output 1 reset register, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_ga2a32d4e45ee9819ed5f2be2050c28b03}\label{group___c_m_s_i_s___device_ga2a32d4e45ee9819ed5f2be2050c28b03} 
\index{CMSIS\_Device@{CMSIS\_Device}!RSTx2R@{RSTx2R}}
\index{RSTx2R@{RSTx2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RSTx2R}{RSTx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTx2R}

HRTIM Timerx output 2 reset register, Address offset\+: 0x48 \Hypertarget{group___c_m_s_i_s___device_ga8ac91eb77423dc5391d030c5be66fc5a}\label{group___c_m_s_i_s___device_ga8ac91eb77423dc5391d030c5be66fc5a} 
\index{CMSIS\_Device@{CMSIS\_Device}!RSTxR@{RSTxR}}
\index{RSTxR@{RSTxR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RSTxR}{RSTxR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+RSTxR}

HRTIM Timerx Reset register, Address offset\+: 0x54 \Hypertarget{group___c_m_s_i_s___device_ga5732c379e1ce532552e80392db4eabf8}\label{group___c_m_s_i_s___device_ga5732c379e1ce532552e80392db4eabf8} 
\index{CMSIS\_Device@{CMSIS\_Device}!RTOR@{RTOR}}
\index{RTOR@{RTOR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RTOR}{RTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USART\+\_\+\+Type\+Def\+::\+RTOR}

USART Receiver Time Out register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_gac019d211d8c880b327a1b90a06cc0675}\label{group___c_m_s_i_s___device_gac019d211d8c880b327a1b90a06cc0675} 
\index{CMSIS\_Device@{CMSIS\_Device}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RTSR}{RTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RTSR}

EXTI Rising trigger selection register, Address offset\+: 0x08

EXTI Rising trigger selection register , Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga9670b69baeb2f676b54403a6fd7482dc}\label{group___c_m_s_i_s___device_ga9670b69baeb2f676b54403a6fd7482dc} 
\index{CMSIS\_Device@{CMSIS\_Device}!RTSR2@{RTSR2}}
\index{RTSR2@{RTSR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RTSR2}{RTSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+RTSR2}

EXTI Rising trigger selection register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga60f1f0e77c52e89cfd738999bee5c9d0}\label{group___c_m_s_i_s___device_ga60f1f0e77c52e89cfd738999bee5c9d0} 
\index{CMSIS\_Device@{CMSIS\_Device}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+RXCRCR}

SPI Rx CRC register (not used in I2S mode), Address offset\+: 0x14

SPI Rx CRC register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga43d30d8efd8e4606663c7cb8d2565e12}\label{group___c_m_s_i_s___device_ga43d30d8efd8e4606663c7cb8d2565e12} 
\index{CMSIS\_Device@{CMSIS\_Device}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RXDR}{RXDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RXDR}

I2C Receive data register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gae2bc7566d4fe07776fc8e5b2ace32981}\label{group___c_m_s_i_s___device_gae2bc7566d4fe07776fc8e5b2ace32981} 
\index{CMSIS\_Device@{CMSIS\_Device}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{RXDR}{RXDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+RXDR}

CEC Rx Data Register, Address offset\+:0x0C \Hypertarget{group___c_m_s_i_s___device_gaf66ec58de15ad11e193a131600a8ca79}\label{group___c_m_s_i_s___device_gaf66ec58de15ad11e193a131600a8ca79} 
\index{CMSIS\_Device@{CMSIS\_Device}!SETx1R@{SETx1R}}
\index{SETx1R@{SETx1R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SETx1R}{SETx1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx1R}

HRTIM Timerx output 1 set register, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_ga3c9bfd9548d77716a2f5258b9aa1b3f9}\label{group___c_m_s_i_s___device_ga3c9bfd9548d77716a2f5258b9aa1b3f9} 
\index{CMSIS\_Device@{CMSIS\_Device}!SETx2R@{SETx2R}}
\index{SETx2R@{SETx2R}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SETx2R}{SETx2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+SETx2R}

HRTIM Timerx output 2 set register, Address offset\+: 0x44 \Hypertarget{group___c_m_s_i_s___device_ga90ff90723c0ec4ae8a7028d4f3b024f4}\label{group___c_m_s_i_s___device_ga90ff90723c0ec4ae8a7028d4f3b024f4} 
\index{CMSIS\_Device@{CMSIS\_Device}!sFIFOMailBox@{sFIFOMailBox}}
\index{sFIFOMailBox@{sFIFOMailBox}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{sFIFOMailBox}{sFIFOMailBox}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} CAN\+\_\+\+Type\+Def\+::s\+FIFOMail\+Box}

CAN FIFO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC \Hypertarget{group___c_m_s_i_s___device_ga1aa53d5f37638a6c1788b850e192bbe8}\label{group___c_m_s_i_s___device_ga1aa53d5f37638a6c1788b850e192bbe8} 
\index{CMSIS\_Device@{CMSIS\_Device}!sFilterRegister@{sFilterRegister}}
\index{sFilterRegister@{sFilterRegister}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{sFilterRegister}{sFilterRegister}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} CAN\+\_\+\+Type\+Def\+::s\+Filter\+Register}

CAN Filter Register, Address offset\+: 0x240-\/0x31C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga6082856c9191f5003b6163c0d3afcaff}\label{group___c_m_s_i_s___device_ga6082856c9191f5003b6163c0d3afcaff} 
\index{CMSIS\_Device@{CMSIS\_Device}!SHIFTR@{SHIFTR}}
\index{SHIFTR@{SHIFTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SHIFTR}{SHIFTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SHIFTR}

RTC shift control register, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga67d30593bcb68b98186ebe5bc8dc34b1}\label{group___c_m_s_i_s___device_ga67d30593bcb68b98186ebe5bc8dc34b1} 
\index{CMSIS\_Device@{CMSIS\_Device}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SMCR}{SMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+SMCR}

TIM slave mode control register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga73009a8122fcc628f467a4e997109347}\label{group___c_m_s_i_s___device_ga73009a8122fcc628f467a4e997109347} 
\index{CMSIS\_Device@{CMSIS\_Device}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SMPR1}

ADC sample time register 1, Address offset\+: 0x14

ADC sample time register 1, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga9e68fe36c4c8fbbac294b5496ccf7130}\label{group___c_m_s_i_s___device_ga9e68fe36c4c8fbbac294b5496ccf7130} 
\index{CMSIS\_Device@{CMSIS\_Device}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SMPR2}

ADC sample time register 2, Address offset\+: 0x18

ADC sample time register 2, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga0185aa54962ba987f192154fb7a2d673}\label{group___c_m_s_i_s___device_ga0185aa54962ba987f192154fb7a2d673} 
\index{CMSIS\_Device@{CMSIS\_Device}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR1}

ADC regular sequence register 1, Address offset\+: 0x30

ADC regular sequence register 1, Address offset\+: 0x2C \Hypertarget{group___c_m_s_i_s___device_ga6b6e55e6c667042e5a46a76518b73d5a}\label{group___c_m_s_i_s___device_ga6b6e55e6c667042e5a46a76518b73d5a} 
\index{CMSIS\_Device@{CMSIS\_Device}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR2}

ADC regular sequence register 2, Address offset\+: 0x34

ADC regular sequence register 2, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga51dbdba74c4d3559157392109af68fc6}\label{group___c_m_s_i_s___device_ga51dbdba74c4d3559157392109af68fc6} 
\index{CMSIS\_Device@{CMSIS\_Device}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR3}

ADC regular sequence register 3, Address offset\+: 0x38

ADC regular sequence register 3, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_gab66c9816c1ca151a6ec728ec55655264}\label{group___c_m_s_i_s___device_gab66c9816c1ca151a6ec728ec55655264} 
\index{CMSIS\_Device@{CMSIS\_Device}!SQR4@{SQR4}}
\index{SQR4@{SQR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SQR4}{SQR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SQR4}

ADC regular sequence register 4, Address offset\+: 0x3C \Hypertarget{group___c_m_s_i_s___device_ga1d3fd83d6ed8b2d90b471db4509b0e70}\label{group___c_m_s_i_s___device_ga1d3fd83d6ed8b2d90b471db4509b0e70} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+SR}

DAC status register, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_ga52c4943c64904227a559bf6f14ce4de6}\label{group___c_m_s_i_s___device_ga52c4943c64904227a559bf6f14ce4de6} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+SR}

FLASH status register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga9bbfbe921f2acfaf58251849bd0a511c}\label{group___c_m_s_i_s___device_ga9bbfbe921f2acfaf58251849bd0a511c} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+SR}

IWDG Status register, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga33f3dd6a505d06fe6c466b63be451891}\label{group___c_m_s_i_s___device_ga33f3dd6a505d06fe6c466b63be451891} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+SR}

SPI Status register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gacedfc978c879835c05ef1788ad26b2ff}\label{group___c_m_s_i_s___device_gacedfc978c879835c05ef1788ad26b2ff} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIM\+\_\+\+Type\+Def\+::\+SR}

TIM status register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga15655cda4854cc794db1f27b3c0bba38}\label{group___c_m_s_i_s___device_ga15655cda4854cc794db1f27b3c0bba38} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WWDG\+\_\+\+Type\+Def\+::\+SR}

WWDG Status register, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_ga9745df96e98f3cdc2d05ccefce681f64}\label{group___c_m_s_i_s___device_ga9745df96e98f3cdc2d05ccefce681f64} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR@{SR}}
\index{SR@{SR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+SR}

ADC status register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_gaba13a6af1577f1ba0d2f0b4b0826fc6e}\label{group___c_m_s_i_s___device_gaba13a6af1577f1ba0d2f0b4b0826fc6e} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR2@{SR2}}
\index{SR2@{SR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 \Hypertarget{group___c_m_s_i_s___device_ga0f9fac8999449c641995f53869f66f7c}\label{group___c_m_s_i_s___device_ga0f9fac8999449c641995f53869f66f7c} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR3@{SR3}}
\index{SR3@{SR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 \Hypertarget{group___c_m_s_i_s___device_ga665493ce6898bd71fb6122f4b52ce0d7}\label{group___c_m_s_i_s___device_ga665493ce6898bd71fb6122f4b52ce0d7} 
\index{CMSIS\_Device@{CMSIS\_Device}!SR4@{SR4}}
\index{SR4@{SR4}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 \Hypertarget{group___c_m_s_i_s___device_gaefbd38be87117d1fced289bf9c534414}\label{group___c_m_s_i_s___device_gaefbd38be87117d1fced289bf9c534414} 
\index{CMSIS\_Device@{CMSIS\_Device}!SSR@{SSR}}
\index{SSR@{SSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SSR}{SSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SSR}

RTC sub second register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gab78f764584ec276cd36960d4f4fcdc1a}\label{group___c_m_s_i_s___device_gab78f764584ec276cd36960d4f4fcdc1a} 
\index{CMSIS\_Device@{CMSIS\_Device}!sTxMailBox@{sTxMailBox}}
\index{sTxMailBox@{sTxMailBox}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{sTxMailBox}{sTxMailBox}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} CAN\+\_\+\+Type\+Def\+::s\+Tx\+Mail\+Box}

CAN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC \Hypertarget{group___c_m_s_i_s___device_ga5c1f538e64ee90918cd158b808f5d4de}\label{group___c_m_s_i_s___device_ga5c1f538e64ee90918cd158b808f5d4de} 
\index{CMSIS\_Device@{CMSIS\_Device}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SWIER}{SWIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+SWIER}

EXTI Software interrupt event register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gac537696dafad0997c5ebc4f4d21abd16}\label{group___c_m_s_i_s___device_gac537696dafad0997c5ebc4f4d21abd16} 
\index{CMSIS\_Device@{CMSIS\_Device}!SWIER2@{SWIER2}}
\index{SWIER2@{SWIER2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SWIER2}{SWIER2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTI\+\_\+\+Type\+Def\+::\+SWIER2}

EXTI Software interrupt event register, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga4ccb66068a1ebee1179574dda20206b6}\label{group___c_m_s_i_s___device_ga4ccb66068a1ebee1179574dda20206b6} 
\index{CMSIS\_Device@{CMSIS\_Device}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{SWTRIGR}{SWTRIGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+SWTRIGR}

DAC software trigger register, Address offset\+: 0x04 \Hypertarget{group___c_m_s_i_s___device_ga498ecce9715c916dd09134fddd0072c0}\label{group___c_m_s_i_s___device_ga498ecce9715c916dd09134fddd0072c0} 
\index{CMSIS\_Device@{CMSIS\_Device}!TAFCR@{TAFCR}}
\index{TAFCR@{TAFCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TAFCR}{TAFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TAFCR}

RTC tamper and alternate function configuration register, Address offset\+: 0x40 \Hypertarget{group___c_m_s_i_s___device_ga98c6bcd7c9bae378ebf83fd9f5b59020}\label{group___c_m_s_i_s___device_ga98c6bcd7c9bae378ebf83fd9f5b59020} 
\index{CMSIS\_Device@{CMSIS\_Device}!TDHR@{TDHR}}
\index{TDHR@{TDHR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TDHR}{TDHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDHR}

CAN mailbox data high register \Hypertarget{group___c_m_s_i_s___device_ga408c96501b1cc8bd527432736d132a39}\label{group___c_m_s_i_s___device_ga408c96501b1cc8bd527432736d132a39} 
\index{CMSIS\_Device@{CMSIS\_Device}!TDLR@{TDLR}}
\index{TDLR@{TDLR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TDLR}{TDLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDLR}

CAN mailbox data low register \Hypertarget{group___c_m_s_i_s___device_ga010c9ef83a8236947a3bfaab1ed29df4}\label{group___c_m_s_i_s___device_ga010c9ef83a8236947a3bfaab1ed29df4} 
\index{CMSIS\_Device@{CMSIS\_Device}!TDR@{TDR}}
\index{TDR@{TDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+TDR}

USART Transmit Data register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_ga2351cb865d064cf75f61642aaa887f76}\label{group___c_m_s_i_s___device_ga2351cb865d064cf75f61642aaa887f76} 
\index{CMSIS\_Device@{CMSIS\_Device}!TDTR@{TDTR}}
\index{TDTR@{TDTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TDTR}{TDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TDTR}

CAN mailbox data length control and time stamp register \Hypertarget{group___c_m_s_i_s___device_ga95f1607b6254092066a3b6e35146e28a}\label{group___c_m_s_i_s___device_ga95f1607b6254092066a3b6e35146e28a} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMEOUTR@{TIMEOUTR}}
\index{TIMEOUTR@{TIMEOUTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMEOUTR}{TIMEOUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+TIMEOUTR}

I2C Timeout register, Address offset\+: 0x14 \Hypertarget{group___c_m_s_i_s___device_ga92514ade6721d7c8e35d95c5b5810852}\label{group___c_m_s_i_s___device_ga92514ade6721d7c8e35d95c5b5810852} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMINGR@{TIMINGR}}
\index{TIMINGR@{TIMINGR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMINGR}{TIMINGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+TIMINGR}

I2C Timing register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_ga9173d3ec7c92223cf50a56603c81badf}\label{group___c_m_s_i_s___device_ga9173d3ec7c92223cf50a56603c81badf} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMxCR@{TIMxCR}}
\index{TIMxCR@{TIMxCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMxCR}{TIMxCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+CR}

HRTIM Timerx control register, Address offset\+: 0x00 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gaf006efa59d4c5abf790bd70a3efcf4c0}\label{group___c_m_s_i_s___device_gaf006efa59d4c5abf790bd70a3efcf4c0} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMxDIER@{TIMxDIER}}
\index{TIMxDIER@{TIMxDIER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMxDIER}{TIMxDIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+DIER}

HRTIM Timerx DMA/interrupt enable register, Address offset\+: 0x0C ~\newline
 \Hypertarget{group___c_m_s_i_s___device_gad5297297806a11928502dcb425980155}\label{group___c_m_s_i_s___device_gad5297297806a11928502dcb425980155} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMxICR@{TIMxICR}}
\index{TIMxICR@{TIMxICR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMxICR}{TIMxICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ICR}

HRTIM Timerx interrupt clear register, Address offset\+: 0x08 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga2fa9028b493d2d6dcc89bfbb8b5ee966}\label{group___c_m_s_i_s___device_ga2fa9028b493d2d6dcc89bfbb8b5ee966} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIMxISR@{TIMxISR}}
\index{TIMxISR@{TIMxISR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIMxISR}{TIMxISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def\+::\+TIMx\+ISR}

HRTIM Timerx interrupt status register, Address offset\+: 0x04 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga22f525c909de2dcec1d4093fe1d562b8}\label{group___c_m_s_i_s___device_ga22f525c909de2dcec1d4093fe1d562b8} 
\index{CMSIS\_Device@{CMSIS\_Device}!TIR@{TIR}}
\index{TIR@{TIR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TIR}{TIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+::\+TIR}

CAN TX mailbox identifier register \Hypertarget{group___c_m_s_i_s___device_ga2e8783857f8644a4eb80ebc51e1cba42}\label{group___c_m_s_i_s___device_ga2e8783857f8644a4eb80ebc51e1cba42} 
\index{CMSIS\_Device@{CMSIS\_Device}!TR@{TR}}
\index{TR@{TR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TR}

RTC time register, Address offset\+: 0x00 \Hypertarget{group___c_m_s_i_s___device_ga052b985734ae89cc566b5eebcbccb790}\label{group___c_m_s_i_s___device_ga052b985734ae89cc566b5eebcbccb790} 
\index{CMSIS\_Device@{CMSIS\_Device}!TR1@{TR1}}
\index{TR1@{TR1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TR1}{TR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR1}

ADC watchdog threshold register 1, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_gaf12d65ad51bd7bd8218b247a89e3c1b8}\label{group___c_m_s_i_s___device_gaf12d65ad51bd7bd8218b247a89e3c1b8} 
\index{CMSIS\_Device@{CMSIS\_Device}!TR2@{TR2}}
\index{TR2@{TR2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TR2}{TR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR2}

ADC watchdog threshold register 2, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gaae8c3abfca538d1846ee561af9ef9f22}\label{group___c_m_s_i_s___device_gaae8c3abfca538d1846ee561af9ef9f22} 
\index{CMSIS\_Device@{CMSIS\_Device}!TR3@{TR3}}
\index{TR3@{TR3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TR3}{TR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Type\+Def\+::\+TR3}

ADC watchdog threshold register 3, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gaa4633dbcdb5dd41a714020903fd67c82}\label{group___c_m_s_i_s___device_gaa4633dbcdb5dd41a714020903fd67c82} 
\index{CMSIS\_Device@{CMSIS\_Device}!TSDR@{TSDR}}
\index{TSDR@{TSDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TSDR}{TSDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSDR}

RTC time stamp date register, Address offset\+: 0x34 \Hypertarget{group___c_m_s_i_s___device_gacbc82ac4e87e75350fc586be5e56d95b}\label{group___c_m_s_i_s___device_gacbc82ac4e87e75350fc586be5e56d95b} 
\index{CMSIS\_Device@{CMSIS\_Device}!TSR@{TSR}}
\index{TSR@{TSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TSR}{TSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CAN\+\_\+\+Type\+Def\+::\+TSR}

CAN transmit status register, Address offset\+: 0x08 ~\newline
 \Hypertarget{group___c_m_s_i_s___device_ga1e8b4b987496ee1c0c6f16b0a94ea1a1}\label{group___c_m_s_i_s___device_ga1e8b4b987496ee1c0c6f16b0a94ea1a1} 
\index{CMSIS\_Device@{CMSIS\_Device}!TSSSR@{TSSSR}}
\index{TSSSR@{TSSSR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TSSSR}{TSSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSSSR}

RTC time-\/stamp sub second register, Address offset\+: 0x38 \Hypertarget{group___c_m_s_i_s___device_ga1ddbb2a5eaa54ff43835026dec99ae1c}\label{group___c_m_s_i_s___device_ga1ddbb2a5eaa54ff43835026dec99ae1c} 
\index{CMSIS\_Device@{CMSIS\_Device}!TSTR@{TSTR}}
\index{TSTR@{TSTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TSTR}{TSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSTR}

RTC time stamp time register, Address offset\+: 0x30 \Hypertarget{group___c_m_s_i_s___device_ga0b5a7f6383eb478bbcc22a36c5e95ae6}\label{group___c_m_s_i_s___device_ga0b5a7f6383eb478bbcc22a36c5e95ae6} 
\index{CMSIS\_Device@{CMSIS\_Device}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPI\+\_\+\+Type\+Def\+::\+TXCRCR}

SPI Tx CRC register (not used in I2S mode), Address offset\+: 0x18

SPI Tx CRC register, Address offset\+: 0x18 \Hypertarget{group___c_m_s_i_s___device_gad243ba45c86b31cb271ccfc09c920628}\label{group___c_m_s_i_s___device_gad243ba45c86b31cb271ccfc09c920628} 
\index{CMSIS\_Device@{CMSIS\_Device}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TXDR}{TXDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+TXDR}

I2C Transmit data register, Address offset\+: 0x28 \Hypertarget{group___c_m_s_i_s___device_gab8d8a4703a2a87dcd4d1d7b1f38bd464}\label{group___c_m_s_i_s___device_gab8d8a4703a2a87dcd4d1d7b1f38bd464} 
\index{CMSIS\_Device@{CMSIS\_Device}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{TXDR}{TXDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CEC\+\_\+\+Type\+Def\+::\+TXDR}

CEC Tx data register , Address offset\+:0x08 \Hypertarget{group___c_m_s_i_s___device_gab0292062a80446c97dac24604bd8ed8e}\label{group___c_m_s_i_s___device_gab0292062a80446c97dac24604bd8ed8e} 
\index{CMSIS\_Device@{CMSIS\_Device}!USER@{USER}}
\index{USER@{USER}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{USER}{USER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+USER}

FLASH option byte user options, Address offset\+: 0x02 \Hypertarget{group___c_m_s_i_s___device_ga88aff7f1de0043ecf1667bd40b8c99d1}\label{group___c_m_s_i_s___device_ga88aff7f1de0043ecf1667bd40b8c99d1} 
\index{CMSIS\_Device@{CMSIS\_Device}!WINR@{WINR}}
\index{WINR@{WINR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WINR}{WINR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+WINR}

IWDG Window register, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gad54765af56784498a3ae08686b79a1ff}\label{group___c_m_s_i_s___device_gad54765af56784498a3ae08686b79a1ff} 
\index{CMSIS\_Device@{CMSIS\_Device}!WPR@{WPR}}
\index{WPR@{WPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WPR}{WPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+WPR}

RTC write protection register, Address offset\+: 0x24 \Hypertarget{group___c_m_s_i_s___device_gacee93898f092604a871e52d64560e7a9}\label{group___c_m_s_i_s___device_gacee93898f092604a871e52d64560e7a9} 
\index{CMSIS\_Device@{CMSIS\_Device}!WRP0@{WRP0}}
\index{WRP0@{WRP0}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WRP0}{WRP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+WRP0}

FLASH option byte write protection 0, Address offset\+: 0x08 \Hypertarget{group___c_m_s_i_s___device_gad397993d8c149a64e3f2a8bc7ecdf1c5}\label{group___c_m_s_i_s___device_gad397993d8c149a64e3f2a8bc7ecdf1c5} 
\index{CMSIS\_Device@{CMSIS\_Device}!WRP1@{WRP1}}
\index{WRP1@{WRP1}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WRP1}{WRP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+WRP1}

FLASH option byte write protection 1, Address offset\+: 0x0C \Hypertarget{group___c_m_s_i_s___device_ga475b2347222db8e35d7ade1a881ca31c}\label{group___c_m_s_i_s___device_ga475b2347222db8e35d7ade1a881ca31c} 
\index{CMSIS\_Device@{CMSIS\_Device}!WRP2@{WRP2}}
\index{WRP2@{WRP2}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WRP2}{WRP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+WRP2}

FLASH option byte write protection 2, Address offset\+: 0x10 \Hypertarget{group___c_m_s_i_s___device_gab8bdaebc42e051ff9911eb88dad75f92}\label{group___c_m_s_i_s___device_gab8bdaebc42e051ff9911eb88dad75f92} 
\index{CMSIS\_Device@{CMSIS\_Device}!WRP3@{WRP3}}
\index{WRP3@{WRP3}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WRP3}{WRP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t OB\+\_\+\+Type\+Def\+::\+WRP3}

FLASH option byte write protection 3, Address offset\+: 0x12 \Hypertarget{group___c_m_s_i_s___device_gac1889c0e17d868ab991f267ceb9dbb4b}\label{group___c_m_s_i_s___device_gac1889c0e17d868ab991f267ceb9dbb4b} 
\index{CMSIS\_Device@{CMSIS\_Device}!WRPR@{WRPR}}
\index{WRPR@{WRPR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WRPR}{WRPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRPR}

FLASH Write register, Address offset\+: 0x20 \Hypertarget{group___c_m_s_i_s___device_gad93017bb0a778a2aad9cd71211fc770a}\label{group___c_m_s_i_s___device_gad93017bb0a778a2aad9cd71211fc770a} 
\index{CMSIS\_Device@{CMSIS\_Device}!WUTR@{WUTR}}
\index{WUTR@{WUTR}!CMSIS\_Device@{CMSIS\_Device}}
\doxyparagraph{\texorpdfstring{WUTR}{WUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+WUTR}

RTC wakeup timer register, Address offset\+: 0x14 \input{group__stm32f301x8}
\input{group__stm32f302x8}
\input{group__stm32f302xc}
\input{group__stm32f302xe}
\input{group__stm32f303x8}
\input{group__stm32f303xc}
\input{group__stm32f303xe}
\input{group__stm32f318xx}
\input{group__stm32f328xx}
\input{group__stm32f334x8}
\input{group__stm32f358xx}
\input{group__stm32f373xc}
\input{group__stm32f378xx}
\input{group__stm32f398xx}
