INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/sources_1/new/pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chira/Desktop/ece498/final_project/final_project.srcs/sim_3/new/processortb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
