Protel Design System Design Rule Check
PCB File : E:\Altium Designer¿ª·¢\IM°å²âÊÔµ×°å\PCB1.PcbDoc
Date     : 2023/7/20
Time     : 10:10:00

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-2(51.752mm,104.585mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-3(51.752mm,58.737mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad Free-4(129.477mm,104.585mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad C12-1(63.373mm,78.121mm) on Top Layer And Via (63.373mm,79.248mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad C13-2(63.373mm,80.383mm) on Top Layer And Via (63.373mm,79.248mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-1(127.744mm,89.738mm) on Top Layer And Pad FPC1-2(127.744mm,90.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-10(127.744mm,94.238mm) on Top Layer And Pad FPC1-11(127.744mm,94.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-10(127.744mm,94.238mm) on Top Layer And Pad FPC1-9(127.744mm,93.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-11(127.744mm,94.738mm) on Top Layer And Pad FPC1-12(127.744mm,95.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-12(127.744mm,95.238mm) on Top Layer And Pad FPC1-13(127.744mm,95.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-13(127.744mm,95.738mm) on Top Layer And Pad FPC1-14(127.744mm,96.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-14(127.744mm,96.238mm) on Top Layer And Pad FPC1-15(127.744mm,96.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-15(127.744mm,96.738mm) on Top Layer And Pad FPC1-16(127.744mm,97.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-16(127.744mm,97.238mm) on Top Layer And Pad FPC1-17(127.744mm,97.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-17(127.744mm,97.738mm) on Top Layer And Pad FPC1-18(127.744mm,98.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-18(127.744mm,98.238mm) on Top Layer And Pad FPC1-19(127.744mm,98.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-19(127.744mm,98.738mm) on Top Layer And Pad FPC1-20(127.744mm,99.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad FPC1-19(127.744mm,98.738mm) on Top Layer And Via (126.492mm,98.806mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Pad FPC1-19(127.744mm,98.738mm) on Top Layer And Via (128.854mm,99.238mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-2(127.744mm,90.238mm) on Top Layer And Pad FPC1-3(127.744mm,90.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad FPC1-20(127.744mm,99.238mm) on Top Layer And Via (128.854mm,99.238mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad FPC1-22(130.319mm,88.048mm) on Top Layer And Via (128.71mm,89.493mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-3(127.744mm,90.738mm) on Top Layer And Pad FPC1-4(127.744mm,91.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-4(127.744mm,91.238mm) on Top Layer And Pad FPC1-5(127.744mm,91.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-5(127.744mm,91.738mm) on Top Layer And Pad FPC1-6(127.744mm,92.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-6(127.744mm,92.238mm) on Top Layer And Pad FPC1-7(127.744mm,92.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-7(127.744mm,92.738mm) on Top Layer And Pad FPC1-8(127.744mm,93.238mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-8(127.744mm,93.238mm) on Top Layer And Pad FPC1-9(127.744mm,93.738mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U1-3(84.059mm,81.026mm) on Top Layer And Via (82.55mm,81.026mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad U4-5(66.996mm,96.266mm) on Top Layer And Via (65.532mm,96.266mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad USB-1(53.083mm,66.578mm) on Top Layer And Pad USB-2(53.083mm,65.928mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad USB-1(53.083mm,66.578mm) on Top Layer And Pad USB-9(52.711mm,67.703mm) on Multi-Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad USB-2(53.083mm,65.928mm) on Top Layer And Pad USB-3(53.083mm,65.278mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad USB-3(53.083mm,65.278mm) on Top Layer And Pad USB-4(53.083mm,64.628mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad USB-4(53.083mm,64.628mm) on Top Layer And Pad USB-5(53.083mm,63.978mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad USB-5(53.083mm,63.978mm) on Top Layer And Pad USB-6(52.711mm,62.853mm) on Multi-Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Via (118.11mm,90.297mm) from Top Layer to Bottom Layer And Via (118.625mm,90.746mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm] / [Bottom Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (118.625mm,90.746mm) from Top Layer to Bottom Layer And Via (119.132mm,91.237mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Via (119.132mm,91.237mm) from Top Layer to Bottom Layer And Via (119.634mm,91.716mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm] / [Bottom Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.254mm) Between Via (119.634mm,91.716mm) from Top Layer to Bottom Layer And Via (120.072mm,92.221mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.016mm] / [Bottom Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Via (120.072mm,92.221mm) from Top Layer to Bottom Layer And Via (120.562mm,92.724mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm] / [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Via (120.562mm,92.724mm) from Top Layer to Bottom Layer And Via (121.046mm,93.229mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm] / [Bottom Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (121.046mm,93.229mm) from Top Layer to Bottom Layer And Via (121.539mm,93.726mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (121.539mm,93.726mm) from Top Layer to Bottom Layer And Via (122.047mm,94.234mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (122.047mm,94.234mm) from Top Layer to Bottom Layer And Via (122.555mm,94.742mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (122.555mm,94.742mm) from Top Layer to Bottom Layer And Via (123.063mm,95.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (123.063mm,95.25mm) from Top Layer to Bottom Layer And Via (123.571mm,95.758mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (123.571mm,95.758mm) from Top Layer to Bottom Layer And Via (124.079mm,96.266mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (124.079mm,96.266mm) from Top Layer to Bottom Layer And Via (124.587mm,96.774mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (124.587mm,96.774mm) from Top Layer to Bottom Layer And Via (125.095mm,97.282mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (125.095mm,97.282mm) from Top Layer to Bottom Layer And Via (125.603mm,97.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (125.603mm,97.79mm) from Top Layer to Bottom Layer And Via (126.111mm,98.298mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
Rule Violations :49

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (100.448mm,80.526mm) on Top Overlay And Pad C18-2(100.838mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (100.448mm,82.796mm) on Top Overlay And Pad C18-1(100.838mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.228mm,80.526mm) on Top Overlay And Pad C18-2(100.838mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.228mm,82.796mm) on Top Overlay And Pad C18-1(100.838mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (111.116mm,80.526mm) on Top Overlay And Pad C19-2(111.506mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (111.116mm,82.796mm) on Top Overlay And Pad C19-1(111.506mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (111.896mm,80.526mm) on Top Overlay And Pad C19-2(111.506mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (111.896mm,82.796mm) on Top Overlay And Pad C19-1(111.506mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.783mm,80.526mm) on Top Overlay And Pad C17-2(114.173mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.783mm,82.796mm) on Top Overlay And Pad C17-1(114.173mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (114.563mm,80.526mm) on Top Overlay And Pad C17-2(114.173mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (114.563mm,82.796mm) on Top Overlay And Pad C17-1(114.173mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (127.508mm,89.154mm) on Top Overlay And Pad FPC1-1(127.744mm,89.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (54.491mm,69.587mm) on Top Overlay And Pad C3-1(54.856mm,69.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (54.491mm,70.367mm) on Top Overlay And Pad C3-1(54.856mm,69.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.761mm,69.587mm) on Top Overlay And Pad C3-2(56.396mm,69.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.761mm,70.367mm) on Top Overlay And Pad C3-2(56.396mm,69.977mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,76.216mm) on Top Overlay And Pad C12-2(63.373mm,76.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,78.486mm) on Top Overlay And Pad C12-1(63.373mm,78.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,80.018mm) on Top Overlay And Pad C13-2(63.373mm,80.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,82.288mm) on Top Overlay And Pad C13-1(63.373mm,81.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,83.828mm) on Top Overlay And Pad C11-1(63.373mm,84.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.983mm,86.098mm) on Top Overlay And Pad C11-2(63.373mm,85.733mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,76.216mm) on Top Overlay And Pad C12-2(63.373mm,76.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,78.486mm) on Top Overlay And Pad C12-1(63.373mm,78.121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,80.018mm) on Top Overlay And Pad C13-2(63.373mm,80.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,82.288mm) on Top Overlay And Pad C13-1(63.373mm,81.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,83.828mm) on Top Overlay And Pad C11-1(63.373mm,84.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.763mm,86.098mm) on Top Overlay And Pad C11-2(63.373mm,85.733mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (65.921mm,89.653mm) on Top Overlay And Pad C16-2(66.286mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (65.921mm,90.433mm) on Top Overlay And Pad C16-2(66.286mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Arc (66.442mm,86.276mm) on Top Overlay And Pad U3-1(66.742mm,85.471mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (68.191mm,89.653mm) on Top Overlay And Pad C16-1(67.826mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (68.191mm,90.433mm) on Top Overlay And Pad C16-1(67.826mm,90.043mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (72.496mm,91.611mm) on Top Overlay And Pad U4-1(72.196mm,92.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (74.54mm,83.574mm) on Top Overlay And Pad C14-2(74.93mm,83.939mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (74.54mm,85.844mm) on Top Overlay And Pad C14-1(74.93mm,85.479mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (74.667mm,76.589mm) on Top Overlay And Pad C15-2(75.057mm,76.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (74.667mm,78.859mm) on Top Overlay And Pad C15-1(75.057mm,78.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (75.32mm,83.574mm) on Top Overlay And Pad C14-2(74.93mm,83.939mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (75.32mm,85.844mm) on Top Overlay And Pad C14-1(74.93mm,85.479mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (75.447mm,76.589mm) on Top Overlay And Pad C15-2(75.057mm,76.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (75.447mm,78.859mm) on Top Overlay And Pad C15-1(75.057mm,78.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (84.059mm,84.333mm) on Top Overlay And Pad U1-1(84.059mm,83.566mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.21mm,79.366mm) on Top Overlay And Pad C2-2(92.575mm,79.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.21mm,80.146mm) on Top Overlay And Pad C2-2(92.575mm,79.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.21mm,82.541mm) on Top Overlay And Pad C1-2(92.575mm,82.931mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.21mm,83.321mm) on Top Overlay And Pad C1-2(92.575mm,82.931mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (94.48mm,79.366mm) on Top Overlay And Pad C2-1(94.115mm,79.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (94.48mm,80.146mm) on Top Overlay And Pad C2-1(94.115mm,79.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (94.48mm,82.541mm) on Top Overlay And Pad C1-1(94.115mm,82.931mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (94.48mm,83.321mm) on Top Overlay And Pad C1-1(94.115mm,82.931mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (97.654mm,80.526mm) on Top Overlay And Pad C20-2(98.044mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (97.654mm,82.796mm) on Top Overlay And Pad C20-1(98.044mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (98.434mm,80.526mm) on Top Overlay And Pad C20-2(98.044mm,80.891mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (98.434mm,82.796mm) on Top Overlay And Pad C20-1(98.044mm,82.431mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(94.115mm,82.931mm) on Top Layer And Track (93.745mm,82.141mm)(94.48mm,82.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(94.115mm,82.931mm) on Top Layer And Track (93.745mm,83.721mm)(94.48mm,83.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(94.115mm,82.931mm) on Top Layer And Track (94.88mm,82.541mm)(94.88mm,83.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(63.373mm,84.193mm) on Top Layer And Track (62.583mm,83.828mm)(62.583mm,84.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(63.373mm,84.193mm) on Top Layer And Track (62.983mm,83.428mm)(63.763mm,83.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(63.373mm,84.193mm) on Top Layer And Track (64.163mm,83.828mm)(64.163mm,84.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(63.373mm,85.733mm) on Top Layer And Track (62.583mm,85.363mm)(62.583mm,86.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(63.373mm,85.733mm) on Top Layer And Track (62.983mm,86.498mm)(63.763mm,86.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(63.373mm,85.733mm) on Top Layer And Track (64.163mm,85.363mm)(64.163mm,86.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(92.575mm,82.931mm) on Top Layer And Track (91.81mm,82.541mm)(91.81mm,83.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(92.575mm,82.931mm) on Top Layer And Track (92.21mm,82.141mm)(92.945mm,82.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(92.575mm,82.931mm) on Top Layer And Track (92.21mm,83.721mm)(92.945mm,83.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(63.373mm,78.121mm) on Top Layer And Track (62.583mm,77.751mm)(62.583mm,78.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(63.373mm,78.121mm) on Top Layer And Track (62.983mm,78.886mm)(63.763mm,78.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(63.373mm,78.121mm) on Top Layer And Track (64.163mm,77.751mm)(64.163mm,78.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(63.373mm,76.581mm) on Top Layer And Track (62.583mm,76.216mm)(62.583mm,76.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(63.373mm,76.581mm) on Top Layer And Track (62.983mm,75.816mm)(63.763mm,75.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(63.373mm,76.581mm) on Top Layer And Track (64.163mm,76.216mm)(64.163mm,76.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(63.373mm,81.923mm) on Top Layer And Track (62.583mm,81.553mm)(62.583mm,82.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(63.373mm,81.923mm) on Top Layer And Track (62.983mm,82.688mm)(63.763mm,82.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(63.373mm,81.923mm) on Top Layer And Track (64.163mm,81.553mm)(64.163mm,82.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(63.373mm,80.383mm) on Top Layer And Track (62.583mm,80.018mm)(62.583mm,80.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(63.373mm,80.383mm) on Top Layer And Track (62.983mm,79.618mm)(63.763mm,79.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(63.373mm,80.383mm) on Top Layer And Track (64.163mm,80.018mm)(64.163mm,80.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(74.93mm,85.479mm) on Top Layer And Track (74.14mm,85.109mm)(74.14mm,85.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(74.93mm,85.479mm) on Top Layer And Track (74.54mm,86.244mm)(75.32mm,86.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(74.93mm,85.479mm) on Top Layer And Track (75.72mm,85.109mm)(75.72mm,85.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(74.93mm,83.939mm) on Top Layer And Track (74.14mm,83.574mm)(74.14mm,84.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(74.93mm,83.939mm) on Top Layer And Track (74.54mm,83.174mm)(75.32mm,83.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(74.93mm,83.939mm) on Top Layer And Track (75.72mm,83.574mm)(75.72mm,84.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(75.057mm,78.494mm) on Top Layer And Track (74.267mm,78.124mm)(74.267mm,78.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(75.057mm,78.494mm) on Top Layer And Track (74.667mm,79.259mm)(75.447mm,79.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(75.057mm,78.494mm) on Top Layer And Track (75.847mm,78.124mm)(75.847mm,78.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.057mm,76.954mm) on Top Layer And Track (74.267mm,76.589mm)(74.267mm,77.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.057mm,76.954mm) on Top Layer And Track (74.667mm,76.189mm)(75.447mm,76.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.057mm,76.954mm) on Top Layer And Track (75.847mm,76.589mm)(75.847mm,77.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(67.826mm,90.043mm) on Top Layer And Track (67.456mm,89.253mm)(68.191mm,89.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(67.826mm,90.043mm) on Top Layer And Track (67.456mm,90.833mm)(68.191mm,90.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(67.826mm,90.043mm) on Top Layer And Track (68.591mm,89.653mm)(68.591mm,90.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(66.286mm,90.043mm) on Top Layer And Track (65.521mm,89.653mm)(65.521mm,90.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(66.286mm,90.043mm) on Top Layer And Track (65.921mm,89.253mm)(66.656mm,89.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(66.286mm,90.043mm) on Top Layer And Track (65.921mm,90.833mm)(66.656mm,90.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(114.173mm,82.431mm) on Top Layer And Track (113.383mm,82.061mm)(113.383mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(114.173mm,82.431mm) on Top Layer And Track (113.783mm,83.196mm)(114.563mm,83.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(114.173mm,82.431mm) on Top Layer And Track (114.963mm,82.061mm)(114.963mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(114.173mm,80.891mm) on Top Layer And Track (113.383mm,80.526mm)(113.383mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(114.173mm,80.891mm) on Top Layer And Track (113.783mm,80.126mm)(114.563mm,80.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(114.173mm,80.891mm) on Top Layer And Track (114.963mm,80.526mm)(114.963mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(100.838mm,82.431mm) on Top Layer And Track (100.048mm,82.061mm)(100.048mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(100.838mm,82.431mm) on Top Layer And Track (100.448mm,83.196mm)(101.228mm,83.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(100.838mm,82.431mm) on Top Layer And Track (101.628mm,82.061mm)(101.628mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(100.838mm,80.891mm) on Top Layer And Track (100.048mm,80.526mm)(100.048mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(100.838mm,80.891mm) on Top Layer And Track (100.448mm,80.126mm)(101.228mm,80.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(100.838mm,80.891mm) on Top Layer And Track (101.628mm,80.526mm)(101.628mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(111.506mm,82.431mm) on Top Layer And Track (110.716mm,82.061mm)(110.716mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(111.506mm,82.431mm) on Top Layer And Track (111.116mm,83.196mm)(111.896mm,83.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(111.506mm,82.431mm) on Top Layer And Track (112.296mm,82.061mm)(112.296mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(111.506mm,80.891mm) on Top Layer And Track (110.716mm,80.526mm)(110.716mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(111.506mm,80.891mm) on Top Layer And Track (111.116mm,80.126mm)(111.896mm,80.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(111.506mm,80.891mm) on Top Layer And Track (112.296mm,80.526mm)(112.296mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(98.044mm,82.431mm) on Top Layer And Track (97.254mm,82.061mm)(97.254mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(98.044mm,82.431mm) on Top Layer And Track (97.654mm,83.196mm)(98.434mm,83.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(98.044mm,82.431mm) on Top Layer And Track (98.834mm,82.061mm)(98.834mm,82.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(98.044mm,80.891mm) on Top Layer And Track (97.254mm,80.526mm)(97.254mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(98.044mm,80.891mm) on Top Layer And Track (97.654mm,80.126mm)(98.434mm,80.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(98.044mm,80.891mm) on Top Layer And Track (98.834mm,80.526mm)(98.834mm,81.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(94.115mm,79.756mm) on Top Layer And Track (93.745mm,78.966mm)(94.48mm,78.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(94.115mm,79.756mm) on Top Layer And Track (93.745mm,80.546mm)(94.48mm,80.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(94.115mm,79.756mm) on Top Layer And Track (94.88mm,79.366mm)(94.88mm,80.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(92.575mm,79.756mm) on Top Layer And Track (91.81mm,79.366mm)(91.81mm,80.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(92.575mm,79.756mm) on Top Layer And Track (92.21mm,78.966mm)(92.945mm,78.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(92.575mm,79.756mm) on Top Layer And Track (92.21mm,80.546mm)(92.945mm,80.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(54.856mm,69.977mm) on Top Layer And Track (54.091mm,69.587mm)(54.091mm,70.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(54.856mm,69.977mm) on Top Layer And Track (54.491mm,69.187mm)(55.226mm,69.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(54.856mm,69.977mm) on Top Layer And Track (54.491mm,70.767mm)(55.226mm,70.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(56.396mm,69.977mm) on Top Layer And Track (56.026mm,69.187mm)(56.761mm,69.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(56.396mm,69.977mm) on Top Layer And Track (56.026mm,70.767mm)(56.761mm,70.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(56.396mm,69.977mm) on Top Layer And Track (57.161mm,69.587mm)(57.161mm,70.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-1(127.744mm,89.738mm) on Top Layer And Track (128.032mm,87.288mm)(128.032mm,89.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad FPC1-20(127.744mm,99.238mm) on Top Layer And Track (128.016mm,99.711mm)(128.016mm,101.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-21(130.319mm,100.928mm) on Top Layer And Track (128.016mm,101.688mm)(128.838mm,101.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-21(130.319mm,100.928mm) on Top Layer And Track (131.801mm,101.688mm)(132.944mm,101.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-22(130.319mm,88.048mm) on Top Layer And Track (128.032mm,87.288mm)(128.838mm,87.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-22(130.319mm,88.048mm) on Top Layer And Track (131.801mm,87.288mm)(132.944mm,87.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-1(55.753mm,87.645mm) on Multi-Layer And Track (57.053mm,84.74mm)(57.053mm,87.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-1(55.753mm,87.645mm) on Multi-Layer And Track (57.053mm,88.24mm)(57.053mm,89.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(55.753mm,84.145mm) on Multi-Layer And Track (57.053mm,81.24mm)(57.053mm,83.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(55.753mm,84.145mm) on Multi-Layer And Track (57.053mm,83.071mm)(57.053mm,83.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(55.753mm,84.145mm) on Multi-Layer And Track (57.053mm,84.74mm)(57.053mm,87.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-3(55.753mm,80.645mm) on Multi-Layer And Track (57.053mm,77.74mm)(57.053mm,80.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-3(55.753mm,80.645mm) on Multi-Layer And Track (57.053mm,81.24mm)(57.053mm,83.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-4(55.753mm,77.145mm) on Multi-Layer And Track (57.053mm,74.24mm)(57.053mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-4(55.753mm,77.145mm) on Multi-Layer And Track (57.053mm,77.74mm)(57.053mm,80.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-5(55.753mm,73.646mm) on Multi-Layer And Track (57.053mm,71.395mm)(57.053mm,73.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-5(55.753mm,73.646mm) on Multi-Layer And Track (57.053mm,74.24mm)(57.053mm,76.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(119.626mm,76.962mm) on Top Layer And Track (118.861mm,76.172mm)(118.861mm,77.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(119.626mm,76.962mm) on Top Layer And Track (118.861mm,76.172mm)(119.996mm,76.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(119.626mm,76.962mm) on Top Layer And Track (118.861mm,77.752mm)(119.996mm,77.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(121.166mm,76.962mm) on Top Layer And Track (120.796mm,76.172mm)(121.931mm,76.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(121.166mm,76.962mm) on Top Layer And Track (120.796mm,77.752mm)(121.931mm,77.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(121.166mm,76.962mm) on Top Layer And Track (121.931mm,76.172mm)(121.931mm,77.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(79.494mm,80.01mm) on Top Layer And Track (78.729mm,79.22mm)(78.729mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(79.494mm,80.01mm) on Top Layer And Track (78.729mm,79.22mm)(79.864mm,79.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(79.494mm,80.01mm) on Top Layer And Track (78.729mm,80.8mm)(79.864mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(119.626mm,79.502mm) on Top Layer And Track (118.861mm,78.712mm)(118.861mm,80.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(119.626mm,79.502mm) on Top Layer And Track (118.861mm,78.712mm)(119.996mm,78.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(119.626mm,79.502mm) on Top Layer And Track (118.861mm,80.292mm)(119.996mm,80.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(121.166mm,79.502mm) on Top Layer And Track (120.796mm,78.712mm)(121.931mm,78.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(121.166mm,79.502mm) on Top Layer And Track (120.796mm,80.292mm)(121.931mm,80.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(121.166mm,79.502mm) on Top Layer And Track (121.931mm,78.712mm)(121.931mm,80.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(81.034mm,80.01mm) on Top Layer And Track (80.664mm,79.22mm)(81.799mm,79.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(81.034mm,80.01mm) on Top Layer And Track (80.664mm,80.8mm)(81.799mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(81.034mm,80.01mm) on Top Layer And Track (81.799mm,79.22mm)(81.799mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(119.626mm,82.296mm) on Top Layer And Track (118.861mm,81.506mm)(118.861mm,83.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(119.626mm,82.296mm) on Top Layer And Track (118.861mm,81.506mm)(119.996mm,81.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(119.626mm,82.296mm) on Top Layer And Track (118.861mm,83.086mm)(119.996mm,83.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(121.166mm,82.296mm) on Top Layer And Track (120.796mm,81.506mm)(121.931mm,81.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(121.166mm,82.296mm) on Top Layer And Track (120.796mm,83.086mm)(121.931mm,83.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(121.166mm,82.296mm) on Top Layer And Track (121.931mm,81.506mm)(121.931mm,83.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(119.626mm,84.836mm) on Top Layer And Track (118.861mm,84.046mm)(118.861mm,85.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(119.626mm,84.836mm) on Top Layer And Track (118.861mm,84.046mm)(119.996mm,84.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(119.626mm,84.836mm) on Top Layer And Track (118.861mm,85.626mm)(119.996mm,85.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(121.166mm,84.836mm) on Top Layer And Track (120.796mm,84.046mm)(121.931mm,84.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(121.166mm,84.836mm) on Top Layer And Track (120.796mm,85.626mm)(121.931mm,85.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(121.166mm,84.836mm) on Top Layer And Track (121.931mm,84.046mm)(121.931mm,85.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(79.494mm,82.677mm) on Top Layer And Track (78.729mm,81.887mm)(78.729mm,83.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(79.494mm,82.677mm) on Top Layer And Track (78.729mm,81.887mm)(79.864mm,81.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(79.494mm,82.677mm) on Top Layer And Track (78.729mm,83.467mm)(79.864mm,83.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(81.034mm,82.677mm) on Top Layer And Track (80.664mm,81.887mm)(81.799mm,81.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(81.034mm,82.677mm) on Top Layer And Track (80.664mm,83.467mm)(81.799mm,83.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(81.034mm,82.677mm) on Top Layer And Track (81.799mm,81.887mm)(81.799mm,83.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(63.373mm,95.131mm) on Top Layer And Track (62.583mm,94.761mm)(62.583mm,95.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(63.373mm,95.131mm) on Top Layer And Track (62.583mm,95.896mm)(64.163mm,95.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(63.373mm,95.131mm) on Top Layer And Track (64.163mm,94.761mm)(64.163mm,95.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(63.373mm,93.591mm) on Top Layer And Track (62.583mm,92.826mm)(62.583mm,93.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(63.373mm,93.591mm) on Top Layer And Track (62.583mm,92.826mm)(64.163mm,92.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(63.373mm,93.591mm) on Top Layer And Track (64.163mm,92.826mm)(64.163mm,93.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(63.373mm,91.067mm) on Top Layer And Track (62.583mm,90.697mm)(62.583mm,91.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(63.373mm,91.067mm) on Top Layer And Track (62.583mm,91.832mm)(64.163mm,91.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(63.373mm,91.067mm) on Top Layer And Track (64.163mm,90.697mm)(64.163mm,91.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(63.373mm,89.527mm) on Top Layer And Track (62.583mm,88.762mm)(62.583mm,89.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(63.373mm,89.527mm) on Top Layer And Track (62.583mm,88.762mm)(64.163mm,88.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(63.373mm,89.527mm) on Top Layer And Track (64.163mm,88.762mm)(64.163mm,89.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(63.373mm,99.076mm) on Top Layer And Track (62.583mm,98.706mm)(62.583mm,99.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(63.373mm,99.076mm) on Top Layer And Track (62.583mm,99.841mm)(64.163mm,99.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(63.373mm,99.076mm) on Top Layer And Track (64.163mm,98.706mm)(64.163mm,99.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(63.373mm,97.536mm) on Top Layer And Track (62.583mm,96.771mm)(62.583mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(63.373mm,97.536mm) on Top Layer And Track (62.583mm,96.771mm)(64.163mm,96.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(63.373mm,97.536mm) on Top Layer And Track (64.163mm,96.771mm)(64.163mm,97.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (56.396mm,58.119mm)(56.696mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (56.696mm,57.819mm)(56.796mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (56.796mm,57.819mm)(57.496mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (56.803mm,59.529mm)(57.143mm,59.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (57.143mm,59.189mm)(57.143mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (57.143mm,59.189mm)(57.474mm,59.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (57.496mm,57.819mm)(57.596mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RX-1(57.153mm,58.51mm) on Top Layer And Track (57.596mm,57.819mm)(57.896mm,58.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (56.394mm,60.699mm)(57.873mm,60.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (56.793mm,59.529mm)(56.803mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (56.793mm,59.529mm)(57.474mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (56.803mm,59.529mm)(57.143mm,59.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (57.143mm,59.189mm)(57.143mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (57.143mm,59.189mm)(57.474mm,59.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(57.147mm,60.108mm) on Top Layer And Track (57.474mm,59.519mm)(57.474mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad SW1-1(112.395mm,64.643mm) on Top Layer And Track (110.469mm,63.959mm)(111.772mm,63.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad SW1-1(112.395mm,64.643mm) on Top Layer And Track (113.018mm,63.959mm)(114.321mm,63.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad SW1-2(112.395mm,57.023mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad SW1-2(112.395mm,57.023mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (59.698mm,58.119mm)(59.998mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (59.998mm,57.819mm)(60.098mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.098mm,57.819mm)(60.798mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.105mm,59.529mm)(60.445mm,59.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.445mm,59.189mm)(60.445mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.445mm,59.189mm)(60.776mm,59.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.798mm,57.819mm)(60.898mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad TX-1(60.455mm,58.51mm) on Top Layer And Track (60.898mm,57.819mm)(61.198mm,58.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (59.696mm,60.699mm)(61.175mm,60.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.095mm,59.529mm)(60.105mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.095mm,59.529mm)(60.776mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.105mm,59.529mm)(60.445mm,59.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.445mm,59.189mm)(60.445mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.445mm,59.189mm)(60.776mm,59.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(60.449mm,60.108mm) on Top Layer And Track (60.776mm,59.519mm)(60.776mm,59.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-1(84.059mm,83.566mm) on Top Layer And Track (85.22mm,79.085mm)(85.22mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-2(84.059mm,82.296mm) on Top Layer And Track (85.22mm,79.085mm)(85.22mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-3(84.059mm,81.026mm) on Top Layer And Track (85.22mm,79.085mm)(85.22mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-4(84.059mm,79.756mm) on Top Layer And Track (85.22mm,79.085mm)(85.22mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-5(89.423mm,79.756mm) on Top Layer And Track (88.262mm,79.085mm)(88.262mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-6(89.423mm,81.026mm) on Top Layer And Track (88.262mm,79.085mm)(88.262mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-7(89.423mm,82.296mm) on Top Layer And Track (88.262mm,79.085mm)(88.262mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-8(89.423mm,83.566mm) on Top Layer And Track (88.262mm,79.085mm)(88.262mm,84.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-1(66.742mm,85.471mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-10(71.942mm,77.851mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-11(71.942mm,79.121mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-12(71.942mm,80.391mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-13(71.942mm,81.661mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-14(71.942mm,82.931mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-15(71.942mm,84.201mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-16(71.942mm,85.471mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-2(66.742mm,84.201mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-3(66.742mm,82.931mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-4(66.742mm,81.661mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-5(66.742mm,80.391mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-6(66.742mm,79.121mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-7(66.742mm,77.851mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-8(66.742mm,76.581mm) on Top Layer And Track (67.942mm,76.051mm)(67.942mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-9(71.942mm,76.581mm) on Top Layer And Track (70.742mm,76.051mm)(70.742mm,86.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-1(72.196mm,92.456mm) on Top Layer And Track (70.996mm,91.961mm)(70.996mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-2(72.196mm,93.726mm) on Top Layer And Track (70.996mm,91.961mm)(70.996mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-3(72.196mm,94.996mm) on Top Layer And Track (70.996mm,91.961mm)(70.996mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-4(72.196mm,96.266mm) on Top Layer And Track (70.996mm,91.961mm)(70.996mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-5(66.996mm,96.266mm) on Top Layer And Track (68.196mm,91.961mm)(68.196mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-6(66.996mm,94.996mm) on Top Layer And Track (68.196mm,91.961mm)(68.196mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-7(66.996mm,93.726mm) on Top Layer And Track (68.196mm,91.961mm)(68.196mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-8(66.996mm,92.456mm) on Top Layer And Track (68.196mm,91.961mm)(68.196mm,96.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-1(103.937mm,78.613mm) on Top Layer And Track (102.681mm,79.934mm)(109.793mm,79.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U5-2(106.22mm,85.053mm) on Top Layer And Track (102.681mm,83.744mm)(109.793mm,83.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-2(106.237mm,78.613mm) on Top Layer And Track (102.681mm,79.934mm)(109.793mm,79.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-3(108.537mm,78.613mm) on Top Layer And Track (102.681mm,79.934mm)(109.793mm,79.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (64.135mm,63.754mm)(72.009mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (65.11mm,62.611mm)(65.886mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (65.886mm,61.629mm)(65.886mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (65.886mm,61.629mm)(65.9mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (65.9mm,61.615mm)(67.856mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (67.842mm,61.629mm)(67.842mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (67.842mm,61.629mm)(67.856mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART1-1(66.86mm,62.611mm) on Multi-Layer And Track (67.842mm,62.611mm)(68.414mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (64.135mm,63.754mm)(72.009mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (67.842mm,62.611mm)(68.414mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (68.414mm,61.609mm)(68.414mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (68.414mm,61.609mm)(70.28mm,61.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (70.294mm,61.623mm)(70.294mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-2(69.4mm,62.611mm) on Multi-Layer And Track (70.306mm,62.611mm)(70.904mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (73.025mm,63.754mm)(80.899mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (74.049mm,62.611mm)(74.825mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (74.825mm,61.629mm)(74.825mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (74.825mm,61.629mm)(74.839mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (74.839mm,61.615mm)(76.795mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (76.781mm,61.629mm)(76.781mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (76.781mm,61.629mm)(76.795mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART2-1(75.799mm,62.611mm) on Multi-Layer And Track (76.781mm,62.611mm)(77.353mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (73.025mm,63.754mm)(80.899mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (76.781mm,62.611mm)(77.353mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (77.353mm,61.609mm)(77.353mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (77.353mm,61.609mm)(79.219mm,61.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (79.233mm,61.623mm)(79.233mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-2(78.339mm,62.611mm) on Multi-Layer And Track (79.245mm,62.611mm)(79.843mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (81.915mm,63.754mm)(89.789mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (82.988mm,62.611mm)(83.764mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (83.764mm,61.629mm)(83.764mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (83.764mm,61.629mm)(83.778mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (83.778mm,61.615mm)(85.734mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (85.72mm,61.629mm)(85.72mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (85.72mm,61.629mm)(85.734mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART3-1(84.738mm,62.611mm) on Multi-Layer And Track (85.72mm,62.611mm)(86.292mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (81.915mm,63.754mm)(89.789mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (85.72mm,62.611mm)(86.292mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (86.292mm,61.609mm)(86.292mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (86.292mm,61.609mm)(88.158mm,61.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (88.172mm,61.623mm)(88.172mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-2(87.278mm,62.611mm) on Multi-Layer And Track (88.184mm,62.611mm)(88.782mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (90.932mm,63.754mm)(98.806mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (91.927mm,62.611mm)(92.703mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (92.703mm,61.629mm)(92.703mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (92.703mm,61.629mm)(92.717mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (92.717mm,61.615mm)(94.673mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (94.659mm,61.629mm)(94.659mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (94.659mm,61.629mm)(94.673mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART4-1(93.677mm,62.611mm) on Multi-Layer And Track (94.659mm,62.611mm)(95.231mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (90.932mm,63.754mm)(98.806mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (94.659mm,62.611mm)(95.231mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (95.231mm,61.609mm)(95.231mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (95.231mm,61.609mm)(97.097mm,61.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (97.111mm,61.623mm)(97.111mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-2(96.217mm,62.611mm) on Multi-Layer And Track (97.123mm,62.611mm)(97.721mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (100.866mm,62.611mm)(101.642mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (101.642mm,61.629mm)(101.642mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (101.642mm,61.629mm)(101.656mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (101.656mm,61.615mm)(103.612mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (103.598mm,61.629mm)(103.598mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (103.598mm,61.629mm)(103.612mm,61.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (103.598mm,62.611mm)(104.17mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART5-1(102.616mm,62.611mm) on Multi-Layer And Track (99.822mm,63.754mm)(107.696mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (103.598mm,62.611mm)(104.17mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (104.17mm,61.609mm)(104.17mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (104.17mm,61.609mm)(106.036mm,61.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (106.05mm,61.623mm)(106.05mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (106.062mm,62.611mm)(106.66mm,62.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART5-2(105.156mm,62.611mm) on Multi-Layer And Track (99.822mm,63.754mm)(107.696mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-1(53.083mm,66.578mm) on Top Layer And Track (53.344mm,67.009mm)(53.344mm,67.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-5(53.083mm,63.978mm) on Top Layer And Track (53.33mm,63.479mm)(53.33mm,63.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad USB-6(52.711mm,62.853mm) on Multi-Layer And Track (53.322mm,61.478mm)(53.325mm,62.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad USB-6(52.711mm,62.853mm) on Multi-Layer And Track (53.33mm,63.479mm)(53.33mm,63.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-7(50.041mm,61.678mm) on Multi-Layer And Track (47.822mm,61.478mm)(48.733mm,61.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-7(50.041mm,61.678mm) on Multi-Layer And Track (51.349mm,61.478mm)(53.322mm,61.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-8(50.041mm,68.878mm) on Multi-Layer And Track (47.782mm,69.028mm)(48.722mm,69.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-8(50.041mm,68.878mm) on Multi-Layer And Track (51.361mm,69.013mm)(51.569mm,69.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-8(50.041mm,68.878mm) on Multi-Layer And Track (51.361mm,69.013mm)(53.322mm,68.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-8(50.041mm,68.878mm) on Multi-Layer And Track (51.362mm,69.011mm)(51.536mm,69.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad USB-9(52.711mm,67.703mm) on Multi-Layer And Track (53.344mm,67.009mm)(53.344mm,67.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad USB-9(52.711mm,67.703mm) on Multi-Layer And Track (53.349mm,68.309mm)(53.352mm,69.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad WK_UP-1(118.237mm,64.643mm) on Top Layer And Track (116.311mm,63.959mm)(117.614mm,63.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad WK_UP-1(118.237mm,64.643mm) on Top Layer And Track (118.86mm,63.959mm)(120.163mm,63.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad WK_UP-2(118.237mm,57.023mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad WK_UP-2(118.237mm,57.023mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
Rule Violations :361

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "232RX" (58.166mm,82.169mm) on Top Overlay And Text "232TX" (58.166mm,85.598mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "232RX" (58.166mm,82.169mm) on Top Overlay And Track (57.531mm,78.74mm)(59.182mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "232RX" (58.166mm,82.169mm) on Top Overlay And Track (57.531mm,82.423mm)(59.309mm,82.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "232TX" (58.166mm,85.598mm) on Top Overlay And Track (57.531mm,82.423mm)(59.309mm,82.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "232TX" (58.166mm,85.598mm) on Top Overlay And Track (57.531mm,85.725mm)(59.182mm,85.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (124.333mm,58.674mm) on Top Overlay And Track (124.079mm,57.785mm)(124.079mm,86.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "3.3V" (124.333mm,58.674mm) on Top Overlay And Track (127.762mm,57.785mm)(127.762mm,86.233mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "485A" (58.039mm,78.486mm) on Top Overlay And Track (57.531mm,78.74mm)(59.182mm,78.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "485A" (58.039mm,78.486mm) on Top Overlay And Track (57.658mm,75.311mm)(59.309mm,75.311mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "5V" (56.769mm,100.203mm) on Top Overlay And Track (56.515mm,93.091mm)(56.515mm,100.838mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "5V" (56.769mm,100.203mm) on Top Overlay And Track (58.674mm,93.091mm)(58.674mm,100.838mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "B0" (127.254mm,71.374mm) on Top Overlay And Track (124.079mm,73.279mm)(127.762mm,73.279mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "B0" (127.254mm,71.374mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "B1" (125.476mm,71.501mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "B4" (127.254mm,68.834mm) on Top Overlay And Track (124.079mm,70.739mm)(127.762mm,70.739mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "B4" (127.254mm,68.834mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "B5" (125.476mm,68.707mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "B6" (127.381mm,73.787mm) on Top Overlay And Track (127.762mm,57.785mm)(127.762mm,86.233mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "B7" (125.476mm,73.914mm) on Top Overlay And Track (124.079mm,75.819mm)(127.762mm,75.819mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "B7" (125.476mm,73.914mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "B8" (127.381mm,76.454mm) on Top Overlay And Track (127.762mm,57.785mm)(127.762mm,86.233mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "B9" (125.476mm,76.454mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C6" (127.254mm,78.994mm) on Top Overlay And Track (124.079mm,80.899mm)(127.762mm,80.899mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C6" (127.254mm,78.994mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C7" (125.476mm,78.994mm) on Top Overlay And Track (124.079mm,80.899mm)(127.762mm,80.899mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C7" (125.476mm,78.994mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C8" (127.254mm,81.407mm) on Top Overlay And Track (124.079mm,83.312mm)(127.762mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C8" (127.254mm,81.407mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C9" (125.476mm,81.407mm) on Top Overlay And Track (124.079mm,83.312mm)(127.762mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C9" (125.476mm,81.407mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "E13" (127.254mm,66.04mm) on Top Overlay And Track (124.079mm,65.659mm)(127.762mm,65.659mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "E13" (127.254mm,66.04mm) on Top Overlay And Track (124.079mm,68.199mm)(127.762mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "E14" (125.476mm,66.04mm) on Top Overlay And Track (124.079mm,65.659mm)(127.762mm,65.659mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "E14" (125.476mm,66.04mm) on Top Overlay And Track (124.079mm,68.199mm)(127.762mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "E14" (125.476mm,66.04mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "E9" (127.254mm,63.627mm) on Top Overlay And Track (125.921mm,62.992mm)(125.921mm,83.312mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "GND" (124.587mm,84.201mm) on Top Overlay And Track (127.762mm,57.785mm)(127.762mm,86.233mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "GND" (57.023mm,96.52mm) on Top Overlay And Track (56.515mm,93.091mm)(58.674mm,93.091mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "GND" (57.023mm,96.52mm) on Top Overlay And Track (56.515mm,96.965mm)(58.674mm,96.965mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "GND" (58.039mm,89.027mm) on Top Overlay And Track (59.309mm,71.374mm)(59.309mm,89.916mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (104.775mm,64.135mm) on Top Overlay And Track (99.822mm,63.754mm)(107.696mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (104.775mm,64.135mm) on Top Overlay And Track (99.822mm,65.786mm)(107.696mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (69.088mm,64.135mm) on Top Overlay And Track (64.135mm,63.754mm)(72.009mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (69.088mm,64.135mm) on Top Overlay And Track (64.135mm,65.786mm)(72.009mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (77.978mm,64.135mm) on Top Overlay And Track (73.025mm,63.754mm)(80.899mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (77.978mm,64.135mm) on Top Overlay And Track (73.025mm,65.786mm)(80.899mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (86.868mm,64.135mm) on Top Overlay And Track (81.915mm,63.754mm)(89.789mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (86.868mm,64.135mm) on Top Overlay And Track (81.915mm,65.786mm)(89.789mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (95.885mm,64.135mm) on Top Overlay And Track (90.932mm,63.754mm)(98.806mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "RX" (95.885mm,64.135mm) on Top Overlay And Track (90.932mm,65.786mm)(98.806mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (100.711mm,64.135mm) on Top Overlay And Track (99.822mm,63.754mm)(107.696mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (100.711mm,64.135mm) on Top Overlay And Track (99.822mm,65.786mm)(107.696mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (65.024mm,64.135mm) on Top Overlay And Track (64.135mm,63.754mm)(72.009mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (65.024mm,64.135mm) on Top Overlay And Track (64.135mm,65.786mm)(72.009mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (73.914mm,64.135mm) on Top Overlay And Track (73.025mm,63.754mm)(80.899mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (73.914mm,64.135mm) on Top Overlay And Track (73.025mm,65.786mm)(80.899mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (82.804mm,64.135mm) on Top Overlay And Track (81.915mm,63.754mm)(89.789mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (82.804mm,64.135mm) on Top Overlay And Track (81.915mm,65.786mm)(89.789mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (91.821mm,64.135mm) on Top Overlay And Track (90.932mm,63.754mm)(98.806mm,63.754mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "TX" (91.821mm,64.135mm) on Top Overlay And Track (90.932mm,65.786mm)(98.806mm,65.786mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "Z" (96.012mm,98.687mm) on Top Overlay And Track (96.647mm,99.604mm)(97.028mm,99.223mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
Rule Violations :61

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 474
Waived Violations : 0
Time Elapsed        : 00:00:01