Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  8 22:27:59 2022
| Host         : DESKTOP-D51VO9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             201 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              84 |           57 |
| Yes          | No                    | Yes                    |             256 |           93 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------+---------------------+------------------+----------------+
|          Clock Signal         |     Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------+---------------------+------------------+----------------+
|  clock_IBUF_BUFG              | u1/reg_alufun_delay   |                     |                2 |              4 |
|  u1/E[0]                      |                       |                     |                1 |              4 |
|  u1/reg_dstM_reg[0]_rep__0[0] |                       |                     |                2 |              4 |
|  u1/reg_rA_delay_1_reg[0][0]  |                       |                     |                1 |              4 |
|  clock_IBUF_BUFG              | u1/reg_valM           | u1/reg_alufun_delay |                3 |             11 |
|  clock_IBUF_BUFG              | u1/reg_valM           |                     |                3 |             16 |
|  u1/reg_valM_reg[0][0]        |                       |                     |                4 |             16 |
|  clock_IBUF_BUFG              | u2/reg0[31]_i_1_n_2   | wr_IBUF             |               11 |             32 |
|  clock_IBUF_BUFG              | u2/reg1[31]_i_1_n_2   | wr_IBUF             |               15 |             32 |
|  clock_IBUF_BUFG              | u2/reg2[31]_i_1_n_2   | wr_IBUF             |               10 |             32 |
|  clock_IBUF_BUFG              | u2/reg3[31]_i_1_n_2   | wr_IBUF             |               10 |             32 |
|  clock_IBUF_BUFG              | u2/reg4[31]_i_1_n_2   | wr_IBUF             |               12 |             32 |
|  clock_IBUF_BUFG              | u2/reg5[31]_i_1_n_2   | wr_IBUF             |               11 |             32 |
|  clock_IBUF_BUFG              | u2/reg6[31]_i_1_n_2   | wr_IBUF             |               12 |             32 |
|  clock_IBUF_BUFG              | u2/reg7[31]_i_1_n_2   | wr_IBUF             |               12 |             32 |
|  clock_IBUF_BUFG              | u2/valueA[31]_i_1_n_2 |                     |               27 |             32 |
|  clock_IBUF_BUFG              | u2/valueB[31]_i_1_n_2 |                     |               25 |             32 |
|  n_1_596_BUFG                 |                       |                     |               12 |             32 |
|  n_0_476_BUFG                 |                       |                     |               20 |             64 |
|  clock_IBUF_BUFG              |                       |                     |               17 |             77 |
+-------------------------------+-----------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 11     |                     1 |
| 16+    |                    15 |
+--------+-----------------------+


