{"entries":[{"parent":"tbl-panel","caption":"Next State","order":{"number":2},"key":"tbl-first"},{"caption":"State Transition Table","order":{"section":[0,2,1,0,0,0,0],"number":1},"key":"tbl-panel"},{"parent":"tbl-panel","caption":"Output","order":{"number":3},"key":"tbl-second"},{"parent":"tbl-panel","caption":"Current State","order":{"number":1},"key":"tbl-third"}],"headings":["main-goals","design-approach","fsm-design","system-verilog-design","segment-and-transistor-circuit-design","keypad-circuit-design","pin-assignment","tradeoffs-of-chosen-design","testing-approach","keypad-scanner-testing","keypad-decoder-testing","two-digit-memory-testing","top-module"]}