Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot select_adder_tb_behav xil_defaultlib.select_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 4A More Adders/Labassignment5.srcs/sources_1/new/carry_select_adder.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 4A More Adders/Labassignment5.srcs/sources_1/new/carry_select_adder.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ripple_adder_4bit
Compiling module xil_defaultlib.multiplexer2to1
Compiling module xil_defaultlib.carry_select_adder
Compiling module xil_defaultlib.select_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot select_adder_tb_behav
